TimeQuest Timing Analyzer report for digital_cam_impl2
Wed May 15 13:32:28 2019
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'ov7670_pclk'
 13. Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 15. Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Hold: 'ov7670_pclk'
 19. Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'ov7670_pclk'
 28. Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 30. Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 0C Model Hold: 'ov7670_pclk'
 32. Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 34. Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'ov7670_pclk'
 42. Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 44. Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 45. Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 46. Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 47. Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'ov7670_pclk'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; digital_cam_impl2                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.7%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; Clock Name                                                       ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                             ; Targets                                                              ;
+------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; clk_50                                                           ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                                                    ; { clk_50 }                                                           ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; clk_50 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0] ; { Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; clk_50 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0] ; { Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;        ;        ;           ;            ; false    ; clk_50 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0] ; { Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] } ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; clk_50 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0] ; { Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] } ;
; ov7670_pclk                                                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                                                    ; { ov7670_pclk }                                                      ;
+------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                     ;
+------------+-----------------+------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                       ; Note ;
+------------+-----------------+------------------------------------------------------------------+------+
; 103.81 MHz ; 103.81 MHz      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 127.4 MHz  ; 127.4 MHz       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 131.29 MHz ; 131.29 MHz      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 147.51 MHz ; 147.51 MHz      ; ov7670_pclk                                                      ;      ;
+------------+-----------------+------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                       ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov7670_pclk                                                      ; -5.779 ; -2788.237     ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; -3.378 ; -4.376        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.626  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 12.151 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                       ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.360 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.370 ; 0.000         ;
; ov7670_pclk                                                      ; 0.376 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                         ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov7670_pclk                                                      ; -3.000 ; -1618.107     ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.706  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.708  ; 0.000         ;
; clk_50                                                           ; 9.891  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 19.696 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ov7670_pclk'                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.779 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.315     ; 6.522      ;
; -5.779 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.315     ; 6.522      ;
; -5.777 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.309     ; 6.526      ;
; -5.737 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.304     ; 6.491      ;
; -5.737 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.304     ; 6.491      ;
; -5.735 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.298     ; 6.495      ;
; -5.620 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.315     ; 6.363      ;
; -5.620 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.315     ; 6.363      ;
; -5.619 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.309     ; 6.368      ;
; -5.571 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.304     ; 6.325      ;
; -5.571 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.304     ; 6.325      ;
; -5.570 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.298     ; 6.330      ;
; -5.467 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.110     ; 6.415      ;
; -5.467 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.110     ; 6.415      ;
; -5.466 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.104     ; 6.420      ;
; -5.460 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.412      ; 6.930      ;
; -5.460 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.412      ; 6.930      ;
; -5.458 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.418      ; 6.934      ;
; -5.445 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.451      ; 6.954      ;
; -5.445 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.451      ; 6.954      ;
; -5.443 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.457      ; 6.958      ;
; -5.408 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.284      ; 6.750      ;
; -5.408 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.284      ; 6.750      ;
; -5.406 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.290      ; 6.754      ;
; -5.389 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.110     ; 6.337      ;
; -5.389 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.110     ; 6.337      ;
; -5.388 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.104     ; 6.342      ;
; -5.347 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.291      ; 6.696      ;
; -5.347 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.291      ; 6.696      ;
; -5.346 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.297      ; 6.701      ;
; -5.297 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.284      ; 6.639      ;
; -5.297 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.284      ; 6.639      ;
; -5.296 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.290      ; 6.644      ;
; -5.272 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.500      ; 6.830      ;
; -5.272 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.500      ; 6.830      ;
; -5.271 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.506      ; 6.835      ;
; -5.255 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.412      ; 6.725      ;
; -5.255 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.412      ; 6.725      ;
; -5.253 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.418      ; 6.729      ;
; -5.240 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.014     ; 6.284      ;
; -5.240 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.014     ; 6.284      ;
; -5.240 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.451      ; 6.749      ;
; -5.240 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.451      ; 6.749      ;
; -5.239 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.008     ; 6.289      ;
; -5.238 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.457      ; 6.753      ;
; -5.178 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.291      ; 6.527      ;
; -5.178 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.291      ; 6.527      ;
; -5.177 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.297      ; 6.532      ;
; -5.166 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.482      ; 6.706      ;
; -5.166 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.482      ; 6.706      ;
; -5.165 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.488      ; 6.711      ;
; -5.162 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.014     ; 6.206      ;
; -5.162 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.014     ; 6.206      ;
; -5.161 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.008     ; 6.211      ;
; -5.158 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a41~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.380      ; 7.596      ;
; -5.158 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a41~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.380      ; 7.596      ;
; -5.156 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a41~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.386      ; 7.600      ;
; -5.150 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.244     ; 5.964      ;
; -5.150 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.244     ; 5.964      ;
; -5.148 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.238     ; 5.968      ;
; -5.144 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.081      ; 7.283      ;
; -5.144 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.081      ; 7.283      ;
; -5.142 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.087      ; 7.287      ;
; -5.106 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.500      ; 6.664      ;
; -5.106 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.500      ; 6.664      ;
; -5.104 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.506      ; 6.668      ;
; -5.091 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.786      ; 6.935      ;
; -5.091 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.786      ; 6.935      ;
; -5.089 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.792      ; 6.939      ;
; -5.087 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.188      ; 6.333      ;
; -5.075 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.309      ; 7.442      ;
; -5.075 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.309      ; 7.442      ;
; -5.073 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.315      ; 7.446      ;
; -5.055 ; ov7670_capture:Inst_ov7670_capture|address[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.315     ; 5.798      ;
; -5.055 ; ov7670_capture:Inst_ov7670_capture|address[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.315     ; 5.798      ;
; -5.053 ; ov7670_capture:Inst_ov7670_capture|address[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.309     ; 5.802      ;
; -5.049 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.050     ; 6.057      ;
; -5.049 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.050     ; 6.057      ;
; -5.047 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.044     ; 6.061      ;
; -5.046 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.036      ; 6.140      ;
; -5.046 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.036      ; 6.140      ;
; -5.046 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.884      ; 6.988      ;
; -5.046 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.884      ; 6.988      ;
; -5.045 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.042      ; 6.145      ;
; -5.044 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.890      ; 6.992      ;
; -5.036 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.356      ; 7.450      ;
; -5.036 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.356      ; 7.450      ;
; -5.035 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.140      ; 7.233      ;
; -5.035 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.140      ; 7.233      ;
; -5.034 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.362      ; 7.454      ;
; -5.033 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.146      ; 7.237      ;
; -5.032 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.082      ; 7.172      ;
; -5.032 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.082      ; 7.172      ;
; -5.030 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.088      ; 7.176      ;
; -5.026 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.233      ; 7.317      ;
; -5.026 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.233      ; 7.317      ;
; -5.024 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.239      ; 7.321      ;
; -5.023 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.878      ; 6.959      ;
; -5.023 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.878      ; 6.959      ;
; -5.021 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.884      ; 6.963      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node         ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -3.378 ; ov7670_capture:Inst_ov7670_capture|we_reg                                                                                                                              ; wren_buf_1      ; ov7670_pclk                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.317     ; 0.999      ;
; -0.554 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 10.464     ;
; -0.502 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~portb_address_reg0    ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 10.396     ;
; -0.307 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a59~portb_address_reg0    ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 10.186     ;
; -0.275 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 10.182     ;
; -0.081 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a9~portb_address_reg0  ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 10.052     ;
; -0.077 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 9.993      ;
; -0.056 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~portb_address_reg0    ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 9.960      ;
; -0.020 ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 9.910      ;
; 0.003  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~portb_address_reg0 ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 9.916      ;
; 0.008  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~portb_address_reg0    ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 9.897      ;
; 0.042  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.849      ;
; 0.087  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.816      ;
; 0.126  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~portb_address_reg0    ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.800      ;
; 0.158  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 9.747      ;
; 0.237  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~portb_address_reg0 ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 9.706      ;
; 0.246  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 9.650      ;
; 0.258  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a41~portb_address_reg0    ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 9.721      ;
; 0.267  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~portb_address_reg0    ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.634      ;
; 0.281  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0    ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.637      ;
; 0.290  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.620      ;
; 0.320  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~portb_address_reg0 ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.616      ;
; 0.356  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a0~portb_address_reg0  ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.535     ; 9.107      ;
; 0.367  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~portb_address_reg0 ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 9.557      ;
; 0.371  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0 ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.565      ;
; 0.380  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 9.525      ;
; 0.396  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.537      ;
; 0.406  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~portb_address_reg0  ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 9.573      ;
; 0.417  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 9.513      ;
; 0.431  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0 ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.510     ; 9.057      ;
; 0.432  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; data_to_rgb[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 9.463      ;
; 0.435  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.456      ;
; 0.486  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~portb_address_reg0 ; data_to_rgb[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.510     ; 9.002      ;
; 0.487  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.505     ; 9.006      ;
; 0.496  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a25~portb_address_reg0    ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 9.467      ;
; 0.496  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 9.482      ;
; 0.509  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 9.362      ;
; 0.512  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~portb_address_reg0    ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.389      ;
; 0.530  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0 ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 9.415      ;
; 0.556  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0 ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 9.387      ;
; 0.556  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0 ; data_to_rgb[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 9.340      ;
; 0.586  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0 ; data_to_rgb[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 9.343      ;
; 0.595  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 9.342      ;
; 0.601  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 9.261      ;
; 0.607  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~portb_address_reg0 ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 9.320      ;
; 0.619  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.314      ;
; 0.630  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0 ; data_to_rgb[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 9.248      ;
; 0.641  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.497     ; 8.860      ;
; 0.659  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a47~portb_address_reg0    ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 9.265      ;
; 0.662  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a27~portb_address_reg0    ; data_to_rgb[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.502     ; 8.834      ;
; 0.675  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~portb_address_reg0    ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 9.239      ;
; 0.678  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~portb_address_reg0    ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 9.207      ;
; 0.680  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.530     ; 8.788      ;
; 0.703  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 9.270      ;
; 0.723  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a53~portb_address_reg0    ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.203      ;
; 0.725  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a65~portb_address_reg0    ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 9.262      ;
; 0.735  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0  ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 9.172      ;
; 0.744  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.546     ; 8.708      ;
; 0.757  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~portb_address_reg0 ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 9.223      ;
; 0.769  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~portb_address_reg0 ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 9.182      ;
; 0.807  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~portb_address_reg0    ; data_to_rgb[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.504     ; 8.687      ;
; 0.812  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0 ; data_to_rgb[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 9.104      ;
; 0.827  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 9.142      ;
; 0.830  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0    ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 9.091      ;
; 0.840  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~portb_address_reg0    ; data_to_rgb[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 9.041      ;
; 0.852  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.547     ; 8.599      ;
; 0.860  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~portb_address_reg0     ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 9.103      ;
; 0.872  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~portb_address_reg0 ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.508     ; 8.618      ;
; 0.890  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; data_to_rgb[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 9.004      ;
; 0.894  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a65~portb_address_reg0 ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 9.072      ;
; 0.904  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~portb_address_reg0 ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 9.004      ;
; 0.908  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~portb_address_reg0    ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 9.022      ;
; 0.916  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.510     ; 8.572      ;
; 0.916  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~portb_address_reg0    ; data_to_rgb[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 8.974      ;
; 0.928  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.517     ; 8.553      ;
; 0.930  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0 ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 8.976      ;
; 0.933  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~portb_address_reg0  ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.985      ;
; 0.939  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0    ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.000      ;
; 0.948  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.944      ;
; 0.955  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~portb_address_reg0 ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 8.993      ;
; 0.958  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a77~portb_address_reg0 ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 8.991      ;
; 0.959  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 9.009      ;
; 0.964  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~portb_address_reg0 ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.499     ; 8.535      ;
; 0.970  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a25~portb_address_reg0 ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 8.988      ;
; 0.972  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0     ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 8.933      ;
; 1.000  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a47~portb_address_reg0 ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.919      ;
; 1.026  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a73~portb_address_reg0 ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 8.907      ;
; 1.039  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a50~portb_address_reg0 ; data_to_rgb[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.499     ; 8.460      ;
; 1.041  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0 ; data_to_rgb[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 8.843      ;
; 1.041  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a0~portb_address_reg0     ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.514     ; 8.443      ;
; 1.056  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; data_to_rgb[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.843      ;
; 1.056  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~portb_address_reg0 ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.868      ;
; 1.066  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~portb_address_reg0 ; data_to_rgb[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.491     ; 8.441      ;
; 1.066  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a53~portb_address_reg0 ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.886      ;
; 1.072  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~portb_address_reg0    ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 8.824      ;
; 1.075  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a13~portb_address_reg0 ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.877      ;
; 1.077  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~portb_address_reg0    ; data_to_rgb[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 8.804      ;
; 1.080  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.001      ; 8.919      ;
; 1.099  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.783      ;
; 1.099  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0 ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.536     ; 8.363      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                     ;
+-------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                                                                                                                                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 1.626 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.091      ; 8.503      ;
; 1.669 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.080      ; 8.449      ;
; 1.704 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.097      ; 8.431      ;
; 1.711 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.040      ; 8.367      ;
; 1.712 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.088      ; 8.414      ;
; 1.738 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.097      ; 8.397      ;
; 1.751 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.078      ; 8.365      ;
; 1.781 ; rdaddress_buf_1[0]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.085      ; 8.342      ;
; 1.793 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a55~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.070      ; 8.315      ;
; 1.804 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.054      ; 8.288      ;
; 1.804 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.102      ; 8.336      ;
; 1.806 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.040      ; 8.272      ;
; 1.814 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a77~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.082      ; 8.306      ;
; 1.815 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.039      ; 8.262      ;
; 1.823 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.059      ; 8.274      ;
; 1.833 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.106      ; 8.311      ;
; 1.835 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.079      ; 8.282      ;
; 1.843 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.111      ; 8.306      ;
; 1.849 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.083      ; 8.272      ;
; 1.867 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.111      ; 8.282      ;
; 1.867 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.094      ; 8.265      ;
; 1.869 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.081      ; 8.250      ;
; 1.875 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.094      ; 8.257      ;
; 1.876 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.097      ; 8.259      ;
; 1.888 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.110      ; 8.260      ;
; 1.916 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.068      ; 8.190      ;
; 1.919 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.090      ; 8.209      ;
; 1.920 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.107      ; 8.225      ;
; 1.923 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.074      ; 8.189      ;
; 1.927 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.083      ; 8.194      ;
; 1.927 ; rdaddress_buf_1[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.039      ; 8.150      ;
; 1.933 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.080      ; 8.185      ;
; 1.937 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.079      ; 8.180      ;
; 1.946 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.108      ; 8.200      ;
; 1.956 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.111      ; 8.193      ;
; 1.957 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a50~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.082      ; 8.163      ;
; 1.958 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.110      ; 8.190      ;
; 1.958 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.111      ; 8.191      ;
; 1.960 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.107      ; 8.185      ;
; 1.971 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.039      ; 8.106      ;
; 1.975 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.062      ; 8.125      ;
; 1.981 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.108      ; 8.165      ;
; 1.986 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.046      ; 8.098      ;
; 1.987 ; rdaddress_buf_1[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.094      ; 8.145      ;
; 1.997 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.048      ; 8.089      ;
; 2.005 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.046      ; 8.079      ;
; 2.008 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.083      ; 8.113      ;
; 2.009 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.079      ; 8.108      ;
; 2.010 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.096      ; 8.124      ;
; 2.012 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.085      ; 8.111      ;
; 2.018 ; rdaddress_buf_2[8]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.071      ; 8.091      ;
; 2.021 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.047      ; 8.064      ;
; 2.022 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.095      ; 8.111      ;
; 2.023 ; rdaddress_buf_2[8]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.076      ; 8.091      ;
; 2.024 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.054      ; 8.068      ;
; 2.028 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.059      ; 8.069      ;
; 2.029 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.064      ; 8.073      ;
; 2.030 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.071      ; 8.079      ;
; 2.030 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.103      ; 8.111      ;
; 2.036 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.048      ; 8.050      ;
; 2.036 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.093      ; 8.095      ;
; 2.040 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.096      ; 8.094      ;
; 2.042 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.061      ; 8.057      ;
; 2.057 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.081      ; 8.062      ;
; 2.060 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.054      ; 8.032      ;
; 2.060 ; rdaddress_buf_1[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.096      ; 8.074      ;
; 2.062 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.110      ; 8.086      ;
; 2.064 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.111      ; 8.085      ;
; 2.067 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.059      ; 8.030      ;
; 2.071 ; rdaddress_buf_1[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.047      ; 8.014      ;
; 2.080 ; rdaddress_buf_1[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.103      ; 8.061      ;
; 2.083 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.077      ; 8.032      ;
; 2.086 ; rdaddress_buf_1[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.093      ; 8.045      ;
; 2.087 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.085      ; 8.036      ;
; 2.088 ; rdaddress_buf_1[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.110      ; 8.060      ;
; 2.090 ; rdaddress_buf_1[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.096      ; 8.044      ;
; 2.093 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.076      ; 8.021      ;
; 2.093 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.079      ; 8.024      ;
; 2.094 ; rdaddress_buf_1[0]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.072      ; 8.016      ;
; 2.096 ; rdaddress_buf_1[0]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.082      ; 8.024      ;
; 2.096 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.108      ; 8.050      ;
; 2.100 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.086      ; 8.024      ;
; 2.104 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a73~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.099      ; 8.033      ;
; 2.104 ; rdaddress_buf_1[0]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.067      ; 8.001      ;
; 2.105 ; rdaddress_buf_1[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.061      ; 7.994      ;
; 2.106 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.097      ; 8.029      ;
; 2.107 ; rdaddress_buf_1[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.081      ; 8.012      ;
; 2.108 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.062      ; 7.992      ;
; 2.108 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.100      ; 8.030      ;
; 2.118 ; rdaddress_buf_1[0]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.078      ; 7.998      ;
; 2.121 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.087      ; 8.004      ;
; 2.127 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.092      ; 8.003      ;
; 2.135 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.068      ; 7.971      ;
; 2.144 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.048      ; 7.942      ;
; 2.144 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.074      ; 7.968      ;
; 2.154 ; rdaddress_buf_1[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a73~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.099      ; 7.983      ;
; 2.155 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.109      ; 7.992      ;
; 2.160 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.095      ; 7.973      ;
; 2.167 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.107      ; 7.978      ;
; 2.171 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.087      ; 7.954      ;
+-------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                            ; To Node                                                                                    ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 12.151 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.412      ;
; 12.151 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.412      ;
; 12.151 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.412      ;
; 12.151 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.412      ;
; 12.151 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.412      ;
; 12.151 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.412      ;
; 12.151 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.412      ;
; 12.151 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.412      ;
; 12.151 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.412      ;
; 12.151 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.412      ;
; 12.151 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.412      ;
; 12.151 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.412      ;
; 12.151 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.412      ;
; 12.151 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.412      ;
; 12.151 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.412      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.442     ; 7.389      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.442     ; 7.389      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.442     ; 7.389      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.442     ; 7.389      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.442     ; 7.389      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.442     ; 7.389      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.442     ; 7.389      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.442     ; 7.389      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.442     ; 7.389      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.442     ; 7.389      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.442     ; 7.389      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.442     ; 7.389      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.442     ; 7.389      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.442     ; 7.389      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.390      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.390      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.390      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.390      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.390      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.390      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.390      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.390      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.390      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.390      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.390      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.390      ;
; 12.167 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.442     ; 7.389      ;
; 12.182 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.443     ; 7.373      ;
; 12.185 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.436     ; 7.377      ;
; 12.185 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.436     ; 7.377      ;
; 12.185 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.436     ; 7.377      ;
; 12.185 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.436     ; 7.377      ;
; 12.185 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.436     ; 7.377      ;
; 12.185 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.436     ; 7.377      ;
; 12.185 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.436     ; 7.377      ;
; 12.185 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.436     ; 7.377      ;
; 12.185 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.436     ; 7.377      ;
; 12.185 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.436     ; 7.377      ;
; 12.481 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.076      ;
; 12.481 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.076      ;
; 12.481 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.076      ;
; 12.481 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.076      ;
; 12.481 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.076      ;
; 12.481 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.076      ;
; 12.481 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 7.076      ;
; 12.823 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.440     ; 6.735      ;
; 12.824 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.440     ; 6.734      ;
; 12.828 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.440     ; 6.730      ;
; 12.829 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.440     ; 6.729      ;
; 12.829 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.440     ; 6.729      ;
; 12.829 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.440     ; 6.729      ;
; 12.879 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.440     ; 6.679      ;
; 13.048 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 6.511      ;
; 13.091 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 6.468      ;
; 13.767 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 5.792      ;
; 14.955 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 4.836      ;
; 14.955 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 4.836      ;
; 14.955 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 4.836      ;
; 14.955 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 4.836      ;
; 14.955 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 4.836      ;
; 14.955 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 4.836      ;
; 14.955 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 4.836      ;
; 14.955 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.207     ; 4.836      ;
; 15.819 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.104      ;
; 15.819 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.104      ;
; 15.819 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.104      ;
; 15.819 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.104      ;
; 15.819 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.104      ;
; 15.819 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.104      ;
; 15.819 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.104      ;
; 15.819 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.104      ;
; 15.819 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.104      ;
; 15.819 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.104      ;
; 15.819 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.104      ;
; 15.819 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.104      ;
; 15.819 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.104      ;
; 15.819 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.104      ;
; 15.819 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.104      ;
; 15.823 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.093      ;
; 15.823 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.093      ;
; 15.823 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.093      ;
; 15.823 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.093      ;
; 15.823 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.093      ;
; 15.823 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.093      ;
; 15.823 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.093      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                                              ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.360 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.018      ;
; 0.365 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.023      ;
; 0.369 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.027      ;
; 0.372 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.030      ;
; 0.375 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.033      ;
; 0.378 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.036      ;
; 0.379 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.037      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; ov7670_controller:Inst_ov7670_controller|sys_clk                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.065      ;
; 0.428 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.436 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.703      ;
; 0.439 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.705      ;
; 0.443 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.711      ;
; 0.464 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.730      ;
; 0.489 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.755      ;
; 0.553 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.556 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.822      ;
; 0.556 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.822      ;
; 0.614 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.879      ;
; 0.619 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.886      ;
; 0.637 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.904      ;
; 0.639 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.902      ;
; 0.643 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.911      ;
; 0.649 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.915      ;
; 0.656 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.923      ;
; 0.659 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.926      ;
; 0.662 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.929      ;
; 0.675 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.941      ;
; 0.744 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.015      ;
; 0.754 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.021      ;
; 0.792 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.057      ;
; 0.839 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.104      ;
; 0.847 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.113      ;
; 0.852 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.119      ;
; 0.974 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.241      ;
; 0.977 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.243      ;
; 0.986 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.252      ;
; 0.988 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.256      ;
; 0.991 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.257      ;
; 0.993 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.260      ;
; 1.007 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.274      ;
; 1.030 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.295      ;
; 1.036 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.301      ;
; 1.082 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.350      ;
; 1.093 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.357      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.370 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[10] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.443      ; 1.035      ;
; 0.396 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[8]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.443      ; 1.061      ;
; 0.401 ; sdram_rw:Inst_sdram_rw|led_done_r      ; sdram_rw:Inst_sdram_rw|led_done_r                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; sdram_rw:Inst_sdram_rw|we_i_r          ; sdram_rw:Inst_sdram_rw|we_i_r                                                                                                                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_rw:Inst_sdram_rw|cyc_i_r         ; sdram_rw:Inst_sdram_rw|cyc_i_r                                                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_rw:Inst_sdram_rw|we_buf2_r       ; sdram_rw:Inst_sdram_rw|we_buf2_r                                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; VGA:Inst_VGA|activeArea                ; VGA:Inst_VGA|activeArea                                                                                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.420 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[7]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.443      ; 1.085      ;
; 0.441 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[9]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.443      ; 1.106      ;
; 0.458 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[2]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.443      ; 1.123      ;
; 0.461 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[6]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.443      ; 1.126      ;
; 0.463 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[7]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.444      ; 1.129      ;
; 0.480 ; sdram_rw:Inst_sdram_rw|state[3]        ; sdram_rw:Inst_sdram_rw|led_done_r                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.748      ;
; 0.518 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[8]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.785      ;
; 0.519 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[3]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.786      ;
; 0.521 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[2]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.788      ;
; 0.521 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[5]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.788      ;
; 0.523 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[4]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.790      ;
; 0.524 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[9]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.791      ;
; 0.525 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[6]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.792      ;
; 0.526 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[7]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.793      ;
; 0.536 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[1]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.803      ;
; 0.537 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[0]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.804      ;
; 0.537 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[11]                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.804      ;
; 0.538 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[10]                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.805      ;
; 0.580 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[5]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.449      ; 1.251      ;
; 0.594 ; rdaddress_buf_2[2]                     ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a77~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.481      ; 1.317      ;
; 0.606 ; rdaddress_buf_1[6]                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.494      ; 1.342      ;
; 0.607 ; rdaddress_buf_2[5]                     ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.489      ; 1.338      ;
; 0.618 ; rdaddress_buf_1[6]                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a75~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.491      ; 1.351      ;
; 0.620 ; rdaddress_buf_1[10]                    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a74~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.492      ; 1.354      ;
; 0.624 ; rdaddress_buf_1[11]                    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.494      ; 1.360      ;
; 0.629 ; rdaddress_buf_2[12]                    ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.489      ; 1.360      ;
; 0.635 ; rdaddress_buf_1[0]                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.494      ; 1.371      ;
; 0.638 ; rdaddress_buf_2[12]                    ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.490      ; 1.370      ;
; 0.639 ; sdram_rw:Inst_sdram_rw|rw_cntr[5]      ; sdram_rw:Inst_sdram_rw|rw_cntr[5]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; debounce:Inst_debounce_resend|c[11]    ; debounce:Inst_debounce_resend|c[11]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.906      ;
; 0.640 ; sdram_rw:Inst_sdram_rw|addr_i_r[12]    ; sdram_rw:Inst_sdram_rw|addr_i_r[12]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; sdram_rw:Inst_sdram_rw|rw_cntr[3]      ; sdram_rw:Inst_sdram_rw|rw_cntr[3]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; debounce:Inst_debounce_reset|c[11]     ; debounce:Inst_debounce_reset|c[11]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; debounce:Inst_debounce_resend|c[15]    ; debounce:Inst_debounce_resend|c[15]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; debounce:Inst_debounce_resend|c[9]     ; debounce:Inst_debounce_resend|c[9]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; debounce:Inst_debounce_resend|c[7]     ; debounce:Inst_debounce_resend|c[7]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; sdram_rw:Inst_sdram_rw|addr_i_r[8]     ; sdram_rw:Inst_sdram_rw|addr_i_r[8]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; sdram_rw:Inst_sdram_rw|rw_cntr[9]      ; sdram_rw:Inst_sdram_rw|rw_cntr[9]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; debounce:Inst_debounce_reset|c[15]     ; debounce:Inst_debounce_reset|c[15]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; debounce:Inst_debounce_reset|c[9]      ; debounce:Inst_debounce_reset|c[9]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; debounce:Inst_debounce_reset|c[7]      ; debounce:Inst_debounce_reset|c[7]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; debounce:Inst_debounce_resend|c[17]    ; debounce:Inst_debounce_resend|c[17]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; debounce:Inst_debounce_resend|c[13]    ; debounce:Inst_debounce_resend|c[13]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; debounce:Inst_debounce_resend|c[1]     ; debounce:Inst_debounce_resend|c[1]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; sdram_rw:Inst_sdram_rw|addr_i_r[2]     ; sdram_rw:Inst_sdram_rw|addr_i_r[2]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; debounce:Inst_debounce_reset|c[17]     ; debounce:Inst_debounce_reset|c[17]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; debounce:Inst_debounce_reset|c[13]     ; debounce:Inst_debounce_reset|c[13]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; debounce:Inst_debounce_reset|c[1]      ; debounce:Inst_debounce_reset|c[1]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; debounce:Inst_debounce_resend|c[5]     ; debounce:Inst_debounce_resend|c[5]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; debounce:Inst_debounce_resend|c[2]     ; debounce:Inst_debounce_resend|c[2]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; sdram_rw:Inst_sdram_rw|rw_cntr[8]      ; sdram_rw:Inst_sdram_rw|rw_cntr[8]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; sdram_rw:Inst_sdram_rw|rw_cntr[14]     ; sdram_rw:Inst_sdram_rw|rw_cntr[14]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; debounce:Inst_debounce_reset|c[5]      ; debounce:Inst_debounce_reset|c[5]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; debounce:Inst_debounce_reset|c[2]      ; debounce:Inst_debounce_reset|c[2]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; debounce:Inst_debounce_resend|c[23]    ; debounce:Inst_debounce_resend|c[23]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; debounce:Inst_debounce_resend|c[18]    ; debounce:Inst_debounce_resend|c[18]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; debounce:Inst_debounce_resend|c[12]    ; debounce:Inst_debounce_resend|c[12]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; debounce:Inst_debounce_resend|c[10]    ; debounce:Inst_debounce_resend|c[10]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; debounce:Inst_debounce_resend|c[3]     ; debounce:Inst_debounce_resend|c[3]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; VGA:Inst_VGA|Hcnt[2]                   ; VGA:Inst_VGA|Hcnt[2]                                                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; VGA:Inst_VGA|Hcnt[1]                   ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; sdram_rw:Inst_sdram_rw|rw_cntr[4]      ; sdram_rw:Inst_sdram_rw|rw_cntr[4]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; sdram_rw:Inst_sdram_rw|rw_cntr[10]     ; sdram_rw:Inst_sdram_rw|rw_cntr[10]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; sdram_rw:Inst_sdram_rw|rw_cntr[15]     ; sdram_rw:Inst_sdram_rw|rw_cntr[15]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; debounce:Inst_debounce_reset|c[23]     ; debounce:Inst_debounce_reset|c[23]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; debounce:Inst_debounce_reset|c[18]     ; debounce:Inst_debounce_reset|c[18]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; debounce:Inst_debounce_reset|c[12]     ; debounce:Inst_debounce_reset|c[12]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; debounce:Inst_debounce_reset|c[10]     ; debounce:Inst_debounce_reset|c[10]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; debounce:Inst_debounce_reset|c[3]      ; debounce:Inst_debounce_reset|c[3]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; debounce:Inst_debounce_resend|c[21]    ; debounce:Inst_debounce_resend|c[21]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; debounce:Inst_debounce_resend|c[19]    ; debounce:Inst_debounce_resend|c[19]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; debounce:Inst_debounce_resend|c[14]    ; debounce:Inst_debounce_resend|c[14]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; debounce:Inst_debounce_resend|c[8]     ; debounce:Inst_debounce_resend|c[8]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; rdaddress_buf_1[6]                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a74~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.492      ; 1.380      ;
; 0.646 ; sdram_rw:Inst_sdram_rw|rw_cntr[2]      ; sdram_rw:Inst_sdram_rw|rw_cntr[2]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; sdram_rw:Inst_sdram_rw|rw_cntr[12]     ; sdram_rw:Inst_sdram_rw|rw_cntr[12]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; debounce:Inst_debounce_reset|c[21]     ; debounce:Inst_debounce_reset|c[21]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; debounce:Inst_debounce_reset|c[19]     ; debounce:Inst_debounce_reset|c[19]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; debounce:Inst_debounce_reset|c[14]     ; debounce:Inst_debounce_reset|c[14]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; debounce:Inst_debounce_reset|c[8]      ; debounce:Inst_debounce_reset|c[8]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; debounce:Inst_debounce_resend|c[16]    ; debounce:Inst_debounce_resend|c[16]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; debounce:Inst_debounce_resend|c[4]     ; debounce:Inst_debounce_resend|c[4]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; debounce:Inst_debounce_reset|c[16]     ; debounce:Inst_debounce_reset|c[16]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; debounce:Inst_debounce_reset|c[4]      ; debounce:Inst_debounce_reset|c[4]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; debounce:Inst_debounce_resend|c[20]    ; debounce:Inst_debounce_resend|c[20]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; sdram_rw:Inst_sdram_rw|rw_cntr[11]     ; sdram_rw:Inst_sdram_rw|rw_cntr[11]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.915      ;
; 0.648 ; VGA:Inst_VGA|Vcnt[7]                   ; VGA:Inst_VGA|Vcnt[7]                                                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.915      ;
; 0.649 ; sdram_rw:Inst_sdram_rw|rw_cntr[13]     ; sdram_rw:Inst_sdram_rw|rw_cntr[13]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.916      ;
; 0.649 ; sdram_rw:Inst_sdram_rw|rw_cntr[16]     ; sdram_rw:Inst_sdram_rw|rw_cntr[16]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.916      ;
; 0.649 ; debounce:Inst_debounce_reset|c[20]     ; debounce:Inst_debounce_reset|c[20]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.915      ;
; 0.652 ; VGA:Inst_VGA|Vcnt[9]                   ; VGA:Inst_VGA|Vsync                                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.918      ;
; 0.652 ; VGA:Inst_VGA|Vcnt[5]                   ; VGA:Inst_VGA|Vcnt[5]                                                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.919      ;
; 0.654 ; rdaddress_buf_1[2]                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a74~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.492      ; 1.388      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ov7670_pclk'                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.376 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|href_last[1]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.781      ; 0.843      ;
; 0.416 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|href_last[2]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.781      ; 0.883      ;
; 0.440 ; ov7670_capture:Inst_ov7670_capture|line[0]       ; ov7670_capture:Inst_ov7670_capture|line[0]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; ov7670_capture:Inst_ov7670_capture|line[1]       ; ov7670_capture:Inst_ov7670_capture|line[1]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; ov7670_capture:Inst_ov7670_capture|href_last[2]  ; ov7670_capture:Inst_ov7670_capture|href_last[2]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.674      ;
; 0.452 ; ov7670_capture:Inst_ov7670_capture|line[0]       ; ov7670_capture:Inst_ov7670_capture|line[1]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.686      ;
; 0.461 ; ov7670_capture:Inst_ov7670_capture|d_latch[6]    ; ov7670_capture:Inst_ov7670_capture|d_latch[14]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 0.696      ;
; 0.461 ; ov7670_capture:Inst_ov7670_capture|d_latch[5]    ; ov7670_capture:Inst_ov7670_capture|d_latch[13]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 0.696      ;
; 0.461 ; ov7670_capture:Inst_ov7670_capture|href_last[0]  ; ov7670_capture:Inst_ov7670_capture|href_last[1]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.695      ;
; 0.482 ; ov7670_capture:Inst_ov7670_capture|d_latch[4]    ; ov7670_capture:Inst_ov7670_capture|d_latch[12]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 0.717      ;
; 0.484 ; ov7670_capture:Inst_ov7670_capture|d_latch[1]    ; ov7670_capture:Inst_ov7670_capture|d_latch[9]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 0.719      ;
; 0.511 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[0]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.927      ; 1.624      ;
; 0.529 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.803      ; 1.554      ;
; 0.566 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.860      ; 1.648      ;
; 0.573 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.803      ; 1.598      ;
; 0.619 ; ov7670_capture:Inst_ov7670_capture|latched_d[7]  ; ov7670_capture:Inst_ov7670_capture|d_latch[7]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.545      ; 0.850      ;
; 0.621 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[7]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.781      ; 1.088      ;
; 0.621 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[6]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.781      ; 1.088      ;
; 0.621 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[5]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.781      ; 1.088      ;
; 0.621 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[4]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.781      ; 1.088      ;
; 0.621 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[3]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.781      ; 1.088      ;
; 0.621 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[2]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.781      ; 1.088      ;
; 0.621 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[1]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.781      ; 1.088      ;
; 0.621 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|line[0]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.781      ; 1.088      ;
; 0.621 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|line[1]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.781      ; 1.088      ;
; 0.621 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[0]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.781      ; 1.088      ;
; 0.631 ; ov7670_capture:Inst_ov7670_capture|d_latch[0]    ; ov7670_capture:Inst_ov7670_capture|d_latch[8]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 0.866      ;
; 0.632 ; ov7670_capture:Inst_ov7670_capture|latched_d[1]  ; ov7670_capture:Inst_ov7670_capture|d_latch[1]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.545      ; 0.863      ;
; 0.646 ; ov7670_capture:Inst_ov7670_capture|latched_d[3]  ; ov7670_capture:Inst_ov7670_capture|d_latch[3]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.545      ; 0.877      ;
; 0.648 ; ov7670_capture:Inst_ov7670_capture|latched_d[6]  ; ov7670_capture:Inst_ov7670_capture|d_latch[6]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.545      ; 0.879      ;
; 0.649 ; ov7670_capture:Inst_ov7670_capture|latched_d[5]  ; ov7670_capture:Inst_ov7670_capture|d_latch[5]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.545      ; 0.880      ;
; 0.651 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|href_last[0]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.781      ; 1.118      ;
; 0.653 ; ov7670_capture:Inst_ov7670_capture|d_latch[7]    ; ov7670_capture:Inst_ov7670_capture|d_latch[15]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 0.888      ;
; 0.656 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]    ; ov7670_capture:Inst_ov7670_capture|d_latch[10]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 0.891      ;
; 0.660 ; ov7670_capture:Inst_ov7670_capture|latched_d[2]  ; ov7670_capture:Inst_ov7670_capture|d_latch[2]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.732      ; 1.078      ;
; 0.678 ; ov7670_capture:Inst_ov7670_capture|href_hold     ; ov7670_capture:Inst_ov7670_capture|line[0]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.912      ;
; 0.679 ; ov7670_capture:Inst_ov7670_capture|href_hold     ; ov7670_capture:Inst_ov7670_capture|line[1]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.913      ;
; 0.692 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[7]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.921      ;
; 0.693 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[3]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[5]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; ov7670_capture:Inst_ov7670_capture|address[11]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.922      ;
; 0.695 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; ov7670_capture:Inst_ov7670_capture|address[9]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.924      ;
; 0.697 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[8]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.926      ;
; 0.698 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[6]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.927      ;
; 0.698 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; ov7670_capture:Inst_ov7670_capture|address[10]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.927      ;
; 0.699 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[2]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; ov7670_capture:Inst_ov7670_capture|address[12]   ; ov7670_capture:Inst_ov7670_capture|address[12]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.928      ;
; 0.701 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; ov7670_capture:Inst_ov7670_capture|address[13]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.930      ;
; 0.702 ; ov7670_capture:Inst_ov7670_capture|address[16]   ; ov7670_capture:Inst_ov7670_capture|address[16]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.931      ;
; 0.721 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[4]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.950      ;
; 0.726 ; ov7670_capture:Inst_ov7670_capture|href_last[1]  ; ov7670_capture:Inst_ov7670_capture|href_last[2]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.960      ;
; 0.727 ; ov7670_capture:Inst_ov7670_capture|address[14]   ; ov7670_capture:Inst_ov7670_capture|address[14]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.956      ;
; 0.727 ; ov7670_capture:Inst_ov7670_capture|latched_d[4]  ; ov7670_capture:Inst_ov7670_capture|d_latch[4]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.732      ; 1.145      ;
; 0.728 ; ov7670_capture:Inst_ov7670_capture|href_last[2]  ; ov7670_capture:Inst_ov7670_capture|href_last[0]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.962      ;
; 0.729 ; ov7670_capture:Inst_ov7670_capture|address[15]   ; ov7670_capture:Inst_ov7670_capture|address[15]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.958      ;
; 0.731 ; ov7670_capture:Inst_ov7670_capture|href_last[2]  ; ov7670_capture:Inst_ov7670_capture|href_last[1]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.965      ;
; 0.734 ; ov7670_capture:Inst_ov7670_capture|latched_d[0]  ; ov7670_capture:Inst_ov7670_capture|d_latch[0]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.732      ; 1.152      ;
; 0.735 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[0]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.964      ;
; 0.764 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.884      ; 1.870      ;
; 0.783 ; ov7670_capture:Inst_ov7670_capture|address[12]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.608      ; 1.613      ;
; 0.797 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.851      ; 1.870      ;
; 0.811 ; ov7670_capture:Inst_ov7670_capture|address[12]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.767      ; 1.800      ;
; 0.815 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[1]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.927      ; 1.928      ;
; 0.824 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.849      ; 1.895      ;
; 0.826 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[2]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.927      ; 1.939      ;
; 0.832 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.884      ; 1.938      ;
; 0.840 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.788      ; 1.850      ;
; 0.844 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[1]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.073      ;
; 0.854 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.787      ; 1.863      ;
; 0.868 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.780      ; 1.870      ;
; 0.893 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.787      ; 1.902      ;
; 0.899 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.780      ; 1.901      ;
; 0.907 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.767      ; 1.896      ;
; 0.930 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.767      ; 1.919      ;
; 0.939 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.608      ; 1.769      ;
; 0.941 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[3]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.927      ; 2.054      ;
; 0.950 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[3]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.676      ; 1.312      ;
; 0.950 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[2]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.676      ; 1.312      ;
; 0.950 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[10]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.676      ; 1.312      ;
; 0.950 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[1]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.676      ; 1.312      ;
; 0.950 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[9]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.676      ; 1.312      ;
; 0.950 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[0]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.676      ; 1.312      ;
; 0.950 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[8]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.676      ; 1.312      ;
; 0.950 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[7]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.676      ; 1.312      ;
; 0.950 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[15]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.676      ; 1.312      ;
; 0.950 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[6]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.676      ; 1.312      ;
; 0.950 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[14]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.676      ; 1.312      ;
; 0.950 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[5]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.676      ; 1.312      ;
; 0.950 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[13]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.676      ; 1.312      ;
; 0.950 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[4]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.676      ; 1.312      ;
; 0.950 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[12]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.676      ; 1.312      ;
; 0.952 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[4]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.927      ; 2.065      ;
; 0.979 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_address_reg0     ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.365      ; 1.566      ;
; 0.979 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.394      ; 1.595      ;
; 1.002 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.992      ; 2.216      ;
; 1.005 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; ov7670_capture:Inst_ov7670_capture|address[12]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.240      ;
; 1.006 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[4]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.240      ;
; 1.006 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[6]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.240      ;
; 1.006 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; ov7670_capture:Inst_ov7670_capture|address[10]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.241      ;
; 1.006 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.357      ; 1.585      ;
+-------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; sdram_controller:Inst_sdram_controller|current_state[2]      ; sdram_controller:Inst_sdram_controller|current_state[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_controller:Inst_sdram_controller|trc_cntr[1]           ; sdram_controller:Inst_sdram_controller|trc_cntr[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_controller:Inst_sdram_controller|ack_o_r               ; sdram_controller:Inst_sdram_controller|ack_o_r               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_controller:Inst_sdram_controller|current_state[1]      ; sdram_controller:Inst_sdram_controller|current_state[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_controller:Inst_sdram_controller|do_refresh            ; sdram_controller:Inst_sdram_controller|do_refresh            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_controller:Inst_sdram_controller|stb_i_r               ; sdram_controller:Inst_sdram_controller|stb_i_r               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_controller:Inst_sdram_controller|current_init_state[2] ; sdram_controller:Inst_sdram_controller|current_init_state[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_controller:Inst_sdram_controller|init_done             ; sdram_controller:Inst_sdram_controller|init_done             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.406 ; sdram_controller:Inst_sdram_controller|trcd_cntr[0]          ; sdram_controller:Inst_sdram_controller|trcd_cntr[0]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; sdram_controller:Inst_sdram_controller|trc_cntr[0]           ; sdram_controller:Inst_sdram_controller|trc_cntr[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sdram_controller:Inst_sdram_controller|current_state[0]      ; sdram_controller:Inst_sdram_controller|current_state[0]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sdram_controller:Inst_sdram_controller|current_init_state[1] ; sdram_controller:Inst_sdram_controller|current_init_state[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.439 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.707      ;
; 0.439 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.707      ;
; 0.441 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[24]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[24]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.708      ;
; 0.443 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.711      ;
; 0.476 ; sdram_rw:Inst_sdram_rw|addr_i_r[24]                          ; sdram_controller:Inst_sdram_controller|address_r[24]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 0.879      ;
; 0.485 ; sdram_rw:Inst_sdram_rw|addr_i_r[16]                          ; sdram_controller:Inst_sdram_controller|address_r[16]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 0.887      ;
; 0.495 ; sdram_rw:Inst_sdram_rw|addr_i_r[14]                          ; sdram_controller:Inst_sdram_controller|address_r[14]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 0.898      ;
; 0.496 ; sdram_rw:Inst_sdram_rw|addr_i_r[18]                          ; sdram_controller:Inst_sdram_controller|address_r[18]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 0.899      ;
; 0.497 ; sdram_rw:Inst_sdram_rw|addr_i_r[23]                          ; sdram_controller:Inst_sdram_controller|address_r[23]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 0.900      ;
; 0.503 ; sdram_controller:Inst_sdram_controller|current_init_state[0] ; sdram_controller:Inst_sdram_controller|init_done             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.770      ;
; 0.506 ; sdram_controller:Inst_sdram_controller|current_init_state[0] ; sdram_controller:Inst_sdram_controller|dram_addr_r[10]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.773      ;
; 0.509 ; sdram_rw:Inst_sdram_rw|addr_i_r[2]                           ; sdram_controller:Inst_sdram_controller|address_r[2]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 0.911      ;
; 0.510 ; sdram_rw:Inst_sdram_rw|addr_i_r[8]                           ; sdram_controller:Inst_sdram_controller|address_r[8]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 0.912      ;
; 0.511 ; sdram_rw:Inst_sdram_rw|addr_i_r[12]                          ; sdram_controller:Inst_sdram_controller|address_r[12]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 0.913      ;
; 0.511 ; sdram_rw:Inst_sdram_rw|addr_i_r[1]                           ; sdram_controller:Inst_sdram_controller|address_r[1]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 0.913      ;
; 0.553 ; sdram_controller:Inst_sdram_controller|address_r[24]         ; sdram_controller:Inst_sdram_controller|dram_bank_r[1]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; sdram_controller:Inst_sdram_controller|address_r[23]         ; sdram_controller:Inst_sdram_controller|dram_bank_r[0]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; sdram_controller:Inst_sdram_controller|address_r[21]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[11]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; sdram_controller:Inst_sdram_controller|address_r[19]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[9]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.554 ; sdram_controller:Inst_sdram_controller|address_r[7]          ; sdram_controller:Inst_sdram_controller|dram_addr_r[7]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; sdram_controller:Inst_sdram_controller|address_r[16]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[6]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.556 ; sdram_controller:Inst_sdram_controller|address_r[3]          ; sdram_controller:Inst_sdram_controller|dram_addr_r[3]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.823      ;
; 0.582 ; reset_sdram_interface                                        ; sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.849      ;
; 0.604 ; sdram_controller:Inst_sdram_controller|trc_cntr[0]           ; sdram_controller:Inst_sdram_controller|trc_cntr[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.871      ;
; 0.619 ; sdram_controller:Inst_sdram_controller|address_r[10]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[0]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.885      ;
; 0.628 ; Address_Generator:Inst_Address_Generator|val[12]             ; rdaddress_buf_2[12]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.030      ;
; 0.638 ; sdram_controller:Inst_sdram_controller|address_r[22]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[12]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.905      ;
; 0.641 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[12]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[12]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[18]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[18]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[2]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[9]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[9]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[10]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[10]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[11]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[11]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[14]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[14]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[15]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[15]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[7]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[7]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[8]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[8]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[16]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[16]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[17]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[17]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[1]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[6]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[6]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[13]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[13]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[23]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[23]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.912      ;
; 0.645 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[22]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[22]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.912      ;
; 0.647 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[3]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[5]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[5]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[21]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[21]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.914      ;
; 0.647 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[19]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[19]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.914      ;
; 0.651 ; Address_Generator:Inst_Address_Generator|val[8]              ; rdaddress_buf_2[8]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.053      ;
; 0.653 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.921      ;
; 0.653 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.921      ;
; 0.654 ; sdram_controller:Inst_sdram_controller|address_r[13]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[3]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.656 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[6]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[6]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; sdram_controller:Inst_sdram_controller|address_r[17]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[7]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[4]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[4]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[13]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[13]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[5]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[5]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[4]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[4]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[3]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[3]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[2]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[2]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[14]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[14]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[12]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[12]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[11]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[11]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[10]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[10]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[8]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[8]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[20]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[20]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[15]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[15]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[1]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[1]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.662 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[9]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[9]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[7]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[7]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.670 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[0]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[0]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.674 ; sdram_controller:Inst_sdram_controller|current_init_state[0] ; sdram_controller:Inst_sdram_controller|dram_we_n_r           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.942      ;
; 0.675 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[12]                       ; rdaddress_buf_1[12]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 1.079      ;
; 0.678 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[15]                       ; rdaddress_buf_1[15]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 1.082      ;
; 0.679 ; Address_Generator:Inst_Address_Generator|val[9]              ; rdaddress_buf_2[9]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.081      ;
; 0.683 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[0]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[0]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.949      ;
; 0.688 ; sdram_rw:Inst_sdram_rw|addr_i_r[17]                          ; sdram_controller:Inst_sdram_controller|address_r[17]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.090      ;
; 0.689 ; sdram_rw:Inst_sdram_rw|addr_i_r[19]                          ; sdram_controller:Inst_sdram_controller|address_r[19]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.091      ;
; 0.691 ; sdram_rw:Inst_sdram_rw|addr_i_r[13]                          ; sdram_controller:Inst_sdram_controller|address_r[13]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.093      ;
; 0.692 ; sdram_rw:Inst_sdram_rw|addr_i_r[15]                          ; sdram_controller:Inst_sdram_controller|address_r[15]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.095      ;
; 0.692 ; Address_Generator:Inst_Address_Generator|val[3]              ; rdaddress_buf_1[3]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.084      ;
; 0.692 ; Address_Generator:Inst_Address_Generator|val[3]              ; rdaddress_buf_2[3]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.084      ;
; 0.693 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[14]                       ; rdaddress_buf_1[14]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 1.097      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                      ;
+------------+-----------------+------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                       ; Note ;
+------------+-----------------+------------------------------------------------------------------+------+
; 111.09 MHz ; 111.09 MHz      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 140.45 MHz ; 140.45 MHz      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 143.66 MHz ; 143.66 MHz      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 159.95 MHz ; 159.95 MHz      ; ov7670_pclk                                                      ;      ;
+------------+-----------------+------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov7670_pclk                                                      ; -5.252 ; -2526.944     ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; -2.953 ; -2.953        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 2.144  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 12.880 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; ov7670_pclk                                                      ; 0.282 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.353 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.354 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov7670_pclk                                                      ; -3.000 ; -1591.789     ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.692  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.708  ; 0.000         ;
; clk_50                                                           ; 9.887  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 19.687 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ov7670_pclk'                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.252 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.325     ; 5.977      ;
; -5.252 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.320     ; 5.982      ;
; -5.252 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.325     ; 5.977      ;
; -5.209 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.313     ; 5.946      ;
; -5.209 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.308     ; 5.951      ;
; -5.209 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.313     ; 5.946      ;
; -5.151 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.325     ; 5.876      ;
; -5.151 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.320     ; 5.881      ;
; -5.151 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.325     ; 5.876      ;
; -5.108 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.313     ; 5.845      ;
; -5.108 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.308     ; 5.850      ;
; -5.108 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.313     ; 5.845      ;
; -5.038 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.130     ; 5.958      ;
; -5.038 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.125     ; 5.963      ;
; -5.038 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.130     ; 5.958      ;
; -4.938 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.242      ; 6.230      ;
; -4.938 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.247      ; 6.235      ;
; -4.938 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.242      ; 6.230      ;
; -4.937 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.130     ; 5.857      ;
; -4.937 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.125     ; 5.862      ;
; -4.937 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.130     ; 5.857      ;
; -4.894 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.360      ; 6.304      ;
; -4.894 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.365      ; 6.309      ;
; -4.894 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.360      ; 6.304      ;
; -4.893 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.249      ; 6.192      ;
; -4.893 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.254      ; 6.197      ;
; -4.893 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.249      ; 6.192      ;
; -4.884 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.398      ; 6.332      ;
; -4.884 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.403      ; 6.337      ;
; -4.884 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.398      ; 6.332      ;
; -4.837 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.242      ; 6.129      ;
; -4.837 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.247      ; 6.134      ;
; -4.837 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.242      ; 6.129      ;
; -4.827 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.040     ; 5.837      ;
; -4.827 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.035     ; 5.842      ;
; -4.827 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.040     ; 5.837      ;
; -4.814 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.445      ; 6.309      ;
; -4.814 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.450      ; 6.314      ;
; -4.814 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.445      ; 6.309      ;
; -4.793 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.360      ; 6.203      ;
; -4.793 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.365      ; 6.208      ;
; -4.793 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.360      ; 6.203      ;
; -4.783 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.398      ; 6.231      ;
; -4.783 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.403      ; 6.236      ;
; -4.783 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.398      ; 6.231      ;
; -4.766 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.249      ; 6.065      ;
; -4.766 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.254      ; 6.070      ;
; -4.766 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.249      ; 6.065      ;
; -4.727 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.428      ; 6.205      ;
; -4.727 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.433      ; 6.210      ;
; -4.727 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.428      ; 6.205      ;
; -4.726 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.040     ; 5.736      ;
; -4.726 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.035     ; 5.741      ;
; -4.726 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.040     ; 5.736      ;
; -4.687 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.445      ; 6.182      ;
; -4.687 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.450      ; 6.187      ;
; -4.687 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.445      ; 6.182      ;
; -4.666 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.256     ; 5.460      ;
; -4.666 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.251     ; 5.465      ;
; -4.666 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.256     ; 5.460      ;
; -4.665 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.162      ; 5.877      ;
; -4.615 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.005      ; 5.670      ;
; -4.615 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.010      ; 5.675      ;
; -4.615 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.005      ; 5.670      ;
; -4.609 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a41~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.274      ; 6.933      ;
; -4.609 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a41~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.279      ; 6.938      ;
; -4.609 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a41~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.274      ; 6.933      ;
; -4.604 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.612      ; 6.266      ;
; -4.604 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.617      ; 6.271      ;
; -4.604 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.612      ; 6.266      ;
; -4.600 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.428      ; 6.078      ;
; -4.600 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.433      ; 6.083      ;
; -4.600 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.428      ; 6.078      ;
; -4.576 ; ov7670_capture:Inst_ov7670_capture|address[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.325     ; 5.301      ;
; -4.576 ; ov7670_capture:Inst_ov7670_capture|address[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.320     ; 5.306      ;
; -4.576 ; ov7670_capture:Inst_ov7670_capture|address[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.325     ; 5.301      ;
; -4.569 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.615      ; 6.234      ;
; -4.561 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.713      ; 6.324      ;
; -4.561 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.718      ; 6.329      ;
; -4.561 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.713      ; 6.324      ;
; -4.557 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.334      ; 5.941      ;
; -4.557 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.339      ; 5.946      ;
; -4.557 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.334      ; 5.941      ;
; -4.550 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.256     ; 5.344      ;
; -4.550 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.251     ; 5.349      ;
; -4.550 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.256     ; 5.344      ;
; -4.549 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.162      ; 5.761      ;
; -4.546 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.680      ; 6.276      ;
; -4.546 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.685      ; 6.281      ;
; -4.546 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.680      ; 6.276      ;
; -4.544 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a6~porta_we_reg        ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.372      ; 5.966      ;
; -4.533 ; ov7670_capture:Inst_ov7670_capture|address[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.313     ; 5.270      ;
; -4.533 ; ov7670_capture:Inst_ov7670_capture|address[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.308     ; 5.275      ;
; -4.533 ; ov7670_capture:Inst_ov7670_capture|address[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.313     ; 5.270      ;
; -4.530 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.083      ; 6.663      ;
; -4.526 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a62~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.101      ; 6.677      ;
; -4.526 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a62~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.106      ; 6.682      ;
; -4.526 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a62~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.101      ; 6.677      ;
; -4.526 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.534      ; 6.110      ;
; -4.526 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.539      ; 6.115      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node         ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.953 ; ov7670_capture:Inst_ov7670_capture|we_reg                                                                                                                              ; wren_buf_1      ; ov7670_pclk                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.999     ; 0.893      ;
; 0.222  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 9.716      ;
; 0.271  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~portb_address_reg0    ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.648      ;
; 0.473  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a59~portb_address_reg0    ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 9.432      ;
; 0.564  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.369      ;
; 0.685  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 9.258      ;
; 0.706  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.212      ;
; 0.726  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~portb_address_reg0    ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 9.205      ;
; 0.738  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a9~portb_address_reg0  ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 9.261      ;
; 0.774  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~portb_address_reg0    ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.159      ;
; 0.899  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~portb_address_reg0    ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.050      ;
; 0.912  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 9.020      ;
; 0.959  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~portb_address_reg0 ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 8.987      ;
; 0.970  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.948      ;
; 0.983  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.936      ;
; 0.987  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0    ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 8.955      ;
; 0.992  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 8.946      ;
; 0.995  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~portb_address_reg0    ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.930      ;
; 1.006  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 8.925      ;
; 1.007  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~portb_address_reg0 ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 8.962      ;
; 1.059  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~portb_address_reg0 ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 8.905      ;
; 1.067  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a41~portb_address_reg0    ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.008      ; 8.940      ;
; 1.131  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~portb_address_reg0 ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 8.821      ;
; 1.133  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 8.826      ;
; 1.143  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a0~portb_address_reg0  ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.477     ; 8.379      ;
; 1.153  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 8.804      ;
; 1.176  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~portb_address_reg0  ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.008      ; 8.831      ;
; 1.182  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0 ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 8.781      ;
; 1.218  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.700      ;
; 1.234  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a25~portb_address_reg0    ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.012     ; 8.753      ;
; 1.235  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.445     ; 8.319      ;
; 1.238  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~portb_address_reg0 ; data_to_rgb[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.453     ; 8.308      ;
; 1.251  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 8.680      ;
; 1.259  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; data_to_rgb[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 8.662      ;
; 1.261  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0 ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.452     ; 8.286      ;
; 1.279  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0 ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 8.693      ;
; 1.296  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.005      ; 8.708      ;
; 1.307  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 8.589      ;
; 1.313  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.571      ;
; 1.313  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0 ; data_to_rgb[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.611      ;
; 1.314  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0 ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 8.656      ;
; 1.330  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 8.635      ;
; 1.341  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 8.617      ;
; 1.345  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~portb_address_reg0 ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 8.606      ;
; 1.348  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0 ; data_to_rgb[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 8.609      ;
; 1.355  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~portb_address_reg0    ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.572      ;
; 1.380  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a47~portb_address_reg0    ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 8.572      ;
; 1.399  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.437     ; 8.163      ;
; 1.411  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~portb_address_reg0    ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 8.530      ;
; 1.422  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0  ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 8.511      ;
; 1.428  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a27~portb_address_reg0    ; data_to_rgb[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.442     ; 8.129      ;
; 1.440  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~portb_address_reg0    ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.470      ;
; 1.442  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.001      ; 8.558      ;
; 1.444  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0 ; data_to_rgb[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.456      ;
; 1.445  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a65~portb_address_reg0    ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.017      ; 8.571      ;
; 1.463  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.488     ; 8.048      ;
; 1.475  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a53~portb_address_reg0    ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 8.477      ;
; 1.485  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.471     ; 8.043      ;
; 1.488  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~portb_address_reg0 ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 8.490      ;
; 1.525  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0    ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 8.421      ;
; 1.534  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~portb_address_reg0    ; data_to_rgb[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.444     ; 8.021      ;
; 1.554  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~portb_address_reg0 ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.008      ; 8.453      ;
; 1.571  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.489     ; 7.939      ;
; 1.580  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0 ; data_to_rgb[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 8.361      ;
; 1.585  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~portb_address_reg0     ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.009     ; 8.405      ;
; 1.589  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~portb_address_reg0 ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.448     ; 7.962      ;
; 1.593  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~portb_address_reg0 ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 8.342      ;
; 1.630  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~portb_address_reg0    ; data_to_rgb[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 8.275      ;
; 1.631  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; data_to_rgb[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.288      ;
; 1.637  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.456     ; 7.906      ;
; 1.642  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~portb_address_reg0  ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.301      ;
; 1.647  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~portb_address_reg0    ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.306      ;
; 1.648  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.272      ;
; 1.651  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 8.344      ;
; 1.653  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~portb_address_reg0 ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 8.320      ;
; 1.664  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a65~portb_address_reg0 ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 8.327      ;
; 1.667  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~portb_address_reg0    ; data_to_rgb[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.245      ;
; 1.668  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a77~portb_address_reg0 ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 8.309      ;
; 1.668  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a25~portb_address_reg0 ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 8.313      ;
; 1.680  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 8.315      ;
; 1.687  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0     ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 8.247      ;
; 1.689  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0 ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 8.244      ;
; 1.691  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~portb_address_reg0 ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.439     ; 7.869      ;
; 1.694  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.451     ; 7.854      ;
; 1.701  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0    ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 8.264      ;
; 1.703  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a47~portb_address_reg0 ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 8.245      ;
; 1.764  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.027      ; 8.262      ;
; 1.767  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~portb_address_reg0 ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.186      ;
; 1.771  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a73~portb_address_reg0 ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 8.187      ;
; 1.776  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; data_to_rgb[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.144      ;
; 1.777  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 8.130      ;
; 1.782  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a0~portb_address_reg0     ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.455     ; 7.762      ;
; 1.785  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~portb_address_reg0    ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.138      ;
; 1.791  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a39~portb_address_reg0 ; data_to_rgb[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.432     ; 7.776      ;
; 1.795  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0 ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.477     ; 7.727      ;
; 1.801  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a53~portb_address_reg0 ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 8.176      ;
; 1.807  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0 ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 8.156      ;
; 1.821  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a55~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 8.128      ;
; 1.824  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0 ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.432     ; 7.743      ;
; 1.825  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a50~portb_address_reg0 ; data_to_rgb[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.442     ; 7.732      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                      ;
+-------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                                                                                                                                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 2.144 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.066      ; 7.952      ;
; 2.179 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.075      ; 7.926      ;
; 2.247 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.027      ; 7.810      ;
; 2.271 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.065      ; 7.824      ;
; 2.309 ; rdaddress_buf_1[0]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.074      ; 7.795      ;
; 2.333 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a77~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.068      ; 7.765      ;
; 2.335 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.089      ; 7.784      ;
; 2.349 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.066      ; 7.747      ;
; 2.357 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.064      ; 7.737      ;
; 2.361 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.095      ; 7.764      ;
; 2.373 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.070      ; 7.727      ;
; 2.382 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.084      ; 7.732      ;
; 2.414 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.085      ; 7.701      ;
; 2.421 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.077      ; 7.686      ;
; 2.433 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.025      ; 7.622      ;
; 2.447 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.031      ; 7.614      ;
; 2.454 ; rdaddress_buf_2[8]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.058      ; 7.634      ;
; 2.455 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.054      ; 7.629      ;
; 2.459 ; rdaddress_buf_2[8]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.063      ; 7.634      ;
; 2.459 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.095      ; 7.666      ;
; 2.461 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.024      ; 7.593      ;
; 2.461 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.060      ; 7.629      ;
; 2.464 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.031      ; 7.597      ;
; 2.467 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.070      ; 7.633      ;
; 2.473 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.064      ; 7.621      ;
; 2.475 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.057      ; 7.612      ;
; 2.477 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.052      ; 7.605      ;
; 2.479 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.081      ; 7.632      ;
; 2.484 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.096      ; 7.642      ;
; 2.488 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.049      ; 7.591      ;
; 2.504 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.097      ; 7.623      ;
; 2.510 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.036      ; 7.556      ;
; 2.512 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.046      ; 7.564      ;
; 2.526 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.082      ; 7.586      ;
; 2.530 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.062      ; 7.562      ;
; 2.532 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a55~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.059      ; 7.557      ;
; 2.535 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.042      ; 7.537      ;
; 2.540 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.027      ; 7.517      ;
; 2.541 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.048      ; 7.537      ;
; 2.542 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.042      ; 7.530      ;
; 2.549 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.034      ; 7.515      ;
; 2.550 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.082      ; 7.562      ;
; 2.560 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.048      ; 7.518      ;
; 2.570 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.098      ; 7.558      ;
; 2.572 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.063      ; 7.521      ;
; 2.579 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.072      ; 7.523      ;
; 2.579 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.086      ; 7.537      ;
; 2.581 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.042      ; 7.491      ;
; 2.584 ; rdaddress_buf_1[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.024      ; 7.470      ;
; 2.586 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.098      ; 7.542      ;
; 2.590 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.073      ; 7.513      ;
; 2.599 ; rdaddress_buf_1[0]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.068      ; 7.499      ;
; 2.599 ; rdaddress_buf_1[0]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.059      ; 7.490      ;
; 2.607 ; rdaddress_buf_1[0]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.053      ; 7.476      ;
; 2.608 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.073      ; 7.495      ;
; 2.620 ; rdaddress_buf_1[0]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.063      ; 7.473      ;
; 2.623 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.048      ; 7.455      ;
; 2.627 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.097      ; 7.500      ;
; 2.630 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.078      ; 7.478      ;
; 2.633 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.095      ; 7.492      ;
; 2.644 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.060      ; 7.446      ;
; 2.649 ; rdaddress_buf_1[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.082      ; 7.463      ;
; 2.652 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.096      ; 7.474      ;
; 2.652 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.098      ; 7.476      ;
; 2.654 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.056      ; 7.432      ;
; 2.655 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.073      ; 7.448      ;
; 2.663 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.082      ; 7.449      ;
; 2.665 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.097      ; 7.462      ;
; 2.666 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.063      ; 7.427      ;
; 2.669 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.033      ; 7.394      ;
; 2.673 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.075      ; 7.432      ;
; 2.675 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.092      ; 7.447      ;
; 2.679 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.075      ; 7.426      ;
; 2.683 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.065      ; 7.412      ;
; 2.683 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.071      ; 7.418      ;
; 2.684 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.085      ; 7.431      ;
; 2.689 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.085      ; 7.426      ;
; 2.690 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.090      ; 7.430      ;
; 2.691 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.068      ; 7.407      ;
; 2.703 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.090      ; 7.417      ;
; 2.704 ; rdaddress_buf_2[9]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.071      ; 7.397      ;
; 2.704 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.080      ; 7.406      ;
; 2.711 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a50~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.070      ; 7.389      ;
; 2.712 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.064      ; 7.382      ;
; 2.716 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.067      ; 7.381      ;
; 2.716 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.084      ; 7.398      ;
; 2.720 ; rdaddress_buf_2[9]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a62~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.081      ; 7.391      ;
; 2.721 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.097      ; 7.406      ;
; 2.722 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.097      ; 7.405      ;
; 2.725 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.048      ; 7.353      ;
; 2.725 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.091      ; 7.396      ;
; 2.735 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.085      ; 7.380      ;
; 2.735 ; rdaddress_buf_1[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.097      ; 7.392      ;
; 2.740 ; rdaddress_buf_2[8]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.031      ; 7.321      ;
; 2.746 ; rdaddress_buf_1[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.048      ; 7.332      ;
; 2.749 ; rdaddress_buf_2[8]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.041      ; 7.322      ;
; 2.750 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.054      ; 7.334      ;
; 2.753 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.096      ; 7.373      ;
; 2.759 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.060      ; 7.331      ;
; 2.763 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a73~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.087      ; 7.354      ;
+-------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                            ; To Node                                                                                    ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 12.880 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 6.729      ;
; 12.880 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 6.729      ;
; 12.880 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 6.729      ;
; 12.880 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 6.729      ;
; 12.880 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 6.729      ;
; 12.880 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 6.729      ;
; 12.880 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 6.729      ;
; 12.880 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 6.729      ;
; 12.880 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 6.729      ;
; 12.880 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 6.729      ;
; 12.880 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 6.729      ;
; 12.880 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 6.729      ;
; 12.880 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 6.729      ;
; 12.880 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 6.729      ;
; 12.880 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 6.729      ;
; 12.887 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.718      ;
; 12.887 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.718      ;
; 12.887 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.718      ;
; 12.887 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.718      ;
; 12.887 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.718      ;
; 12.887 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.718      ;
; 12.887 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.718      ;
; 12.887 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.718      ;
; 12.887 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.718      ;
; 12.887 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.718      ;
; 12.887 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.718      ;
; 12.887 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.718      ;
; 12.888 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.716      ;
; 12.888 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.716      ;
; 12.888 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.716      ;
; 12.888 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.716      ;
; 12.888 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.716      ;
; 12.888 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.716      ;
; 12.888 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.716      ;
; 12.888 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.716      ;
; 12.888 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.716      ;
; 12.888 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.716      ;
; 12.888 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.716      ;
; 12.888 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.716      ;
; 12.888 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.716      ;
; 12.888 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.716      ;
; 12.888 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.716      ;
; 12.909 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.396     ; 6.694      ;
; 12.915 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 6.693      ;
; 12.915 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 6.693      ;
; 12.915 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 6.693      ;
; 12.915 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 6.693      ;
; 12.915 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 6.693      ;
; 12.915 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 6.693      ;
; 12.915 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 6.693      ;
; 12.915 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 6.693      ;
; 12.915 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 6.693      ;
; 12.915 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 6.693      ;
; 13.190 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.414      ;
; 13.190 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.414      ;
; 13.190 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.414      ;
; 13.190 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.414      ;
; 13.190 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.414      ;
; 13.190 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.414      ;
; 13.190 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.395     ; 6.414      ;
; 13.506 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.099      ;
; 13.507 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.098      ;
; 13.510 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.095      ;
; 13.511 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.094      ;
; 13.511 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.094      ;
; 13.512 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.093      ;
; 13.520 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 6.085      ;
; 13.694 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 5.912      ;
; 13.705 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 5.901      ;
; 14.329 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 5.277      ;
; 15.301 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 4.514      ;
; 15.301 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 4.514      ;
; 15.301 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 4.514      ;
; 15.301 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 4.514      ;
; 15.301 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 4.514      ;
; 15.301 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 4.514      ;
; 15.301 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 4.514      ;
; 15.301 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 4.514      ;
; 16.167 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 3.764      ;
; 16.167 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 3.764      ;
; 16.167 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 3.764      ;
; 16.167 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 3.764      ;
; 16.167 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 3.764      ;
; 16.167 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 3.764      ;
; 16.167 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 3.764      ;
; 16.167 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 3.764      ;
; 16.167 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 3.764      ;
; 16.167 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 3.764      ;
; 16.167 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 3.764      ;
; 16.167 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 3.764      ;
; 16.167 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 3.764      ;
; 16.167 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 3.764      ;
; 16.167 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 3.764      ;
; 16.174 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 3.753      ;
; 16.174 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 3.753      ;
; 16.174 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 3.753      ;
; 16.174 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 3.753      ;
; 16.174 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 3.753      ;
; 16.174 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 3.753      ;
; 16.174 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 3.753      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ov7670_pclk'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.282 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|href_last[1]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.811      ; 0.764      ;
; 0.334 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|href_last[2]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.811      ; 0.816      ;
; 0.387 ; ov7670_capture:Inst_ov7670_capture|line[1]       ; ov7670_capture:Inst_ov7670_capture|line[1]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; ov7670_capture:Inst_ov7670_capture|line[0]       ; ov7670_capture:Inst_ov7670_capture|line[0]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; ov7670_capture:Inst_ov7670_capture|href_last[2]  ; ov7670_capture:Inst_ov7670_capture|href_last[2]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.608      ;
; 0.408 ; ov7670_capture:Inst_ov7670_capture|line[0]       ; ov7670_capture:Inst_ov7670_capture|line[1]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.622      ;
; 0.421 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[0]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.865      ; 1.457      ;
; 0.425 ; ov7670_capture:Inst_ov7670_capture|href_last[0]  ; ov7670_capture:Inst_ov7670_capture|href_last[1]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.639      ;
; 0.426 ; ov7670_capture:Inst_ov7670_capture|d_latch[6]    ; ov7670_capture:Inst_ov7670_capture|d_latch[14]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.640      ;
; 0.426 ; ov7670_capture:Inst_ov7670_capture|d_latch[5]    ; ov7670_capture:Inst_ov7670_capture|d_latch[13]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.640      ;
; 0.445 ; ov7670_capture:Inst_ov7670_capture|d_latch[4]    ; ov7670_capture:Inst_ov7670_capture|d_latch[12]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.659      ;
; 0.446 ; ov7670_capture:Inst_ov7670_capture|d_latch[1]    ; ov7670_capture:Inst_ov7670_capture|d_latch[9]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.660      ;
; 0.499 ; ov7670_capture:Inst_ov7670_capture|latched_d[7]  ; ov7670_capture:Inst_ov7670_capture|d_latch[7]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.611      ; 0.781      ;
; 0.501 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.736      ; 1.438      ;
; 0.506 ; ov7670_capture:Inst_ov7670_capture|latched_d[1]  ; ov7670_capture:Inst_ov7670_capture|d_latch[1]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.611      ; 0.788      ;
; 0.519 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[7]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.811      ; 1.001      ;
; 0.519 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[6]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.811      ; 1.001      ;
; 0.519 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[5]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.811      ; 1.001      ;
; 0.519 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[4]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.811      ; 1.001      ;
; 0.519 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[3]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.811      ; 1.001      ;
; 0.519 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[2]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.811      ; 1.001      ;
; 0.519 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[1]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.811      ; 1.001      ;
; 0.519 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|line[0]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.811      ; 1.001      ;
; 0.519 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|line[1]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.811      ; 1.001      ;
; 0.519 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[0]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.811      ; 1.001      ;
; 0.521 ; ov7670_capture:Inst_ov7670_capture|latched_d[3]  ; ov7670_capture:Inst_ov7670_capture|d_latch[3]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.611      ; 0.803      ;
; 0.522 ; ov7670_capture:Inst_ov7670_capture|latched_d[6]  ; ov7670_capture:Inst_ov7670_capture|d_latch[6]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.611      ; 0.804      ;
; 0.526 ; ov7670_capture:Inst_ov7670_capture|latched_d[5]  ; ov7670_capture:Inst_ov7670_capture|d_latch[5]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.611      ; 0.808      ;
; 0.528 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.787      ; 1.516      ;
; 0.533 ; ov7670_capture:Inst_ov7670_capture|latched_d[2]  ; ov7670_capture:Inst_ov7670_capture|d_latch[2]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.770      ; 0.974      ;
; 0.542 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.736      ; 1.479      ;
; 0.552 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|href_last[0]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.811      ; 1.034      ;
; 0.577 ; ov7670_capture:Inst_ov7670_capture|d_latch[0]    ; ov7670_capture:Inst_ov7670_capture|d_latch[8]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.791      ;
; 0.587 ; ov7670_capture:Inst_ov7670_capture|latched_d[4]  ; ov7670_capture:Inst_ov7670_capture|d_latch[4]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.770      ; 1.028      ;
; 0.591 ; ov7670_capture:Inst_ov7670_capture|latched_d[0]  ; ov7670_capture:Inst_ov7670_capture|d_latch[0]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.770      ; 1.032      ;
; 0.597 ; ov7670_capture:Inst_ov7670_capture|d_latch[7]    ; ov7670_capture:Inst_ov7670_capture|d_latch[15]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.811      ;
; 0.599 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]    ; ov7670_capture:Inst_ov7670_capture|d_latch[10]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.813      ;
; 0.619 ; ov7670_capture:Inst_ov7670_capture|href_hold     ; ov7670_capture:Inst_ov7670_capture|line[0]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.833      ;
; 0.620 ; ov7670_capture:Inst_ov7670_capture|href_hold     ; ov7670_capture:Inst_ov7670_capture|line[1]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.834      ;
; 0.631 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[7]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.841      ;
; 0.632 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[3]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[5]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; ov7670_capture:Inst_ov7670_capture|address[11]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.842      ;
; 0.635 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; ov7670_capture:Inst_ov7670_capture|address[9]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.845      ;
; 0.636 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[8]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.846      ;
; 0.637 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[6]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; ov7670_capture:Inst_ov7670_capture|address[10]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.847      ;
; 0.638 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[2]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; ov7670_capture:Inst_ov7670_capture|address[12]   ; ov7670_capture:Inst_ov7670_capture|address[12]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.848      ;
; 0.639 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; ov7670_capture:Inst_ov7670_capture|address[13]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.849      ;
; 0.640 ; ov7670_capture:Inst_ov7670_capture|address[16]   ; ov7670_capture:Inst_ov7670_capture|address[16]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.850      ;
; 0.656 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[4]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.866      ;
; 0.660 ; ov7670_capture:Inst_ov7670_capture|address[14]   ; ov7670_capture:Inst_ov7670_capture|address[14]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.870      ;
; 0.661 ; ov7670_capture:Inst_ov7670_capture|href_last[1]  ; ov7670_capture:Inst_ov7670_capture|href_last[2]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.875      ;
; 0.664 ; ov7670_capture:Inst_ov7670_capture|href_last[2]  ; ov7670_capture:Inst_ov7670_capture|href_last[1]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.878      ;
; 0.664 ; ov7670_capture:Inst_ov7670_capture|address[15]   ; ov7670_capture:Inst_ov7670_capture|address[15]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.874      ;
; 0.665 ; ov7670_capture:Inst_ov7670_capture|href_last[2]  ; ov7670_capture:Inst_ov7670_capture|href_last[0]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.879      ;
; 0.672 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[0]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.882      ;
; 0.692 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[1]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.865      ; 1.728      ;
; 0.703 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.809      ; 1.713      ;
; 0.729 ; ov7670_capture:Inst_ov7670_capture|address[12]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.551      ; 1.481      ;
; 0.732 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.782      ; 1.715      ;
; 0.752 ; ov7670_capture:Inst_ov7670_capture|address[12]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.685      ; 1.638      ;
; 0.752 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[2]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.865      ; 1.788      ;
; 0.754 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.780      ; 1.735      ;
; 0.775 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.809      ; 1.785      ;
; 0.782 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[1]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.992      ;
; 0.786 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.705      ; 1.692      ;
; 0.800 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.705      ; 1.706      ;
; 0.802 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[3]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.865      ; 1.838      ;
; 0.812 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[3]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.718      ; 1.201      ;
; 0.812 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[2]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.718      ; 1.201      ;
; 0.812 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[10]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.718      ; 1.201      ;
; 0.812 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[1]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.718      ; 1.201      ;
; 0.812 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[9]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.718      ; 1.201      ;
; 0.812 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[0]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.718      ; 1.201      ;
; 0.812 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[8]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.718      ; 1.201      ;
; 0.812 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[7]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.718      ; 1.201      ;
; 0.812 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[15]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.718      ; 1.201      ;
; 0.812 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[6]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.718      ; 1.201      ;
; 0.812 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[14]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.718      ; 1.201      ;
; 0.812 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[5]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.718      ; 1.201      ;
; 0.812 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[13]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.718      ; 1.201      ;
; 0.812 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[4]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.718      ; 1.201      ;
; 0.812 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[12]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.718      ; 1.201      ;
; 0.814 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.698      ; 1.713      ;
; 0.851 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.685      ; 1.737      ;
; 0.851 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.705      ; 1.757      ;
; 0.857 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.698      ; 1.756      ;
; 0.859 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.551      ; 1.611      ;
; 0.862 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[4]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.865      ; 1.898      ;
; 0.885 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.685      ; 1.771      ;
; 0.912 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[5]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.865      ; 1.948      ;
; 0.913 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_address_reg0     ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.311      ; 1.425      ;
; 0.913 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; ov7670_capture:Inst_ov7670_capture|address[12]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.128      ;
; 0.914 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[4]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.128      ;
; 0.914 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[6]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.128      ;
; 0.917 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; ov7670_capture:Inst_ov7670_capture|address[10]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.132      ;
; 0.919 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[9]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.134      ;
; 0.920 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; ov7670_capture:Inst_ov7670_capture|address[11]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.135      ;
+-------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.353 ; sdram_controller:Inst_sdram_controller|current_init_state[2] ; sdram_controller:Inst_sdram_controller|current_init_state[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_controller:Inst_sdram_controller|init_done             ; sdram_controller:Inst_sdram_controller|init_done             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sdram_controller:Inst_sdram_controller|ack_o_r               ; sdram_controller:Inst_sdram_controller|ack_o_r               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_controller:Inst_sdram_controller|current_state[1]      ; sdram_controller:Inst_sdram_controller|current_state[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_controller:Inst_sdram_controller|do_refresh            ; sdram_controller:Inst_sdram_controller|do_refresh            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_controller:Inst_sdram_controller|stb_i_r               ; sdram_controller:Inst_sdram_controller|stb_i_r               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_controller:Inst_sdram_controller|current_state[2]      ; sdram_controller:Inst_sdram_controller|current_state[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_controller:Inst_sdram_controller|trc_cntr[1]           ; sdram_controller:Inst_sdram_controller|trc_cntr[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; sdram_controller:Inst_sdram_controller|trcd_cntr[0]          ; sdram_controller:Inst_sdram_controller|trcd_cntr[0]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; sdram_controller:Inst_sdram_controller|current_init_state[1] ; sdram_controller:Inst_sdram_controller|current_init_state[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; sdram_controller:Inst_sdram_controller|current_state[0]      ; sdram_controller:Inst_sdram_controller|current_state[0]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sdram_controller:Inst_sdram_controller|trc_cntr[0]           ; sdram_controller:Inst_sdram_controller|trc_cntr[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.396 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.400 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[24]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[24]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.645      ;
; 0.443 ; sdram_rw:Inst_sdram_rw|addr_i_r[24]                          ; sdram_controller:Inst_sdram_controller|address_r[24]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.808      ;
; 0.451 ; sdram_rw:Inst_sdram_rw|addr_i_r[16]                          ; sdram_controller:Inst_sdram_controller|address_r[16]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.815      ;
; 0.453 ; sdram_controller:Inst_sdram_controller|current_init_state[0] ; sdram_controller:Inst_sdram_controller|init_done             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.697      ;
; 0.455 ; sdram_controller:Inst_sdram_controller|current_init_state[0] ; sdram_controller:Inst_sdram_controller|dram_addr_r[10]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.699      ;
; 0.458 ; sdram_rw:Inst_sdram_rw|addr_i_r[23]                          ; sdram_controller:Inst_sdram_controller|address_r[23]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.823      ;
; 0.458 ; sdram_rw:Inst_sdram_rw|addr_i_r[14]                          ; sdram_controller:Inst_sdram_controller|address_r[14]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.823      ;
; 0.459 ; sdram_rw:Inst_sdram_rw|addr_i_r[18]                          ; sdram_controller:Inst_sdram_controller|address_r[18]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.824      ;
; 0.467 ; sdram_rw:Inst_sdram_rw|addr_i_r[2]                           ; sdram_controller:Inst_sdram_controller|address_r[2]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.832      ;
; 0.469 ; sdram_rw:Inst_sdram_rw|addr_i_r[12]                          ; sdram_controller:Inst_sdram_controller|address_r[12]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.834      ;
; 0.469 ; sdram_rw:Inst_sdram_rw|addr_i_r[8]                           ; sdram_controller:Inst_sdram_controller|address_r[8]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.834      ;
; 0.469 ; sdram_rw:Inst_sdram_rw|addr_i_r[1]                           ; sdram_controller:Inst_sdram_controller|address_r[1]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.834      ;
; 0.507 ; sdram_controller:Inst_sdram_controller|address_r[24]         ; sdram_controller:Inst_sdram_controller|dram_bank_r[1]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; sdram_controller:Inst_sdram_controller|address_r[23]         ; sdram_controller:Inst_sdram_controller|dram_bank_r[0]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; sdram_controller:Inst_sdram_controller|address_r[21]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[11]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; sdram_controller:Inst_sdram_controller|address_r[19]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[9]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; sdram_controller:Inst_sdram_controller|address_r[7]          ; sdram_controller:Inst_sdram_controller|dram_addr_r[7]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; sdram_controller:Inst_sdram_controller|address_r[16]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[6]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.511 ; sdram_controller:Inst_sdram_controller|address_r[3]          ; sdram_controller:Inst_sdram_controller|dram_addr_r[3]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.754      ;
; 0.534 ; reset_sdram_interface                                        ; sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.777      ;
; 0.558 ; sdram_controller:Inst_sdram_controller|trc_cntr[0]           ; sdram_controller:Inst_sdram_controller|trc_cntr[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.801      ;
; 0.571 ; sdram_controller:Inst_sdram_controller|address_r[10]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[0]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.813      ;
; 0.583 ; sdram_controller:Inst_sdram_controller|address_r[22]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[12]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.826      ;
; 0.585 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[9]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[9]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[11]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[11]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[18]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[18]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[7]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[7]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[12]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[12]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[15]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[15]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[1]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[2]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[10]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[10]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[14]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[14]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[17]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[17]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[23]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[23]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[8]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[8]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[13]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[13]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[16]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[16]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[6]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[6]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.591 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[22]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[22]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[3]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[5]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[5]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[21]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[21]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[19]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[19]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; Address_Generator:Inst_Address_Generator|val[12]             ; rdaddress_buf_2[12]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.957      ;
; 0.598 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[13]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[13]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[6]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[6]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[5]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[5]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[3]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[3]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; sdram_controller:Inst_sdram_controller|address_r[13]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[3]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[15]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[15]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[11]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[11]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[14]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[14]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[4]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[4]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[2]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[2]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; sdram_controller:Inst_sdram_controller|address_r[17]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[7]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[4]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[4]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[12]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[12]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[10]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[10]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[8]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[8]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[1]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[1]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[20]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[20]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[9]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[9]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[7]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[7]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.612 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[0]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[0]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.855      ;
; 0.614 ; Address_Generator:Inst_Address_Generator|val[8]              ; rdaddress_buf_2[8]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.978      ;
; 0.616 ; sdram_rw:Inst_sdram_rw|addr_i_r[15]                          ; sdram_controller:Inst_sdram_controller|address_r[15]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.981      ;
; 0.619 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[14]                       ; rdaddress_buf_1[14]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.985      ;
; 0.622 ; sdram_controller:Inst_sdram_controller|current_init_state[0] ; sdram_controller:Inst_sdram_controller|dram_we_n_r           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.867      ;
; 0.624 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[0]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[0]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.630 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[12]                       ; rdaddress_buf_1[12]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.996      ;
; 0.632 ; sdram_controller:Inst_sdram_controller|dat_i_r[3]            ; sdram_controller:Inst_sdram_controller|dram_dq_r[3]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.632 ; sdram_controller:Inst_sdram_controller|dat_i_r[2]            ; sdram_controller:Inst_sdram_controller|dram_dq_r[2]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.633 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[15]                       ; rdaddress_buf_1[15]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.999      ;
; 0.635 ; sdram_controller:Inst_sdram_controller|dat_i_r[1]            ; sdram_controller:Inst_sdram_controller|dram_dq_r[1]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.878      ;
; 0.635 ; Address_Generator:Inst_Address_Generator|val[9]              ; rdaddress_buf_2[9]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.999      ;
; 0.636 ; sdram_controller:Inst_sdram_controller|dat_i_r[9]            ; sdram_controller:Inst_sdram_controller|dram_dq_r[9]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.879      ;
; 0.645 ; Address_Generator:Inst_Address_Generator|val[3]              ; rdaddress_buf_1[3]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 1.000      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                                                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.353 ; sdram_rw:Inst_sdram_rw|led_done_r               ; sdram_rw:Inst_sdram_rw|led_done_r                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_rw:Inst_sdram_rw|we_i_r                   ; sdram_rw:Inst_sdram_rw|we_i_r                                                                                                                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_rw:Inst_sdram_rw|cyc_i_r                  ; sdram_rw:Inst_sdram_rw|cyc_i_r                                                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_rw:Inst_sdram_rw|we_buf2_r                ; sdram_rw:Inst_sdram_rw|we_buf2_r                                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; VGA:Inst_VGA|activeArea                         ; VGA:Inst_VGA|activeArea                                                                                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.369 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[10]          ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.396      ; 0.966      ;
; 0.389 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[8]           ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.396      ; 0.986      ;
; 0.414 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[7]           ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.396      ; 1.011      ;
; 0.434 ; sdram_rw:Inst_sdram_rw|state[3]                 ; sdram_rw:Inst_sdram_rw|led_done_r                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.678      ;
; 0.434 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[9]           ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.396      ; 1.031      ;
; 0.445 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[2]           ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.396      ; 1.042      ;
; 0.453 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[6]           ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.396      ; 1.050      ;
; 0.454 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[7]           ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.397      ; 1.052      ;
; 0.468 ; sdram_rw:Inst_sdram_rw|state[1]                 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[3]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.712      ;
; 0.468 ; sdram_rw:Inst_sdram_rw|state[1]                 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[8]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.712      ;
; 0.470 ; sdram_rw:Inst_sdram_rw|state[1]                 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[2]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.714      ;
; 0.470 ; sdram_rw:Inst_sdram_rw|state[1]                 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[5]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.714      ;
; 0.472 ; sdram_rw:Inst_sdram_rw|state[1]                 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[4]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.716      ;
; 0.473 ; sdram_rw:Inst_sdram_rw|state[1]                 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[9]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.717      ;
; 0.474 ; sdram_rw:Inst_sdram_rw|state[1]                 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[6]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.718      ;
; 0.475 ; sdram_rw:Inst_sdram_rw|state[1]                 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[7]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.719      ;
; 0.492 ; sdram_rw:Inst_sdram_rw|state[1]                 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[1]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.736      ;
; 0.493 ; sdram_rw:Inst_sdram_rw|state[1]                 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[0]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.737      ;
; 0.494 ; sdram_rw:Inst_sdram_rw|state[1]                 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[11]                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.494 ; sdram_rw:Inst_sdram_rw|state[1]                 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[10]                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.537 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[5]           ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.402      ; 1.140      ;
; 0.584 ; sdram_rw:Inst_sdram_rw|rw_cntr[3]               ; sdram_rw:Inst_sdram_rw|rw_cntr[3]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.828      ;
; 0.584 ; sdram_rw:Inst_sdram_rw|rw_cntr[5]               ; sdram_rw:Inst_sdram_rw|rw_cntr[5]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.828      ;
; 0.584 ; debounce:Inst_debounce_resend|c[9]              ; debounce:Inst_debounce_resend|c[9]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; sdram_rw:Inst_sdram_rw|addr_i_r[12]             ; sdram_rw:Inst_sdram_rw|addr_i_r[12]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; debounce:Inst_debounce_reset|c[9]               ; debounce:Inst_debounce_reset|c[9]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; debounce:Inst_debounce_resend|c[11]             ; debounce:Inst_debounce_resend|c[11]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; debounce:Inst_debounce_resend|c[7]              ; debounce:Inst_debounce_resend|c[7]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; sdram_rw:Inst_sdram_rw|addr_i_r[8]              ; sdram_rw:Inst_sdram_rw|addr_i_r[8]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; sdram_rw:Inst_sdram_rw|rw_cntr[9]               ; sdram_rw:Inst_sdram_rw|rw_cntr[9]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; debounce:Inst_debounce_reset|c[11]              ; debounce:Inst_debounce_reset|c[11]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; debounce:Inst_debounce_reset|c[7]               ; debounce:Inst_debounce_reset|c[7]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; debounce:Inst_debounce_resend|c[17]             ; debounce:Inst_debounce_resend|c[17]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; debounce:Inst_debounce_resend|c[15]             ; debounce:Inst_debounce_resend|c[15]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; debounce:Inst_debounce_resend|c[1]              ; debounce:Inst_debounce_resend|c[1]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; rdaddress_buf_2[2]                              ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a77~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.423      ; 1.231      ;
; 0.587 ; sdram_rw:Inst_sdram_rw|addr_i_r[2]              ; sdram_rw:Inst_sdram_rw|addr_i_r[2]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; debounce:Inst_debounce_reset|c[17]              ; debounce:Inst_debounce_reset|c[17]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; debounce:Inst_debounce_reset|c[15]              ; debounce:Inst_debounce_reset|c[15]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; debounce:Inst_debounce_reset|c[1]               ; debounce:Inst_debounce_reset|c[1]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; debounce:Inst_debounce_resend|c[13]             ; debounce:Inst_debounce_resend|c[13]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; sdram_rw:Inst_sdram_rw|rw_cntr[8]               ; sdram_rw:Inst_sdram_rw|rw_cntr[8]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; sdram_rw:Inst_sdram_rw|rw_cntr[14]              ; sdram_rw:Inst_sdram_rw|rw_cntr[14]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; debounce:Inst_debounce_reset|c[13]              ; debounce:Inst_debounce_reset|c[13]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; debounce:Inst_debounce_resend|c[2]              ; debounce:Inst_debounce_resend|c[2]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; VGA:Inst_VGA|Hcnt[2]                            ; VGA:Inst_VGA|Hcnt[2]                                                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; sdram_rw:Inst_sdram_rw|rw_cntr[4]               ; sdram_rw:Inst_sdram_rw|rw_cntr[4]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; sdram_rw:Inst_sdram_rw|rw_cntr[10]              ; sdram_rw:Inst_sdram_rw|rw_cntr[10]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; debounce:Inst_debounce_reset|c[2]               ; debounce:Inst_debounce_reset|c[2]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; debounce:Inst_debounce_resend|c[23]             ; debounce:Inst_debounce_resend|c[23]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; debounce:Inst_debounce_resend|c[18]             ; debounce:Inst_debounce_resend|c[18]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; debounce:Inst_debounce_resend|c[12]             ; debounce:Inst_debounce_resend|c[12]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; debounce:Inst_debounce_resend|c[10]             ; debounce:Inst_debounce_resend|c[10]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; debounce:Inst_debounce_resend|c[5]              ; debounce:Inst_debounce_resend|c[5]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; debounce:Inst_debounce_resend|c[3]              ; debounce:Inst_debounce_resend|c[3]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; VGA:Inst_VGA|Hcnt[1]                            ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; sdram_rw:Inst_sdram_rw|rw_cntr[2]               ; sdram_rw:Inst_sdram_rw|rw_cntr[2]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; sdram_rw:Inst_sdram_rw|rw_cntr[12]              ; sdram_rw:Inst_sdram_rw|rw_cntr[12]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; sdram_rw:Inst_sdram_rw|rw_cntr[15]              ; sdram_rw:Inst_sdram_rw|rw_cntr[15]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; debounce:Inst_debounce_reset|c[23]              ; debounce:Inst_debounce_reset|c[23]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; debounce:Inst_debounce_reset|c[18]              ; debounce:Inst_debounce_reset|c[18]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; debounce:Inst_debounce_reset|c[12]              ; debounce:Inst_debounce_reset|c[12]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; debounce:Inst_debounce_reset|c[10]              ; debounce:Inst_debounce_reset|c[10]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; debounce:Inst_debounce_reset|c[5]               ; debounce:Inst_debounce_reset|c[5]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; debounce:Inst_debounce_reset|c[3]               ; debounce:Inst_debounce_reset|c[3]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; debounce:Inst_debounce_resend|c[19]             ; debounce:Inst_debounce_resend|c[19]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; debounce:Inst_debounce_resend|c[14]             ; debounce:Inst_debounce_resend|c[14]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; debounce:Inst_debounce_resend|c[8]              ; debounce:Inst_debounce_resend|c[8]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; debounce:Inst_debounce_reset|c[19]              ; debounce:Inst_debounce_reset|c[19]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; debounce:Inst_debounce_reset|c[14]              ; debounce:Inst_debounce_reset|c[14]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; debounce:Inst_debounce_reset|c[8]               ; debounce:Inst_debounce_reset|c[8]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; debounce:Inst_debounce_resend|c[21]             ; debounce:Inst_debounce_resend|c[21]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; debounce:Inst_debounce_resend|c[16]             ; debounce:Inst_debounce_resend|c[16]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; debounce:Inst_debounce_resend|c[4]              ; debounce:Inst_debounce_resend|c[4]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; sdram_rw:Inst_sdram_rw|rw_cntr[13]              ; sdram_rw:Inst_sdram_rw|rw_cntr[13]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.836      ;
; 0.592 ; debounce:Inst_debounce_reset|c[21]              ; debounce:Inst_debounce_reset|c[21]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; debounce:Inst_debounce_reset|c[16]              ; debounce:Inst_debounce_reset|c[16]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; debounce:Inst_debounce_reset|c[4]               ; debounce:Inst_debounce_reset|c[4]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; VGA:Inst_VGA|Vcnt[7]                            ; VGA:Inst_VGA|Vcnt[7]                                                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; sdram_rw:Inst_sdram_rw|rw_cntr[11]              ; sdram_rw:Inst_sdram_rw|rw_cntr[11]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.837      ;
; 0.593 ; sdram_rw:Inst_sdram_rw|rw_cntr[16]              ; sdram_rw:Inst_sdram_rw|rw_cntr[16]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.837      ;
; 0.593 ; debounce:Inst_debounce_resend|c[20]             ; debounce:Inst_debounce_resend|c[20]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.836      ;
; 0.594 ; debounce:Inst_debounce_reset|c[20]              ; debounce:Inst_debounce_reset|c[20]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.836      ;
; 0.596 ; VGA:Inst_VGA|Vcnt[5]                            ; VGA:Inst_VGA|Vcnt[5]                                                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.839      ;
; 0.597 ; sdram_rw:Inst_sdram_rw|rw_cntr[7]               ; sdram_rw:Inst_sdram_rw|rw_cntr[7]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[7]           ; sdram_rw:Inst_sdram_rw|addr_buf1_r[7]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.841      ;
; 0.598 ; sdram_rw:Inst_sdram_rw|addr_i_r[10]             ; sdram_rw:Inst_sdram_rw|addr_i_r[10]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[7]           ; sdram_rw:Inst_sdram_rw|addr_buf2_r[7]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[3]           ; sdram_rw:Inst_sdram_rw|addr_buf1_r[3]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Address_Generator:Inst_Address_Generator|val[5] ; Address_Generator:Inst_Address_Generator|val[5]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; VGA:Inst_VGA|Vcnt[6]                            ; VGA:Inst_VGA|Vcnt[6]                                                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; rdaddress_buf_1[6]                              ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.436      ; 1.256      ;
; 0.599 ; sdram_rw:Inst_sdram_rw|addr_i_r[16]             ; sdram_rw:Inst_sdram_rw|addr_i_r[16]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[11]          ; sdram_rw:Inst_sdram_rw|addr_buf2_r[11]                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[5]           ; sdram_rw:Inst_sdram_rw|addr_buf2_r[5]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.842      ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                                              ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.360 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.389      ; 0.950      ;
; 0.364 ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; ov7670_controller:Inst_ov7670_controller|sys_clk                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.389      ; 0.954      ;
; 0.367 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.389      ; 0.957      ;
; 0.370 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.389      ; 0.960      ;
; 0.370 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.389      ; 0.960      ;
; 0.373 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.389      ; 0.963      ;
; 0.374 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.389      ; 0.964      ;
; 0.395 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.643      ;
; 0.402 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.647      ;
; 0.406 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.389      ; 0.996      ;
; 0.410 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.653      ;
; 0.411 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.654      ;
; 0.427 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.670      ;
; 0.450 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.693      ;
; 0.507 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.749      ;
; 0.508 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.751      ;
; 0.511 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.753      ;
; 0.511 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.753      ;
; 0.563 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.804      ;
; 0.569 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.813      ;
; 0.582 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.825      ;
; 0.583 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.826      ;
; 0.584 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.827      ;
; 0.587 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.831      ;
; 0.599 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.844      ;
; 0.604 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.849      ;
; 0.619 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.862      ;
; 0.696 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.942      ;
; 0.707 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.950      ;
; 0.735 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.976      ;
; 0.773 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.015      ;
; 0.779 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.022      ;
; 0.795 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.038      ;
; 0.885 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.129      ;
; 0.889 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.132      ;
; 0.891 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.136      ;
; 0.894 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.137      ;
; 0.900 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.143      ;
; 0.903 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.147      ;
; 0.921 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.165      ;
; 0.921 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.163      ;
; 0.932 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.174      ;
; 0.981 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.226      ;
; 0.984 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.227      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov7670_pclk                                                      ; -2.606 ; -1172.074     ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; -1.288 ; -1.288        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 5.197  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 16.381 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.151 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.155 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
; ov7670_pclk                                                      ; 0.201 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov7670_pclk                                                      ; -3.000 ; -802.218      ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.779  ; 0.000         ;
; clk_50                                                           ; 9.574  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.753  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 19.750 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ov7670_pclk'                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.606 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.204     ; 3.431      ;
; -2.606 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.204     ; 3.431      ;
; -2.604 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.201     ; 3.432      ;
; -2.578 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.195     ; 3.412      ;
; -2.578 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.195     ; 3.412      ;
; -2.576 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.192     ; 3.413      ;
; -2.495 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.182      ; 3.706      ;
; -2.495 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.182      ; 3.706      ;
; -2.493 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.185      ; 3.707      ;
; -2.484 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.204     ; 3.309      ;
; -2.484 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.204     ; 3.309      ;
; -2.482 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.201     ; 3.310      ;
; -2.456 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.195     ; 3.290      ;
; -2.456 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.195     ; 3.290      ;
; -2.454 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.192     ; 3.291      ;
; -2.453 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.200      ; 3.682      ;
; -2.453 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.200      ; 3.682      ;
; -2.451 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.203      ; 3.683      ;
; -2.423 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.094     ; 3.358      ;
; -2.423 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.094     ; 3.358      ;
; -2.421 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.091     ; 3.359      ;
; -2.413 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.123      ; 3.565      ;
; -2.413 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.123      ; 3.565      ;
; -2.411 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.126      ; 3.566      ;
; -2.373 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.182      ; 3.584      ;
; -2.373 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.182      ; 3.584      ;
; -2.371 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.185      ; 3.585      ;
; -2.360 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a41~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.698      ; 4.087      ;
; -2.331 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.200      ; 3.560      ;
; -2.331 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.200      ; 3.560      ;
; -2.329 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.203      ; 3.561      ;
; -2.301 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.094     ; 3.236      ;
; -2.301 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.094     ; 3.236      ;
; -2.299 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.091     ; 3.237      ;
; -2.298 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a41~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.698      ; 4.025      ;
; -2.297 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.545      ; 3.871      ;
; -2.297 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.545      ; 3.871      ;
; -2.296 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a41~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.701      ; 4.026      ;
; -2.295 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.548      ; 3.872      ;
; -2.291 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.123      ; 3.443      ;
; -2.291 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.123      ; 3.443      ;
; -2.289 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.126      ; 3.444      ;
; -2.281 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.643      ; 3.953      ;
; -2.278 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a47~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.632      ; 3.939      ;
; -2.272 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.067      ; 3.368      ;
; -2.270 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.227      ; 3.526      ;
; -2.270 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.227      ; 3.526      ;
; -2.268 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.230      ; 3.527      ;
; -2.265 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.130      ; 3.424      ;
; -2.265 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.130      ; 3.424      ;
; -2.263 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.133      ; 3.425      ;
; -2.259 ; ov7670_capture:Inst_ov7670_capture|address[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.204     ; 3.084      ;
; -2.259 ; ov7670_capture:Inst_ov7670_capture|address[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.204     ; 3.084      ;
; -2.258 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a50~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.582      ; 3.869      ;
; -2.258 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.227      ; 3.514      ;
; -2.258 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.227      ; 3.514      ;
; -2.257 ; ov7670_capture:Inst_ov7670_capture|address[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.201     ; 3.085      ;
; -2.256 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.230      ; 3.515      ;
; -2.255 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.397      ; 3.681      ;
; -2.255 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.397      ; 3.681      ;
; -2.253 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.400      ; 3.682      ;
; -2.253 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.177     ; 3.105      ;
; -2.253 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.177     ; 3.105      ;
; -2.253 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.130      ; 3.412      ;
; -2.253 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.130      ; 3.412      ;
; -2.251 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.174     ; 3.106      ;
; -2.251 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.133      ; 3.413      ;
; -2.246 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a50~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.582      ; 3.857      ;
; -2.239 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.443      ; 3.711      ;
; -2.239 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.443      ; 3.711      ;
; -2.238 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a41~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.698      ; 3.965      ;
; -2.237 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.446      ; 3.712      ;
; -2.231 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.537      ; 3.797      ;
; -2.231 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.537      ; 3.797      ;
; -2.231 ; ov7670_capture:Inst_ov7670_capture|address[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.195     ; 3.065      ;
; -2.231 ; ov7670_capture:Inst_ov7670_capture|address[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.195     ; 3.065      ;
; -2.230 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.686      ; 3.945      ;
; -2.229 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.540      ; 3.798      ;
; -2.229 ; ov7670_capture:Inst_ov7670_capture|address[14] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.192     ; 3.066      ;
; -2.226 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.578      ; 3.833      ;
; -2.226 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.578      ; 3.833      ;
; -2.225 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.643      ; 3.897      ;
; -2.224 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a87~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.581      ; 3.834      ;
; -2.223 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~porta_datain_reg0     ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.646      ; 3.898      ;
; -2.218 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.686      ; 3.933      ;
; -2.215 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.716      ; 3.960      ;
; -2.215 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.716      ; 3.960      ;
; -2.213 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.719      ; 3.961      ;
; -2.201 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.462      ; 3.692      ;
; -2.201 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.462      ; 3.692      ;
; -2.199 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.164      ; 3.392      ;
; -2.199 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.465      ; 3.693      ;
; -2.199 ; ov7670_capture:Inst_ov7670_capture|address[16] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.067      ; 3.295      ;
; -2.198 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.130      ; 3.357      ;
; -2.195 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~porta_we_reg          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.716      ; 3.940      ;
; -2.194 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.686      ; 3.909      ;
; -2.193 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.222      ; 3.444      ;
; -2.193 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.222      ; 3.444      ;
; -2.192 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~porta_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.689      ; 3.910      ;
; -2.192 ; ov7670_capture:Inst_ov7670_capture|address[13] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~porta_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.447      ; 3.668      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node         ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.288 ; ov7670_capture:Inst_ov7670_capture|we_reg                                                                                                                              ; wren_buf_1      ; ov7670_pclk                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.731     ; 0.484      ;
; 4.614  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 5.308      ;
; 4.677  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~portb_address_reg0    ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.228      ;
; 4.819  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a59~portb_address_reg0    ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.078      ;
; 4.857  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 5.062      ;
; 4.889  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~portb_address_reg0    ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.026      ;
; 4.902  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.012      ;
; 4.985  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a9~portb_address_reg0  ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 4.982      ;
; 5.007  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~portb_address_reg0 ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.925      ;
; 5.008  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.896      ;
; 5.015  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.889      ;
; 5.037  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a56~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 4.885      ;
; 5.074  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~portb_address_reg0    ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.845      ;
; 5.090  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.822      ;
; 5.109  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~portb_address_reg0    ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.798      ;
; 5.109  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~portb_address_reg0 ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.825      ;
; 5.114  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0    ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.811      ;
; 5.127  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~portb_address_reg0    ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.805      ;
; 5.129  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.774      ;
; 5.138  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0 ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.809      ;
; 5.172  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 4.750      ;
; 5.175  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.737      ;
; 5.186  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a0~portb_address_reg0  ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.295     ; 4.506      ;
; 5.204  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a45~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 4.717      ;
; 5.209  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.695      ;
; 5.214  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~portb_address_reg0 ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.722      ;
; 5.221  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.702      ;
; 5.230  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a41~portb_address_reg0    ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.013     ; 4.744      ;
; 5.245  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0 ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.272     ; 4.470      ;
; 5.277  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a69~portb_address_reg0 ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 4.638      ;
; 5.280  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a54~portb_address_reg0 ; data_to_rgb[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.603      ;
; 5.284  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; data_to_rgb[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.622      ;
; 5.286  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a58~portb_address_reg0    ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.626      ;
; 5.290  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~portb_address_reg0 ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.662      ;
; 5.306  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~portb_address_reg0 ; data_to_rgb[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.276     ; 4.405      ;
; 5.306  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a19~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.577      ;
; 5.307  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0 ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.628      ;
; 5.318  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0 ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 4.619      ;
; 5.324  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.616      ;
; 5.327  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0 ; data_to_rgb[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.614      ;
; 5.333  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a25~portb_address_reg0    ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 4.615      ;
; 5.335  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.260     ; 4.392      ;
; 5.338  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~portb_address_reg0  ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.013     ; 4.636      ;
; 5.340  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 4.625      ;
; 5.345  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0 ; data_to_rgb[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.563      ;
; 5.348  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.526      ;
; 5.365  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a53~portb_address_reg0    ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.551      ;
; 5.400  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.556      ;
; 5.402  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a47~portb_address_reg0    ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 4.537      ;
; 5.409  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0 ; data_to_rgb[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.517      ;
; 5.410  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.291     ; 4.286      ;
; 5.412  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a11~portb_address_reg0    ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.520      ;
; 5.416  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0  ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 4.505      ;
; 5.431  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~portb_address_reg0    ; data_to_rgb[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.455      ;
; 5.441  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 4.525      ;
; 5.446  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~portb_address_reg0 ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.500      ;
; 5.447  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.300     ; 4.240      ;
; 5.448  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a85~portb_address_reg0 ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 4.491      ;
; 5.455  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a65~portb_address_reg0    ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 4.526      ;
; 5.470  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a65~portb_address_reg0 ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.483      ;
; 5.472  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~portb_address_reg0 ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.016     ; 4.499      ;
; 5.475  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; data_to_rgb[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.430      ;
; 5.479  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 4.479      ;
; 5.479  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~portb_address_reg0    ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.419      ;
; 5.482  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.301     ; 4.204      ;
; 5.483  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 4.247      ;
; 5.495  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a27~portb_address_reg0    ; data_to_rgb[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.259     ; 4.233      ;
; 5.500  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0 ; data_to_rgb[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 4.389      ;
; 5.501  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a18~portb_address_reg0    ; data_to_rgb[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.395      ;
; 5.519  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a23~portb_address_reg0    ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.410      ;
; 5.520  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a71~portb_address_reg0 ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.397      ;
; 5.520  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~portb_address_reg0     ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 4.439      ;
; 5.522  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; data_to_rgb[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.381      ;
; 5.523  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a20~portb_address_reg0 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.390      ;
; 5.523  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a48~portb_address_reg0 ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.268     ; 4.196      ;
; 5.524  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a25~portb_address_reg0 ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.420      ;
; 5.528  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a77~portb_address_reg0 ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.414      ;
; 5.530  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.271     ; 4.186      ;
; 5.537  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a37~portb_address_reg0    ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 4.390      ;
; 5.546  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0    ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.270     ; 4.171      ;
; 5.548  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~portb_address_reg0 ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 4.187      ;
; 5.554  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0 ; data_to_rgb[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 4.367      ;
; 5.563  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~portb_address_reg0  ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 4.367      ;
; 5.564  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[0]                 ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.075      ; 4.498      ;
; 5.572  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a15~portb_address_reg0    ; data_to_rgb[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.262     ; 4.153      ;
; 5.573  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0 ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.295     ; 4.119      ;
; 5.579  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a47~portb_address_reg0 ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 4.352      ;
; 5.586  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~portb_address_reg0 ; data_to_rgb[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.350      ;
; 5.586  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a73~portb_address_reg0 ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.343      ;
; 5.593  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a53~portb_address_reg0 ; data_to_rgb[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.347      ;
; 5.594  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a21~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 4.370      ;
; 5.599  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.297      ;
; 5.599  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0     ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.326      ;
; 5.600  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a50~portb_address_reg0 ; data_to_rgb[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.261     ; 4.126      ;
; 5.608  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a55~portb_address_reg0 ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.324      ;
; 5.615  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0    ; data_to_rgb[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.297      ;
; 5.621  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~portb_address_reg0    ; data_to_rgb[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.009     ; 4.357      ;
; 5.626  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0    ; data_to_rgb[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 4.322      ;
; 5.632  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a57~portb_address_reg0    ; data_to_rgb[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.001     ; 4.354      ;
; 5.634  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~portb_address_reg0 ; data_to_rgb[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.246     ; 4.107      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                      ;
+-------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                                                                                                                                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 5.197 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a86~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.031      ; 4.843      ;
; 5.270 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.038      ; 4.777      ;
; 5.286 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.018      ; 4.741      ;
; 5.290 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.038      ; 4.757      ;
; 5.305 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a55~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.011      ; 4.715      ;
; 5.307 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.026      ; 4.728      ;
; 5.309 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.018     ; 4.682      ;
; 5.313 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a81~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.005     ; 4.691      ;
; 5.320 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a44~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.023      ; 4.712      ;
; 5.321 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a93~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.001      ; 4.689      ;
; 5.345 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.046      ; 4.710      ;
; 5.346 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.022      ; 4.685      ;
; 5.346 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.038      ; 4.701      ;
; 5.362 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.046      ; 4.693      ;
; 5.362 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.046      ; 4.693      ;
; 5.363 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a29~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.019      ; 4.665      ;
; 5.370 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a50~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.020      ; 4.659      ;
; 5.370 ; rdaddress_buf_1[0]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.016      ; 4.655      ;
; 5.377 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a95~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.015      ; 4.647      ;
; 5.402 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.045      ; 4.652      ;
; 5.407 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.045      ; 4.647      ;
; 5.410 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.032      ; 4.631      ;
; 5.413 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a77~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.017      ; 4.613      ;
; 5.413 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.043      ; 4.639      ;
; 5.415 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.036      ; 4.630      ;
; 5.416 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.017      ; 4.610      ;
; 5.421 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.045      ; 4.633      ;
; 5.422 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.019      ; 4.606      ;
; 5.424 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.015      ; 4.600      ;
; 5.432 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.016      ; 4.593      ;
; 5.434 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.043      ; 4.618      ;
; 5.435 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.004      ; 4.578      ;
; 5.442 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.010      ; 4.577      ;
; 5.448 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.045      ; 4.606      ;
; 5.449 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.023     ; 4.537      ;
; 5.453 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.017      ; 4.573      ;
; 5.456 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.015      ; 4.568      ;
; 5.459 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.019      ; 4.569      ;
; 5.466 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a70~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.015     ; 4.528      ;
; 5.468 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.023      ; 4.564      ;
; 5.468 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.022      ; 4.563      ;
; 5.471 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.018     ; 4.520      ;
; 5.472 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.015     ; 4.522      ;
; 5.475 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.015      ; 4.549      ;
; 5.477 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.024      ; 4.556      ;
; 5.479 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.009      ; 4.539      ;
; 5.479 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.046      ; 4.576      ;
; 5.479 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.045      ; 4.575      ;
; 5.480 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a36~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.003      ; 4.532      ;
; 5.480 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.002     ; 4.527      ;
; 5.480 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a91~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.002     ; 4.527      ;
; 5.486 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.023     ; 4.500      ;
; 5.493 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.004      ; 4.520      ;
; 5.497 ; rdaddress_buf_2[11] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.012     ; 4.500      ;
; 5.500 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.032      ; 4.541      ;
; 5.501 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a43~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.015      ; 4.523      ;
; 5.501 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.045      ; 4.553      ;
; 5.501 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.010      ; 4.518      ;
; 5.507 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.002     ; 4.500      ;
; 5.514 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a31~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.019      ; 4.514      ;
; 5.514 ; rdaddress_buf_1[5]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a90~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.016     ; 4.479      ;
; 5.514 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a8~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.026      ; 4.521      ;
; 5.516 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.020      ; 4.513      ;
; 5.518 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.010      ; 4.501      ;
; 5.522 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.006      ; 4.493      ;
; 5.527 ; rdaddress_buf_2[1]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.014      ; 4.496      ;
; 5.536 ; rdaddress_buf_1[0]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a64~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.010      ; 4.483      ;
; 5.536 ; rdaddress_buf_1[0]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.001      ; 4.474      ;
; 5.536 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a68~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.032      ; 4.505      ;
; 5.546 ; rdaddress_buf_1[0]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.006      ; 4.469      ;
; 5.546 ; rdaddress_buf_1[7]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a80~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.038      ; 4.501      ;
; 5.546 ; rdaddress_buf_1[0]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.004     ; 4.459      ;
; 5.549 ; rdaddress_buf_1[1]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.043      ; 4.503      ;
; 5.553 ; rdaddress_buf_2[9]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a72~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.021      ; 4.477      ;
; 5.554 ; rdaddress_buf_2[8]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a28~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.009      ; 4.464      ;
; 5.558 ; rdaddress_buf_2[8]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.014      ; 4.465      ;
; 5.558 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.043      ; 4.494      ;
; 5.560 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.038      ; 4.487      ;
; 5.565 ; rdaddress_buf_2[9]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a62~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.027      ; 4.471      ;
; 5.570 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a42~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.041      ; 4.480      ;
; 5.572 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a89~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.023     ; 4.414      ;
; 5.580 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.045      ; 4.474      ;
; 5.581 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.042      ; 4.470      ;
; 5.582 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.016     ; 4.411      ;
; 5.584 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a22~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.009      ; 4.434      ;
; 5.593 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.038      ; 4.454      ;
; 5.594 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.004     ; 4.411      ;
; 5.595 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a4~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.012      ; 4.426      ;
; 5.595 ; rdaddress_buf_2[0]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a16~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.005      ; 4.419      ;
; 5.605 ; rdaddress_buf_1[7]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a82~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.038      ; 4.442      ;
; 5.605 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.001      ; 4.405      ;
; 5.606 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a66~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.002     ; 4.401      ;
; 5.606 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.041      ; 4.444      ;
; 5.607 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a78~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.023      ; 4.425      ;
; 5.612 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a76~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.041      ; 4.438      ;
; 5.613 ; rdaddress_buf_1[6]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a61~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.004      ; 4.400      ;
; 5.616 ; rdaddress_buf_1[3]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a52~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.042      ; 4.435      ;
; 5.616 ; rdaddress_buf_1[4]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a32~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.029      ; 4.422      ;
; 5.617 ; rdaddress_buf_1[15] ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a79~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.010      ; 4.402      ;
; 5.618 ; rdaddress_buf_2[10] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; 0.038      ; 4.429      ;
+-------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                            ; To Node                                                                                    ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 16.381 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.377      ;
; 16.381 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.377      ;
; 16.381 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.377      ;
; 16.381 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.377      ;
; 16.381 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.377      ;
; 16.381 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.377      ;
; 16.381 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.377      ;
; 16.381 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.377      ;
; 16.381 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.377      ;
; 16.381 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.377      ;
; 16.381 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.377      ;
; 16.381 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.377      ;
; 16.381 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.377      ;
; 16.381 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.377      ;
; 16.381 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.377      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.367      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.367      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.367      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.367      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.367      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.367      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.367      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.367      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.367      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.367      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.367      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.367      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.367      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.367      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 3.368      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 3.368      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 3.368      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 3.368      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 3.368      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 3.368      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 3.368      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 3.368      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 3.368      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 3.368      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 3.368      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 3.368      ;
; 16.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.367      ;
; 16.394 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.363      ;
; 16.394 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.363      ;
; 16.394 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.363      ;
; 16.394 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.363      ;
; 16.394 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.363      ;
; 16.394 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.363      ;
; 16.394 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.363      ;
; 16.394 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.363      ;
; 16.394 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.363      ;
; 16.394 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.363      ;
; 16.400 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.354      ;
; 16.537 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.217      ;
; 16.537 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.217      ;
; 16.537 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.217      ;
; 16.537 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.217      ;
; 16.537 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.217      ;
; 16.537 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.217      ;
; 16.537 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 3.217      ;
; 16.648 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.107      ;
; 16.648 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.107      ;
; 16.652 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.103      ;
; 16.653 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.102      ;
; 16.653 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.102      ;
; 16.654 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.101      ;
; 16.733 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 3.022      ;
; 16.774 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 2.982      ;
; 16.831 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 2.925      ;
; 17.132 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 2.624      ;
; 17.282 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.594      ;
; 17.282 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.594      ;
; 17.282 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.594      ;
; 17.282 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.594      ;
; 17.282 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.594      ;
; 17.282 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.594      ;
; 17.282 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.594      ;
; 17.282 ; debounce:Inst_debounce_resend|o                                                                                                                                      ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.594      ;
; 17.908 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.038      ;
; 17.908 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.038      ;
; 17.908 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.038      ;
; 17.908 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.038      ;
; 17.908 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.038      ;
; 17.908 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.038      ;
; 17.908 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.038      ;
; 17.908 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.038      ;
; 17.908 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.038      ;
; 17.908 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.038      ;
; 17.908 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.038      ;
; 17.908 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.038      ;
; 17.908 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.038      ;
; 17.908 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.038      ;
; 17.908 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.038      ;
; 17.909 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.037      ;
; 17.909 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.037      ;
; 17.909 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.037      ;
; 17.909 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.037      ;
; 17.909 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.037      ;
; 17.909 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.037      ;
; 17.909 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.037      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                                              ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.151 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.478      ;
; 0.154 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.481      ;
; 0.158 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.485      ;
; 0.159 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.486      ;
; 0.160 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.487      ;
; 0.160 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.487      ;
; 0.162 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.489      ;
; 0.173 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.500      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; ov7670_controller:Inst_ov7670_controller|sys_clk                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.195 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.320      ;
; 0.198 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.323      ;
; 0.198 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.323      ;
; 0.200 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.325      ;
; 0.207 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.332      ;
; 0.219 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.344      ;
; 0.248 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.374      ;
; 0.251 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.376      ;
; 0.251 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.376      ;
; 0.265 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.391      ;
; 0.284 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.406      ;
; 0.289 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.419      ;
; 0.297 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.422      ;
; 0.300 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.428      ;
; 0.307 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.432      ;
; 0.326 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.454      ;
; 0.329 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.455      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.478      ;
; 0.371 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.495      ;
; 0.378 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.504      ;
; 0.378 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.503      ;
; 0.449 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.575      ;
; 0.459 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.588      ;
; 0.464 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.589      ;
; 0.466 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.592      ;
; 0.472 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.596      ;
; 0.485 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.612      ;
; 0.500 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.623      ;
; 0.500 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.623      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.155 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[10] ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.229      ; 0.488      ;
; 0.169 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[8]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.229      ; 0.502      ;
; 0.177 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[7]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.229      ; 0.510      ;
; 0.181 ; sdram_rw:Inst_sdram_rw|led_done_r      ; sdram_rw:Inst_sdram_rw|led_done_r                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_rw:Inst_sdram_rw|we_i_r          ; sdram_rw:Inst_sdram_rw|we_i_r                                                                                                                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_rw:Inst_sdram_rw|cyc_i_r         ; sdram_rw:Inst_sdram_rw|cyc_i_r                                                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_rw:Inst_sdram_rw|we_buf2_r       ; sdram_rw:Inst_sdram_rw|we_buf2_r                                                                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA:Inst_VGA|activeArea                ; VGA:Inst_VGA|activeArea                                                                                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.191 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[9]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.229      ; 0.524      ;
; 0.196 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[2]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.229      ; 0.529      ;
; 0.196 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[6]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~porta_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.229      ; 0.529      ;
; 0.198 ; sdram_rw:Inst_sdram_rw|addr_buf2_r[7]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.230      ; 0.532      ;
; 0.220 ; sdram_rw:Inst_sdram_rw|state[3]        ; sdram_rw:Inst_sdram_rw|led_done_r                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.346      ;
; 0.241 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[8]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.367      ;
; 0.242 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[3]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.368      ;
; 0.244 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[2]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.370      ;
; 0.244 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[5]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.370      ;
; 0.246 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[1]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.372      ;
; 0.246 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[0]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.372      ;
; 0.246 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[4]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.372      ;
; 0.247 ; sdram_rw:Inst_sdram_rw|dout_buf2_r[5]  ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.232      ; 0.583      ;
; 0.247 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[11]                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[10]                                                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[9]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[7]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; sdram_rw:Inst_sdram_rw|state[1]        ; sdram_rw:Inst_sdram_rw|dout_buf2_r[6]                                                                                                                                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.374      ;
; 0.258 ; rdaddress_buf_1[6]                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.255      ; 0.637      ;
; 0.259 ; rdaddress_buf_2[2]                     ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a77~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.246      ; 0.629      ;
; 0.259 ; rdaddress_buf_2[12]                    ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a46~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.253      ; 0.636      ;
; 0.262 ; rdaddress_buf_2[5]                     ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.251      ; 0.637      ;
; 0.263 ; rdaddress_buf_2[12]                    ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a17~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.252      ; 0.639      ;
; 0.267 ; rdaddress_buf_1[6]                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a75~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.255      ; 0.646      ;
; 0.272 ; rdaddress_buf_1[10]                    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a74~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.255      ; 0.651      ;
; 0.274 ; rdaddress_buf_1[11]                    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.255      ; 0.653      ;
; 0.280 ; rdaddress_buf_1[6]                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a74~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.255      ; 0.659      ;
; 0.281 ; rdaddress_buf_1[0]                     ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a12~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.255      ; 0.660      ;
; 0.284 ; rdaddress_buf_2[12]                    ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~portb_address_reg0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.251      ; 0.659      ;
; 0.286 ; rdaddress_buf_2[12]                    ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~portb_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.250      ; 0.660      ;
; 0.290 ; sdram_rw:Inst_sdram_rw|addr_i_r[12]    ; sdram_rw:Inst_sdram_rw|addr_i_r[12]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.416      ;
; 0.291 ; sdram_rw:Inst_sdram_rw|rw_cntr[5]      ; sdram_rw:Inst_sdram_rw|rw_cntr[5]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; debounce:Inst_debounce_reset|c[11]     ; debounce:Inst_debounce_reset|c[11]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; debounce:Inst_debounce_resend|c[11]    ; debounce:Inst_debounce_resend|c[11]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; VGA:Inst_VGA|Vcnt[9]                   ; VGA:Inst_VGA|Vsync                                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; sdram_rw:Inst_sdram_rw|addr_i_r[8]     ; sdram_rw:Inst_sdram_rw|addr_i_r[8]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; sdram_rw:Inst_sdram_rw|rw_cntr[3]      ; sdram_rw:Inst_sdram_rw|rw_cntr[3]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; sdram_rw:Inst_sdram_rw|rw_cntr[8]      ; sdram_rw:Inst_sdram_rw|rw_cntr[8]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; sdram_rw:Inst_sdram_rw|rw_cntr[9]      ; sdram_rw:Inst_sdram_rw|rw_cntr[9]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; debounce:Inst_debounce_reset|c[9]      ; debounce:Inst_debounce_reset|c[9]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; debounce:Inst_debounce_resend|c[13]    ; debounce:Inst_debounce_resend|c[13]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; debounce:Inst_debounce_resend|c[9]     ; debounce:Inst_debounce_resend|c[9]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; rdaddress_buf_1[10]                    ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a75~portb_address_reg0    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.255      ; 0.672      ;
; 0.293 ; sdram_rw:Inst_sdram_rw|addr_i_r[2]     ; sdram_rw:Inst_sdram_rw|addr_i_r[2]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; sdram_rw:Inst_sdram_rw|rw_cntr[2]      ; sdram_rw:Inst_sdram_rw|rw_cntr[2]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; debounce:Inst_debounce_reset|c[13]     ; debounce:Inst_debounce_reset|c[13]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; debounce:Inst_debounce_reset|c[7]      ; debounce:Inst_debounce_reset|c[7]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; debounce:Inst_debounce_reset|c[1]      ; debounce:Inst_debounce_reset|c[1]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; debounce:Inst_debounce_resend|c[17]    ; debounce:Inst_debounce_resend|c[17]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; debounce:Inst_debounce_resend|c[15]    ; debounce:Inst_debounce_resend|c[15]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; debounce:Inst_debounce_resend|c[12]    ; debounce:Inst_debounce_resend|c[12]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; debounce:Inst_debounce_resend|c[7]     ; debounce:Inst_debounce_resend|c[7]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; debounce:Inst_debounce_resend|c[1]     ; debounce:Inst_debounce_resend|c[1]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; VGA:Inst_VGA|Hcnt[2]                   ; VGA:Inst_VGA|Hcnt[2]                                                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; VGA:Inst_VGA|Hcnt[1]                   ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; rdaddress_buf_2[5]                     ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a5~portb_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.250      ; 0.668      ;
; 0.294 ; sdram_rw:Inst_sdram_rw|rw_cntr[4]      ; sdram_rw:Inst_sdram_rw|rw_cntr[4]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; sdram_rw:Inst_sdram_rw|rw_cntr[10]     ; sdram_rw:Inst_sdram_rw|rw_cntr[10]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; sdram_rw:Inst_sdram_rw|rw_cntr[15]     ; sdram_rw:Inst_sdram_rw|rw_cntr[15]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; sdram_rw:Inst_sdram_rw|rw_cntr[14]     ; sdram_rw:Inst_sdram_rw|rw_cntr[14]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; debounce:Inst_debounce_reset|c[17]     ; debounce:Inst_debounce_reset|c[17]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; debounce:Inst_debounce_reset|c[15]     ; debounce:Inst_debounce_reset|c[15]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; debounce:Inst_debounce_reset|c[12]     ; debounce:Inst_debounce_reset|c[12]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; debounce:Inst_debounce_reset|c[10]     ; debounce:Inst_debounce_reset|c[10]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_reset|c[8]      ; debounce:Inst_debounce_reset|c[8]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_reset|c[5]      ; debounce:Inst_debounce_reset|c[5]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_reset|c[4]      ; debounce:Inst_debounce_reset|c[4]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_reset|c[3]      ; debounce:Inst_debounce_reset|c[3]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_reset|c[2]      ; debounce:Inst_debounce_reset|c[2]                                                                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[23]    ; debounce:Inst_debounce_resend|c[23]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[19]    ; debounce:Inst_debounce_resend|c[19]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[10]    ; debounce:Inst_debounce_resend|c[10]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[8]     ; debounce:Inst_debounce_resend|c[8]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[5]     ; debounce:Inst_debounce_resend|c[5]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[4]     ; debounce:Inst_debounce_resend|c[4]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[3]     ; debounce:Inst_debounce_resend|c[3]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[2]     ; debounce:Inst_debounce_resend|c[2]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; sdram_rw:Inst_sdram_rw|rw_cntr[12]     ; sdram_rw:Inst_sdram_rw|rw_cntr[12]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.421      ;
; 0.295 ; sdram_rw:Inst_sdram_rw|rw_cntr[16]     ; sdram_rw:Inst_sdram_rw|rw_cntr[16]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.421      ;
; 0.295 ; debounce:Inst_debounce_reset|c[23]     ; debounce:Inst_debounce_reset|c[23]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; debounce:Inst_debounce_reset|c[19]     ; debounce:Inst_debounce_reset|c[19]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; debounce:Inst_debounce_resend|c[21]    ; debounce:Inst_debounce_resend|c[21]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; debounce:Inst_debounce_resend|c[20]    ; debounce:Inst_debounce_resend|c[20]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; debounce:Inst_debounce_resend|c[18]    ; debounce:Inst_debounce_resend|c[18]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; debounce:Inst_debounce_resend|c[16]    ; debounce:Inst_debounce_resend|c[16]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; debounce:Inst_debounce_resend|c[14]    ; debounce:Inst_debounce_resend|c[14]                                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; sdram_rw:Inst_sdram_rw|rw_cntr[13]     ; sdram_rw:Inst_sdram_rw|rw_cntr[13]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.422      ;
; 0.296 ; debounce:Inst_debounce_reset|c[21]     ; debounce:Inst_debounce_reset|c[21]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; debounce:Inst_debounce_reset|c[20]     ; debounce:Inst_debounce_reset|c[20]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; debounce:Inst_debounce_reset|c[18]     ; debounce:Inst_debounce_reset|c[18]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; debounce:Inst_debounce_reset|c[16]     ; debounce:Inst_debounce_reset|c[16]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; debounce:Inst_debounce_reset|c[14]     ; debounce:Inst_debounce_reset|c[14]                                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.420      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; sdram_controller:Inst_sdram_controller|ack_o_r               ; sdram_controller:Inst_sdram_controller|ack_o_r               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_controller:Inst_sdram_controller|current_state[1]      ; sdram_controller:Inst_sdram_controller|current_state[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_controller:Inst_sdram_controller|do_refresh            ; sdram_controller:Inst_sdram_controller|do_refresh            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_controller:Inst_sdram_controller|current_init_state[2] ; sdram_controller:Inst_sdram_controller|current_init_state[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_controller:Inst_sdram_controller|init_done             ; sdram_controller:Inst_sdram_controller|init_done             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_controller:Inst_sdram_controller|current_state[2]      ; sdram_controller:Inst_sdram_controller|current_state[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_controller:Inst_sdram_controller|trc_cntr[1]           ; sdram_controller:Inst_sdram_controller|trc_cntr[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sdram_controller:Inst_sdram_controller|stb_i_r               ; sdram_controller:Inst_sdram_controller|stb_i_r               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_rw:Inst_sdram_rw|addr_i_r[24]                          ; sdram_controller:Inst_sdram_controller|address_r[24]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.393      ;
; 0.186 ; sdram_rw:Inst_sdram_rw|addr_i_r[16]                          ; sdram_controller:Inst_sdram_controller|address_r[16]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.395      ;
; 0.188 ; sdram_controller:Inst_sdram_controller|current_state[0]      ; sdram_controller:Inst_sdram_controller|current_state[0]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sdram_controller:Inst_sdram_controller|trcd_cntr[0]          ; sdram_controller:Inst_sdram_controller|trcd_cntr[0]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sdram_controller:Inst_sdram_controller|current_init_state[1] ; sdram_controller:Inst_sdram_controller|current_init_state[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sdram_controller:Inst_sdram_controller|trc_cntr[0]           ; sdram_controller:Inst_sdram_controller|trc_cntr[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sdram_rw:Inst_sdram_rw|addr_i_r[23]                          ; sdram_controller:Inst_sdram_controller|address_r[23]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.399      ;
; 0.188 ; sdram_rw:Inst_sdram_rw|addr_i_r[14]                          ; sdram_controller:Inst_sdram_controller|address_r[14]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.399      ;
; 0.189 ; sdram_rw:Inst_sdram_rw|addr_i_r[18]                          ; sdram_controller:Inst_sdram_controller|address_r[18]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.400      ;
; 0.198 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[24]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[24]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.202 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[0]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.209 ; sdram_rw:Inst_sdram_rw|addr_i_r[2]                           ; sdram_controller:Inst_sdram_controller|address_r[2]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.420      ;
; 0.209 ; sdram_rw:Inst_sdram_rw|addr_i_r[1]                           ; sdram_controller:Inst_sdram_controller|address_r[1]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.420      ;
; 0.210 ; sdram_rw:Inst_sdram_rw|addr_i_r[8]                           ; sdram_controller:Inst_sdram_controller|address_r[8]          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.421      ;
; 0.211 ; sdram_rw:Inst_sdram_rw|addr_i_r[12]                          ; sdram_controller:Inst_sdram_controller|address_r[12]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.422      ;
; 0.235 ; sdram_controller:Inst_sdram_controller|current_init_state[0] ; sdram_controller:Inst_sdram_controller|dram_addr_r[10]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.361      ;
; 0.236 ; sdram_controller:Inst_sdram_controller|current_init_state[0] ; sdram_controller:Inst_sdram_controller|init_done             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.362      ;
; 0.248 ; sdram_controller:Inst_sdram_controller|address_r[24]         ; sdram_controller:Inst_sdram_controller|dram_bank_r[1]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; sdram_controller:Inst_sdram_controller|address_r[21]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[11]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; sdram_controller:Inst_sdram_controller|address_r[7]          ; sdram_controller:Inst_sdram_controller|dram_addr_r[7]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; sdram_controller:Inst_sdram_controller|address_r[23]         ; sdram_controller:Inst_sdram_controller|dram_bank_r[0]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; sdram_controller:Inst_sdram_controller|address_r[19]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[9]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; sdram_controller:Inst_sdram_controller|address_r[16]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[6]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; sdram_controller:Inst_sdram_controller|address_r[3]          ; sdram_controller:Inst_sdram_controller|dram_addr_r[3]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.251 ; Address_Generator:Inst_Address_Generator|val[12]             ; rdaddress_buf_2[12]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.461      ;
; 0.263 ; reset_sdram_interface                                        ; sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; Address_Generator:Inst_Address_Generator|val[8]              ; rdaddress_buf_2[8]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.473      ;
; 0.267 ; sdram_controller:Inst_sdram_controller|address_r[10]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[0]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.391      ;
; 0.267 ; sdram_controller:Inst_sdram_controller|trc_cntr[0]           ; sdram_controller:Inst_sdram_controller|trc_cntr[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.271 ; sdram_rw:Inst_sdram_rw|addr_i_r[17]                          ; sdram_controller:Inst_sdram_controller|address_r[17]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.480      ;
; 0.272 ; sdram_rw:Inst_sdram_rw|addr_i_r[19]                          ; sdram_controller:Inst_sdram_controller|address_r[19]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.481      ;
; 0.272 ; sdram_rw:Inst_sdram_rw|addr_i_r[13]                          ; sdram_controller:Inst_sdram_controller|address_r[13]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.481      ;
; 0.279 ; sdram_rw:Inst_sdram_rw|addr_i_r[15]                          ; sdram_controller:Inst_sdram_controller|address_r[15]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.490      ;
; 0.280 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[14]                       ; rdaddress_buf_1[14]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.491      ;
; 0.280 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[12]                       ; rdaddress_buf_1[12]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.491      ;
; 0.281 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[15]                       ; rdaddress_buf_1[15]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.492      ;
; 0.282 ; Address_Generator:Inst_Address_Generator|val[9]              ; rdaddress_buf_2[9]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.492      ;
; 0.290 ; sdram_controller:Inst_sdram_controller|address_r[22]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[12]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[16]                       ; rdaddress_buf_1[16]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.501      ;
; 0.290 ; Address_Generator:Inst_Address_Generator|val[3]              ; rdaddress_buf_1[3]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.494      ;
; 0.291 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[12]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[12]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[10]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[10]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[11]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[11]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; Address_Generator:Inst_Address_Generator|val[3]              ; rdaddress_buf_2[3]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.495      ;
; 0.292 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[14]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[14]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[18]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[18]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[1]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[1]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[2]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[2]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[9]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[9]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Address_Generator:Inst_Address_Generator|val[12]             ; rdaddress_buf_1[12]                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.502      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[13]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[13]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[15]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[15]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[16]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[16]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[17]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[17]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|init_pre_cntr[2]      ; sdram_controller:Inst_sdram_controller|init_pre_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[5]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[5]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[6]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[6]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[7]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[7]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[8]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[8]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[21]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[21]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[19]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[19]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[23]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[23]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[22]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[22]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[3]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[3]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Address_Generator:Inst_Address_Generator|val[7]              ; rdaddress_buf_1[7]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.498      ;
; 0.295 ; sdram_controller:Inst_sdram_controller|address_r[13]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[3]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Address_Generator:Inst_Address_Generator|val[7]              ; rdaddress_buf_2[7]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.499      ;
; 0.296 ; sdram_controller:Inst_sdram_controller|current_init_state[0] ; sdram_controller:Inst_sdram_controller|dram_we_n_r           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.423      ;
; 0.297 ; sdram_controller:Inst_sdram_controller|address_r[17]         ; sdram_controller:Inst_sdram_controller|dram_addr_r[7]        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.422      ;
; 0.297 ; sdram_rw:Inst_sdram_rw|addr_buf1_r[9]                        ; rdaddress_buf_1[9]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 0.508      ;
; 0.297 ; Address_Generator:Inst_Address_Generator|val[6]              ; rdaddress_buf_2[6]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.501      ;
; 0.299 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[15]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[15]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[6]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[6]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Address_Generator:Inst_Address_Generator|val[0]              ; rdaddress_buf_2[0]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.503      ;
; 0.300 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[20]     ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[20]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[4]      ; sdram_controller:Inst_sdram_controller|rfsh_int_cntr[4]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[14]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[14]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[13]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[13]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[11]   ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[11]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[8]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[8]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[5]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[5]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[4]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[4]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[3]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[3]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[2]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[2]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[1]    ; sdram_controller:Inst_sdram_controller|wait_200us_cntr[1]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Address_Generator:Inst_Address_Generator|val[0]              ; rdaddress_buf_1[0]                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.504      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ov7670_pclk'                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_capture:Inst_ov7670_capture|line[0]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_capture:Inst_ov7670_capture|line[1]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_capture:Inst_ov7670_capture|line[1]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; ov7670_capture:Inst_ov7670_capture|href_last[0] ; ov7670_capture:Inst_ov7670_capture|href_last[1]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.314      ;
; 0.206 ; ov7670_capture:Inst_ov7670_capture|d_latch[6]   ; ov7670_capture:Inst_ov7670_capture|d_latch[14]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; ov7670_capture:Inst_ov7670_capture|d_latch[5]   ; ov7670_capture:Inst_ov7670_capture|d_latch[13]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.314      ;
; 0.208 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[2]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.314      ;
; 0.218 ; ov7670_capture:Inst_ov7670_capture|d_latch[1]   ; ov7670_capture:Inst_ov7670_capture|d_latch[9]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; ov7670_capture:Inst_ov7670_capture|d_latch[4]   ; ov7670_capture:Inst_ov7670_capture|d_latch[12]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.326      ;
; 0.224 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[0]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.432      ; 0.740      ;
; 0.252 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.391      ; 0.747      ;
; 0.256 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a88~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.419      ; 0.779      ;
; 0.269 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.391      ; 0.764      ;
; 0.279 ; ov7670_capture:Inst_ov7670_capture|d_latch[0]   ; ov7670_capture:Inst_ov7670_capture|d_latch[8]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.387      ;
; 0.291 ; ov7670_capture:Inst_ov7670_capture|d_latch[7]   ; ov7670_capture:Inst_ov7670_capture|d_latch[15]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.399      ;
; 0.293 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]   ; ov7670_capture:Inst_ov7670_capture|d_latch[10]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.401      ;
; 0.311 ; ov7670_capture:Inst_ov7670_capture|href_hold    ; ov7670_capture:Inst_ov7670_capture|line[1]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.420      ;
; 0.311 ; ov7670_capture:Inst_ov7670_capture|href_hold    ; ov7670_capture:Inst_ov7670_capture|line[0]                                                                                                                             ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.420      ;
; 0.318 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[5]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[7]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[3]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[9]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[11]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[6]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[8]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[2]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[10]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_capture:Inst_ov7670_capture|address[16]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[12]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.428      ;
; 0.323 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[13]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.429      ;
; 0.333 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[4]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.439      ;
; 0.334 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[1]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.443      ;
; 0.334 ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_capture:Inst_ov7670_capture|href_last[2]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.443      ;
; 0.335 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[0]                                                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.444      ;
; 0.336 ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_capture:Inst_ov7670_capture|address[14]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.442      ;
; 0.337 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[0]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.443      ;
; 0.339 ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_capture:Inst_ov7670_capture|address[15]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.445      ;
; 0.343 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.402      ; 0.849      ;
; 0.351 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a24~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.421      ; 0.876      ;
; 0.353 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.433      ; 0.890      ;
; 0.355 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.304      ; 0.763      ;
; 0.358 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.429      ; 0.891      ;
; 0.364 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.420      ; 0.888      ;
; 0.366 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.427      ; 0.897      ;
; 0.376 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[1]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.432      ; 0.892      ;
; 0.377 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.414      ; 0.895      ;
; 0.379 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[2]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.432      ; 0.895      ;
; 0.381 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[1]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.487      ;
; 0.389 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.420      ; 0.913      ;
; 0.393 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a60~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.433      ; 0.930      ;
; 0.394 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.414      ; 0.912      ;
; 0.400 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.402      ; 0.906      ;
; 0.409 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.402      ; 0.915      ;
; 0.424 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.304      ; 0.832      ;
; 0.425 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.068      ; 0.597      ;
; 0.428 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_address_reg0     ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.200      ; 0.732      ;
; 0.438 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.068      ; 0.610      ;
; 0.442 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a34~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.212      ; 0.758      ;
; 0.442 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[3]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.432      ; 0.958      ;
; 0.445 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[4]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.432      ; 0.961      ;
; 0.449 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a30~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.193      ; 0.746      ;
; 0.455 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a6~porta_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.357      ; 0.916      ;
; 0.464 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[6]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.573      ;
; 0.465 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[4]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.574      ;
; 0.466 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[10]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.574      ;
; 0.466 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a10~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.504      ; 1.074      ;
; 0.466 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[12]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.574      ;
; 0.470 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[14]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.578      ;
; 0.475 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[7]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.584      ;
; 0.476 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[3]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.585      ;
; 0.476 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[9]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.584      ;
; 0.477 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[11]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.585      ;
; 0.478 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[13]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.586      ;
; 0.479 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[4]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.588      ;
; 0.479 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[10]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.587      ;
; 0.480 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[12]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.588      ;
; 0.481 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a92~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.321      ; 0.906      ;
; 0.481 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[14]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.589      ;
; 0.484 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.304      ; 0.892      ;
; 0.486 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a7~porta_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.414      ; 1.004      ;
; 0.486 ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_capture:Inst_ov7670_capture|address[16]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.594      ;
; 0.487 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[1]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.596      ;
; 0.488 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[5]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.597      ;
; 0.490 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[2]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.599      ;
; 0.490 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.329      ; 0.923      ;
; 0.491 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[6]                                                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.600      ;
; 0.491 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_address_reg0     ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.482      ; 1.077      ;
; 0.492 ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_capture:Inst_ov7670_capture|address[15]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.600      ;
; 0.495 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a38~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.475      ; 1.074      ;
; 0.495 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a40~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.402      ; 1.001      ;
; 0.495 ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_capture:Inst_ov7670_capture|address[16]                                                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.603      ;
; 0.497 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.474      ; 1.075      ;
; 0.497 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.420      ; 1.021      ;
; 0.498 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_address_reg0     ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.482      ; 1.084      ;
; 0.498 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a67~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.329      ; 0.931      ;
; 0.498 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a84~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.420      ; 1.022      ;
; 0.501 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a26~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.459      ; 1.064      ;
; 0.505 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a2~porta_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.429      ; 1.038      ;
; 0.505 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a14~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.474      ; 1.083      ;
; 0.508 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ram_block1a94~porta_address_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.277      ; 0.889      ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                              ;
+-------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                             ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                  ; -5.779    ; 0.151 ; N/A      ; N/A     ; -3.000              ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; -3.378    ; 0.181 ; N/A      ; N/A     ; 4.692               ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 12.151    ; 0.151 ; N/A      ; N/A     ; 9.708               ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.626     ; 0.155 ; N/A      ; N/A     ; 19.687              ;
;  clk_50                                                           ; N/A       ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  ov7670_pclk                                                      ; -5.779    ; 0.201 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                                   ; -2792.613 ; 0.0   ; 0.0      ; 0.0     ; -1618.107           ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; -4.376    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_50                                                           ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ov7670_pclk                                                      ; -2788.237 ; 0.000 ; N/A      ; N/A     ; -1618.107           ;
+-------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                    ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED_config_finished    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_dll_locked         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsync              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blank_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_sync_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_CLK                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_xclk            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_sioc            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_pwdn            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_reset           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_snapshot_retrieved ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_0              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_1              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_LDQM              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_siod            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------------------+
; Input Transition Times                                                        ;
+----------------------------+--------------+-----------------+-----------------+
; Pin                        ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------------------+--------------+-----------------+-----------------+
; ov7670_siod                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_take_snapshot          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_display_snapshot       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_pclk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; slide_sw_resend_reg_values ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; slide_sw_RESET             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_vsync               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_href                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_config_finished    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_dll_locked         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_hsync              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_vsync              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_blank_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_sync_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_CLK                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ov7670_xclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ov7670_sioc            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ov7670_pwdn            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ov7670_reset           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_snapshot_retrieved ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_siod            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_config_finished    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_dll_locked         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_vsync              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_blank_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_sync_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_CLK                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ov7670_xclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_sioc            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_pwdn            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_reset           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_snapshot_retrieved ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_siod            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_config_finished    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_dll_locked         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_vsync              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_blank_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_sync_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_CLK                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ov7670_xclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_sioc            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_pwdn            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_reset           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_snapshot_retrieved ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA_0              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_LDQM              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_UDQM              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ov7670_siod            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                 ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 2379     ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 783      ; 0        ; 0        ; 0        ;
; ov7670_pclk                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 2734     ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 8        ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 6332     ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 11129    ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk                                                      ; 768      ; 0        ; 0        ; 0        ;
; ov7670_pclk                                                      ; ov7670_pclk                                                      ; 5949     ; 50       ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                  ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 2379     ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 783      ; 0        ; 0        ; 0        ;
; ov7670_pclk                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 2734     ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 8        ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 6332     ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 11129    ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk                                                      ; 768      ; 0        ; 0        ; 0        ;
; ov7670_pclk                                                      ; ov7670_pclk                                                      ; 5949     ; 50       ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 182   ; 182  ;
; Unconstrained Output Ports      ; 68    ; 68   ;
; Unconstrained Output Port Paths ; 133   ; 133  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                          ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+
; Target                                                           ; Clock                                                            ; Type      ; Status      ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; clk_50                                                           ; clk_50                                                           ; Base      ; Constrained ;
; ov7670_pclk                                                      ; ov7670_pclk                                                      ; Base      ; Constrained ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------+
; Input Port                 ; Comment                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_display_snapshot       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_take_snapshot          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[2]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[3]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[4]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[5]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[6]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[7]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_href                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_vsync               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; slide_sw_RESET             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; slide_sw_resend_reg_values ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                     ;
+------------------------+---------------------------------------------------------------------------------------+
; Output Port            ; Comment                                                                               ;
+------------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA_0              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA_1              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_config_finished    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_snapshot_retrieved ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_sioc            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_siod            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_xclk            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_CLK                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[0]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[1]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[2]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[3]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[4]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[5]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[6]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[7]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blank_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[0]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[1]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[2]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[3]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[4]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[5]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[6]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[7]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[0]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[1]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[2]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[3]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[4]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[5]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[6]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[7]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------+
; Input Port                 ; Comment                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_display_snapshot       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_take_snapshot          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[2]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[3]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[4]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[5]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[6]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[7]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_href                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_vsync               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; slide_sw_RESET             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; slide_sw_resend_reg_values ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                     ;
+------------------------+---------------------------------------------------------------------------------------+
; Output Port            ; Comment                                                                               ;
+------------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA_0              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA_1              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_config_finished    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_snapshot_retrieved ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_sioc            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_siod            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_xclk            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_CLK                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[0]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[1]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[2]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[3]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[4]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[5]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[6]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[7]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blank_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[0]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[1]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[2]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[3]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[4]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[5]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[6]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[7]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[0]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[1]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[2]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[3]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[4]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[5]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[6]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[7]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Wed May 15 13:32:22 2019
Info: Command: quartus_sta digital_cam_impl2 -c digital_cam_impl2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'digital_cam_impl2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50 clk_50
    Info (332110): create_generated_clock -source {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]} {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]} {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]} {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]} {Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ov7670_pclk ov7670_pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.779
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.779           -2788.237 ov7670_pclk 
    Info (332119):    -3.378              -4.376 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.626               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    12.151               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.360
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.360               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.370               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.376               0.000 ov7670_pclk 
    Info (332119):     0.401               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1618.107 ov7670_pclk 
    Info (332119):     4.706               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.708               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.891               0.000 clk_50 
    Info (332119):    19.696               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.252           -2526.944 ov7670_pclk 
    Info (332119):    -2.953              -2.953 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.144               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    12.880               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.282               0.000 ov7670_pclk 
    Info (332119):     0.353               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.353               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.354               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1591.789 ov7670_pclk 
    Info (332119):     4.692               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.708               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.887               0.000 clk_50 
    Info (332119):    19.687               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.606
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.606           -1172.074 ov7670_pclk 
    Info (332119):    -1.288              -1.288 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.197               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    16.381               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.151               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.155               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.181               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.201               0.000 ov7670_pclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -802.218 ov7670_pclk 
    Info (332119):     4.779               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.574               0.000 clk_50 
    Info (332119):     9.753               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.750               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Wed May 15 13:32:28 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


