--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/work/serio-pj/hw/camera/ise/camera/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3391 - Timing constraint TIMEGRP "CAM_INPUTS" OFFSET = IN 30 ns 
   BEFORE COMP "xipCAM_PCLK" "RISING"; does not specify a data valid duration 
   and will not be hold checked. To enable hold checking on this offset 
   constraint please specify a data valid duration using the VALID <duration> 
   option.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk_reset_div2clk1 = PERIOD TIMEGRP "clk_reset/div2clk1" 
25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4313 paths analyzed, 704 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.891ns.
--------------------------------------------------------------------------------

Paths for end point seg_ctrl/char1_6 (SLICE_X37Y22.G1), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_1 (FF)
  Destination:          seg_ctrl/char1_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.890ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.436 - 0.437)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_1 to seg_ctrl/char1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.YQ      Tcko                  0.720   dump_sequencer/s1_Addr<0>
                                                       dump_sequencer/s1_Addr_1
    SLICE_X21Y18.G1      net (fanout=5)        0.724   dump_sequencer/s1_Addr<1>
    SLICE_X21Y18.COUT    Topcyg                1.039   dump_sequencer/Msub_sub_Madd_cy<1>
                                                       dump_sequencer/Msub_sub_Madd_lut<1>
                                                       dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X21Y19.COUT    Tbyp                  0.128   rest<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.COUT    Tbyp                  0.128   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.X       Tcinx                 0.904   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_xor<6>
    SLICE_X29Y21.F1      net (fanout=1)        1.109   rest<4>
    SLICE_X29Y21.X       Tilo                  0.551   seg_ctrl/hex<4>14
                                                       seg_ctrl/hex<4>14
    SLICE_X34Y20.G4      net (fanout=1)        0.804   seg_ctrl/hex<4>14
    SLICE_X34Y20.Y       Tilo                  0.608   seg_ctrl/char1<4>
                                                       seg_ctrl/hex<4>39
    SLICE_X37Y22.G1      net (fanout=7)        1.542   seg_ctrl/hex<4>
    SLICE_X37Y22.CLK     Tgck                  0.633   seg_ctrl/char1<6>
                                                       seg_ctrl/Mrom_val2seg_2_val2seg61
                                                       seg_ctrl/char1_6
    -------------------------------------------------  ---------------------------
    Total                                      8.890ns (4.711ns logic, 4.179ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_2 (FF)
  Destination:          seg_ctrl/char1_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.869ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.436 - 0.437)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_2 to seg_ctrl/char1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<2>
                                                       dump_sequencer/s1_Addr_2
    SLICE_X21Y19.F3      net (fanout=5)        0.843   dump_sequencer/s1_Addr<2>
    SLICE_X21Y19.COUT    Topcyf                1.027   rest<0>
                                                       dump_sequencer/Msub_sub_Madd_lut<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.COUT    Tbyp                  0.128   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.X       Tcinx                 0.904   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_xor<6>
    SLICE_X29Y21.F1      net (fanout=1)        1.109   rest<4>
    SLICE_X29Y21.X       Tilo                  0.551   seg_ctrl/hex<4>14
                                                       seg_ctrl/hex<4>14
    SLICE_X34Y20.G4      net (fanout=1)        0.804   seg_ctrl/hex<4>14
    SLICE_X34Y20.Y       Tilo                  0.608   seg_ctrl/char1<4>
                                                       seg_ctrl/hex<4>39
    SLICE_X37Y22.G1      net (fanout=7)        1.542   seg_ctrl/hex<4>
    SLICE_X37Y22.CLK     Tgck                  0.633   seg_ctrl/char1<6>
                                                       seg_ctrl/Mrom_val2seg_2_val2seg61
                                                       seg_ctrl/char1_6
    -------------------------------------------------  ---------------------------
    Total                                      8.869ns (4.571ns logic, 4.298ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_0 (FF)
  Destination:          seg_ctrl/char1_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.613ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.436 - 0.437)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_0 to seg_ctrl/char1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<0>
                                                       dump_sequencer/s1_Addr_0
    SLICE_X21Y18.F3      net (fanout=5)        0.459   dump_sequencer/s1_Addr<0>
    SLICE_X21Y18.COUT    Topcyf                1.027   dump_sequencer/Msub_sub_Madd_cy<1>
                                                       dump_sequencer/Msub_sub_Madd_lut<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X21Y19.COUT    Tbyp                  0.128   rest<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X21Y20.COUT    Tbyp                  0.128   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X21Y21.X       Tcinx                 0.904   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_xor<6>
    SLICE_X29Y21.F1      net (fanout=1)        1.109   rest<4>
    SLICE_X29Y21.X       Tilo                  0.551   seg_ctrl/hex<4>14
                                                       seg_ctrl/hex<4>14
    SLICE_X34Y20.G4      net (fanout=1)        0.804   seg_ctrl/hex<4>14
    SLICE_X34Y20.Y       Tilo                  0.608   seg_ctrl/char1<4>
                                                       seg_ctrl/hex<4>39
    SLICE_X37Y22.G1      net (fanout=7)        1.542   seg_ctrl/hex<4>
    SLICE_X37Y22.CLK     Tgck                  0.633   seg_ctrl/char1<6>
                                                       seg_ctrl/Mrom_val2seg_2_val2seg61
                                                       seg_ctrl/char1_6
    -------------------------------------------------  ---------------------------
    Total                                      8.613ns (4.699ns logic, 3.914ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point dump_sequencer/s1_Addr_16 (SLICE_X19Y26.CE), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_2 (FF)
  Destination:          dump_sequencer/s1_Addr_16 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.668ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.436 - 0.437)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_2 to dump_sequencer/s1_Addr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<2>
                                                       dump_sequencer/s1_Addr_2
    SLICE_X20Y19.F2      net (fanout=5)        0.997   dump_sequencer/s1_Addr<2>
    SLICE_X20Y19.COUT    Topcyf                1.084   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<3>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_lut<2>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<2>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<3>
    SLICE_X20Y20.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<3>
    SLICE_X20Y20.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<5>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<4>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<5>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<5>
    SLICE_X20Y21.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<7>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<6>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<7>
    SLICE_X20Y22.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<9>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<8>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<9>
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<9>
    SLICE_X20Y23.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<11>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<10>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<11>
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<11>
    SLICE_X20Y24.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<13>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<12>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<13>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<13>
    SLICE_X20Y25.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<15>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<14>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<15>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<15>
    SLICE_X20Y26.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<17>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<16>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<17>
    SLICE_X12Y21.G2      net (fanout=3)        2.040   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<17>
    SLICE_X12Y21.Y       Tilo                  0.608   dump_sequencer/dumper_state_FSM_FFd3
                                                       dump_sequencer/dumper_state_FSM_FFd4-In2
    SLICE_X19Y26.CE      net (fanout=9)        1.777   dump_sequencer/dumper_state_FSM_FFd4-In
    SLICE_X19Y26.CLK     Tceck                 0.602   dump_sequencer/s1_Addr<16>
                                                       dump_sequencer/s1_Addr_16
    -------------------------------------------------  ---------------------------
    Total                                      8.668ns (3.854ns logic, 4.814ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_10 (FF)
  Destination:          dump_sequencer/s1_Addr_16 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.481ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.436 - 0.438)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_10 to dump_sequencer/s1_Addr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<10>
                                                       dump_sequencer/s1_Addr_10
    SLICE_X13Y23.G1      net (fanout=5)        2.168   dump_sequencer/s1_Addr<10>
    SLICE_X13Y23.Y       Tilo                  0.551   xopAddr_11_OBUF
                                                       dump_sequencer/dumper_state_FSM_FFd4-In127
    SLICE_X12Y20.G2      net (fanout=1)        0.567   dump_sequencer/dumper_state_FSM_FFd4-In127
    SLICE_X12Y20.Y       Tilo                  0.608   dump_sequencer/dumper_state_FSM_FFd4-In144
                                                       dump_sequencer/dumper_state_FSM_FFd4-In128
    SLICE_X12Y20.F4      net (fanout=1)        0.015   dump_sequencer/dumper_state_FSM_FFd4-In128/O
    SLICE_X12Y20.X       Tilo                  0.608   dump_sequencer/dumper_state_FSM_FFd4-In144
                                                       dump_sequencer/dumper_state_FSM_FFd4-In144
    SLICE_X12Y21.G1      net (fanout=3)        0.257   dump_sequencer/dumper_state_FSM_FFd4-In144
    SLICE_X12Y21.Y       Tilo                  0.608   dump_sequencer/dumper_state_FSM_FFd3
                                                       dump_sequencer/dumper_state_FSM_FFd4-In2
    SLICE_X19Y26.CE      net (fanout=9)        1.777   dump_sequencer/dumper_state_FSM_FFd4-In
    SLICE_X19Y26.CLK     Tceck                 0.602   dump_sequencer/s1_Addr<16>
                                                       dump_sequencer/s1_Addr_16
    -------------------------------------------------  ---------------------------
    Total                                      8.481ns (3.697ns logic, 4.784ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_0 (FF)
  Destination:          dump_sequencer/s1_Addr_16 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.404ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.436 - 0.437)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_0 to dump_sequencer/s1_Addr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<0>
                                                       dump_sequencer/s1_Addr_0
    SLICE_X20Y18.F2      net (fanout=5)        0.613   dump_sequencer/s1_Addr<0>
    SLICE_X20Y18.COUT    Topcyf                1.084   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<1>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_lut<0>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<0>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<1>
    SLICE_X20Y19.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<1>
    SLICE_X20Y19.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<3>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<2>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<3>
    SLICE_X20Y20.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<3>
    SLICE_X20Y20.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<5>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<4>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<5>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<5>
    SLICE_X20Y21.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<7>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<6>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<7>
    SLICE_X20Y22.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<9>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<8>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<9>
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<9>
    SLICE_X20Y23.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<11>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<10>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<11>
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<11>
    SLICE_X20Y24.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<13>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<12>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<13>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<13>
    SLICE_X20Y25.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<15>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<14>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<15>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<15>
    SLICE_X20Y26.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<17>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<16>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<17>
    SLICE_X12Y21.G2      net (fanout=3)        2.040   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<17>
    SLICE_X12Y21.Y       Tilo                  0.608   dump_sequencer/dumper_state_FSM_FFd3
                                                       dump_sequencer/dumper_state_FSM_FFd4-In2
    SLICE_X19Y26.CE      net (fanout=9)        1.777   dump_sequencer/dumper_state_FSM_FFd4-In
    SLICE_X19Y26.CLK     Tceck                 0.602   dump_sequencer/s1_Addr<16>
                                                       dump_sequencer/s1_Addr_16
    -------------------------------------------------  ---------------------------
    Total                                      8.404ns (3.974ns logic, 4.430ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point dump_sequencer/s1_Addr_17 (SLICE_X19Y26.CE), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_2 (FF)
  Destination:          dump_sequencer/s1_Addr_17 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.668ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.436 - 0.437)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_2 to dump_sequencer/s1_Addr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<2>
                                                       dump_sequencer/s1_Addr_2
    SLICE_X20Y19.F2      net (fanout=5)        0.997   dump_sequencer/s1_Addr<2>
    SLICE_X20Y19.COUT    Topcyf                1.084   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<3>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_lut<2>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<2>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<3>
    SLICE_X20Y20.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<3>
    SLICE_X20Y20.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<5>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<4>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<5>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<5>
    SLICE_X20Y21.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<7>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<6>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<7>
    SLICE_X20Y22.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<9>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<8>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<9>
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<9>
    SLICE_X20Y23.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<11>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<10>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<11>
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<11>
    SLICE_X20Y24.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<13>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<12>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<13>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<13>
    SLICE_X20Y25.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<15>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<14>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<15>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<15>
    SLICE_X20Y26.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<17>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<16>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<17>
    SLICE_X12Y21.G2      net (fanout=3)        2.040   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<17>
    SLICE_X12Y21.Y       Tilo                  0.608   dump_sequencer/dumper_state_FSM_FFd3
                                                       dump_sequencer/dumper_state_FSM_FFd4-In2
    SLICE_X19Y26.CE      net (fanout=9)        1.777   dump_sequencer/dumper_state_FSM_FFd4-In
    SLICE_X19Y26.CLK     Tceck                 0.602   dump_sequencer/s1_Addr<16>
                                                       dump_sequencer/s1_Addr_17
    -------------------------------------------------  ---------------------------
    Total                                      8.668ns (3.854ns logic, 4.814ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_10 (FF)
  Destination:          dump_sequencer/s1_Addr_17 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.481ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.436 - 0.438)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_10 to dump_sequencer/s1_Addr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<10>
                                                       dump_sequencer/s1_Addr_10
    SLICE_X13Y23.G1      net (fanout=5)        2.168   dump_sequencer/s1_Addr<10>
    SLICE_X13Y23.Y       Tilo                  0.551   xopAddr_11_OBUF
                                                       dump_sequencer/dumper_state_FSM_FFd4-In127
    SLICE_X12Y20.G2      net (fanout=1)        0.567   dump_sequencer/dumper_state_FSM_FFd4-In127
    SLICE_X12Y20.Y       Tilo                  0.608   dump_sequencer/dumper_state_FSM_FFd4-In144
                                                       dump_sequencer/dumper_state_FSM_FFd4-In128
    SLICE_X12Y20.F4      net (fanout=1)        0.015   dump_sequencer/dumper_state_FSM_FFd4-In128/O
    SLICE_X12Y20.X       Tilo                  0.608   dump_sequencer/dumper_state_FSM_FFd4-In144
                                                       dump_sequencer/dumper_state_FSM_FFd4-In144
    SLICE_X12Y21.G1      net (fanout=3)        0.257   dump_sequencer/dumper_state_FSM_FFd4-In144
    SLICE_X12Y21.Y       Tilo                  0.608   dump_sequencer/dumper_state_FSM_FFd3
                                                       dump_sequencer/dumper_state_FSM_FFd4-In2
    SLICE_X19Y26.CE      net (fanout=9)        1.777   dump_sequencer/dumper_state_FSM_FFd4-In
    SLICE_X19Y26.CLK     Tceck                 0.602   dump_sequencer/s1_Addr<16>
                                                       dump_sequencer/s1_Addr_17
    -------------------------------------------------  ---------------------------
    Total                                      8.481ns (3.697ns logic, 4.784ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_0 (FF)
  Destination:          dump_sequencer/s1_Addr_17 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.404ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.436 - 0.437)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_0 to dump_sequencer/s1_Addr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<0>
                                                       dump_sequencer/s1_Addr_0
    SLICE_X20Y18.F2      net (fanout=5)        0.613   dump_sequencer/s1_Addr<0>
    SLICE_X20Y18.COUT    Topcyf                1.084   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<1>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_lut<0>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<0>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<1>
    SLICE_X20Y19.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<1>
    SLICE_X20Y19.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<3>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<2>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<3>
    SLICE_X20Y20.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<3>
    SLICE_X20Y20.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<5>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<4>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<5>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<5>
    SLICE_X20Y21.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<7>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<6>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<7>
    SLICE_X20Y22.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<9>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<8>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<9>
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<9>
    SLICE_X20Y23.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<11>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<10>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<11>
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<11>
    SLICE_X20Y24.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<13>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<12>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<13>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<13>
    SLICE_X20Y25.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<15>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<14>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<15>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<15>
    SLICE_X20Y26.COUT    Tbyp                  0.120   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<17>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<16>
                                                       dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<17>
    SLICE_X12Y21.G2      net (fanout=3)        2.040   dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy<17>
    SLICE_X12Y21.Y       Tilo                  0.608   dump_sequencer/dumper_state_FSM_FFd3
                                                       dump_sequencer/dumper_state_FSM_FFd4-In2
    SLICE_X19Y26.CE      net (fanout=9)        1.777   dump_sequencer/dumper_state_FSM_FFd4-In
    SLICE_X19Y26.CLK     Tceck                 0.602   dump_sequencer/s1_Addr<16>
                                                       dump_sequencer/s1_Addr_17
    -------------------------------------------------  ---------------------------
    Total                                      8.404ns (3.974ns logic, 4.430ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_reset_div2clk1 = PERIOD TIMEGRP "clk_reset/div2clk1" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_d_2 (SLICE_X28Y5.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sccb_bridge/r_maddr_0 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.115ns (Levels of Logic = 3)
  Clock Path Skew:      1.866ns (5.894 - 4.028)
  Source Clock:         clk_reset/div2clk rising at 40.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sccb_bridge/r_maddr_0 to sccb_bridge/r_seq_sio_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y5.YQ       Tcko                  0.576   sccb_bridge/r_maddr<13>
                                                       sccb_bridge/r_maddr_0
    SLICE_X29Y4.F2       net (fanout=1)        0.474   sccb_bridge/r_maddr<0>
    SLICE_X29Y4.X        Tilo                  0.441   N37
                                                       sccb_bridge/r_seq_sio_d_mux0000<2>1_SW0
    SLICE_X28Y5.G3       net (fanout=1)        0.018   N37
    SLICE_X28Y5.Y        Tilo                  0.486   sccb_bridge/r_seq_sio_d<2>
                                                       sccb_bridge/r_seq_sio_d_mux0000<2>1
    SLICE_X28Y5.F3       net (fanout=2)        0.014   N2
    SLICE_X28Y5.CLK      Tckf        (-Th)    -0.106   sccb_bridge/r_seq_sio_d<2>
                                                       sccb_bridge/r_seq_sio_d_mux0000<2>2
                                                       sccb_bridge/r_seq_sio_d_2
    -------------------------------------------------  ---------------------------
    Total                                      2.115ns (1.609ns logic, 0.506ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_d_3 (SLICE_X29Y0.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.584ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sccb_bridge/r_maddr_0 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 3)
  Clock Path Skew:      1.866ns (5.894 - 4.028)
  Source Clock:         clk_reset/div2clk rising at 40.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sccb_bridge/r_maddr_0 to sccb_bridge/r_seq_sio_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y5.YQ       Tcko                  0.576   sccb_bridge/r_maddr<13>
                                                       sccb_bridge/r_maddr_0
    SLICE_X29Y4.F2       net (fanout=1)        0.474   sccb_bridge/r_maddr<0>
    SLICE_X29Y4.X        Tilo                  0.441   N37
                                                       sccb_bridge/r_seq_sio_d_mux0000<2>1_SW0
    SLICE_X28Y5.G3       net (fanout=1)        0.018   N37
    SLICE_X28Y5.Y        Tilo                  0.486   sccb_bridge/r_seq_sio_d<2>
                                                       sccb_bridge/r_seq_sio_d_mux0000<2>1
    SLICE_X29Y0.G2       net (fanout=2)        0.394   N2
    SLICE_X29Y0.CLK      Tckg        (-Th)    -0.061   sccb_bridge/r_seq_sio_d_oe<8>
                                                       sccb_bridge/r_seq_sio_d_mux0000<3>1
                                                       sccb_bridge/r_seq_sio_d_3
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (1.564ns logic, 0.886ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_d_15 (SLICE_X29Y1.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sccb_bridge/r_maddr_13 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.491ns (Levels of Logic = 2)
  Clock Path Skew:      1.866ns (5.894 - 4.028)
  Source Clock:         clk_reset/div2clk rising at 40.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sccb_bridge/r_maddr_13 to sccb_bridge/r_seq_sio_d_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y5.XQ       Tcko                  0.576   sccb_bridge/r_maddr<13>
                                                       sccb_bridge/r_maddr_13
    SLICE_X29Y5.F2       net (fanout=1)        1.117   sccb_bridge/r_maddr<13>
    SLICE_X29Y5.X        Tilo                  0.441   N111
                                                       sccb_bridge/r_seq_sio_d_mux0000<4>11
    SLICE_X29Y1.F3       net (fanout=4)        0.296   N111
    SLICE_X29Y1.CLK      Tckf        (-Th)    -0.061   sccb_bridge/r_seq_sio_d<15>
                                                       sccb_bridge/r_seq_sio_d_mux0000<15>1
                                                       sccb_bridge/r_seq_sio_d_15
    -------------------------------------------------  ---------------------------
    Total                                      2.491ns (1.078ns logic, 1.413ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_reset_div2clk1 = PERIOD TIMEGRP "clk_reset/div2clk1" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: dump_sequencer/s1_Addr<0>/SR
  Logical resource: dump_sequencer/s1_Addr_0/SR
  Location pin: SLICE_X19Y18.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: dump_sequencer/s1_Addr<0>/SR
  Logical resource: dump_sequencer/s1_Addr_0/SR
  Location pin: SLICE_X19Y18.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: dump_sequencer/s1_Addr<0>/SR
  Logical resource: dump_sequencer/s1_Addr_1/SR
  Location pin: SLICE_X19Y18.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD TIMEGRP        
 "rsio_01a/i_TxClk/cgate01a/latched" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29 paths analyzed, 22 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.711ns.
--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_state (SLICE_X10Y13.F1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_5 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.238ns (0.915 - 1.153)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_5 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.XQ       Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<5>
                                                       rsio_01a/rxtx_01a/r_shiftReg_5
    SLICE_X10Y12.G1      net (fanout=2)        0.590   rsio_01a/rxtx_01a/r_shiftReg<5>
    SLICE_X10Y12.Y       Tilo                  0.608   rsio_01a/rxtx_01a/w_state11
                                                       rsio_01a/rxtx_01a/w_state6
    SLICE_X10Y12.F4      net (fanout=1)        0.015   rsio_01a/rxtx_01a/w_state6
    SLICE_X10Y12.X       Tilo                  0.608   rsio_01a/rxtx_01a/w_state11
                                                       rsio_01a/rxtx_01a/w_state11
    SLICE_X10Y13.F1      net (fanout=1)        0.242   rsio_01a/rxtx_01a/w_state11
    SLICE_X10Y13.CLK     Tfck                  0.690   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (2.626ns logic, 0.847ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_6 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.346ns (Levels of Logic = 3)
  Clock Path Skew:      -0.238ns (0.915 - 1.153)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_6 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.YQ       Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<7>
                                                       rsio_01a/rxtx_01a/r_shiftReg_6
    SLICE_X10Y12.G4      net (fanout=2)        0.463   rsio_01a/rxtx_01a/r_shiftReg<6>
    SLICE_X10Y12.Y       Tilo                  0.608   rsio_01a/rxtx_01a/w_state11
                                                       rsio_01a/rxtx_01a/w_state6
    SLICE_X10Y12.F4      net (fanout=1)        0.015   rsio_01a/rxtx_01a/w_state6
    SLICE_X10Y12.X       Tilo                  0.608   rsio_01a/rxtx_01a/w_state11
                                                       rsio_01a/rxtx_01a/w_state11
    SLICE_X10Y13.F1      net (fanout=1)        0.242   rsio_01a/rxtx_01a/w_state11
    SLICE_X10Y13.CLK     Tfck                  0.690   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (2.626ns logic, 0.720ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_9 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.882ns (Levels of Logic = 2)
  Clock Path Skew:      -0.195ns (0.915 - 1.110)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_9 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y12.XQ      Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<9>
                                                       rsio_01a/rxtx_01a/r_shiftReg_9
    SLICE_X10Y12.F1      net (fanout=2)        0.622   rsio_01a/rxtx_01a/r_shiftReg<9>
    SLICE_X10Y12.X       Tilo                  0.608   rsio_01a/rxtx_01a/w_state11
                                                       rsio_01a/rxtx_01a/w_state11
    SLICE_X10Y13.F1      net (fanout=1)        0.242   rsio_01a/rxtx_01a/w_state11
    SLICE_X10Y13.CLK     Tfck                  0.690   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (2.018ns logic, 0.864ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_state (SLICE_X10Y13.F3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_3 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.955ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.009 - 0.011)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_3 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.XQ      Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<3>
                                                       rsio_01a/rxtx_01a/r_shiftReg_3
    SLICE_X10Y13.G1      net (fanout=2)        0.922   rsio_01a/rxtx_01a/r_shiftReg<3>
    SLICE_X10Y13.Y       Tilo                  0.608   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state4
    SLICE_X10Y13.F3      net (fanout=1)        0.015   rsio_01a/rxtx_01a/w_state4
    SLICE_X10Y13.CLK     Tfck                  0.690   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (2.018ns logic, 0.937ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_4 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 2)
  Clock Path Skew:      -0.238ns (0.915 - 1.153)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_4 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.YQ       Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<5>
                                                       rsio_01a/rxtx_01a/r_shiftReg_4
    SLICE_X10Y13.G2      net (fanout=2)        0.651   rsio_01a/rxtx_01a/r_shiftReg<4>
    SLICE_X10Y13.Y       Tilo                  0.608   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state4
    SLICE_X10Y13.F3      net (fanout=1)        0.015   rsio_01a/rxtx_01a/w_state4
    SLICE_X10Y13.CLK     Tfck                  0.690   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.018ns logic, 0.666ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_8 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.515ns (Levels of Logic = 2)
  Clock Path Skew:      -0.195ns (0.915 - 1.110)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_8 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y12.YQ      Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<9>
                                                       rsio_01a/rxtx_01a/r_shiftReg_8
    SLICE_X10Y13.G4      net (fanout=2)        0.482   rsio_01a/rxtx_01a/r_shiftReg<8>
    SLICE_X10Y13.Y       Tilo                  0.608   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state4
    SLICE_X10Y13.F3      net (fanout=1)        0.015   rsio_01a/rxtx_01a/w_state4
    SLICE_X10Y13.CLK     Tfck                  0.690   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (2.018ns logic, 0.497ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_shiftReg_3 (SLICE_X11Y12.F4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     37.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_4 (FF)
  Destination:          rsio_01a/rxtx_01a/r_shiftReg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.136ns (Levels of Logic = 1)
  Clock Path Skew:      -0.238ns (0.915 - 1.153)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_4 to rsio_01a/rxtx_01a/r_shiftReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.YQ       Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<5>
                                                       rsio_01a/rxtx_01a/r_shiftReg_4
    SLICE_X11Y12.F4      net (fanout=2)        0.783   rsio_01a/rxtx_01a/r_shiftReg<4>
    SLICE_X11Y12.CLK     Tfck                  0.633   rsio_01a/rxtx_01a/r_shiftReg<3>
                                                       rsio_01a/rxtx_01a/w_shiftReg<3>1
                                                       rsio_01a/rxtx_01a/r_shiftReg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (1.353ns logic, 0.783ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD TIMEGRP
        "rsio_01a/i_TxClk/cgate01a/latched" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_shiftReg_7 (SLICE_X9Y12.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsio_01a/rxtx_01a/r_state (FF)
  Destination:          rsio_01a/rxtx_01a/r_shiftReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.049ns (Levels of Logic = 1)
  Clock Path Skew:      0.238ns (1.153 - 0.915)
  Source Clock:         rsio_01a/w_TxClk rising at 40.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rsio_01a/rxtx_01a/r_state to rsio_01a/rxtx_01a/r_shiftReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.XQ      Tcko                  0.576   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/r_state
    SLICE_X9Y12.F4       net (fanout=17)       0.412   rsio_01a/rxtx_01a/r_state
    SLICE_X9Y12.CLK      Tckf        (-Th)    -0.061   rsio_01a/rxtx_01a/r_shiftReg<7>
                                                       rsio_01a/rxtx_01a/w_shiftReg<7>1
                                                       rsio_01a/rxtx_01a/r_shiftReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.049ns (0.637ns logic, 0.412ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_shiftReg_4 (SLICE_X8Y13.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsio_01a/rxtx_01a/r_state (FF)
  Destination:          rsio_01a/rxtx_01a/r_shiftReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.238ns (1.153 - 0.915)
  Source Clock:         rsio_01a/w_TxClk rising at 40.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rsio_01a/rxtx_01a/r_state to rsio_01a/rxtx_01a/r_shiftReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.XQ      Tcko                  0.576   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/r_state
    SLICE_X8Y13.G4       net (fanout=17)       0.436   rsio_01a/rxtx_01a/r_state
    SLICE_X8Y13.CLK      Tckg        (-Th)    -0.106   rsio_01a/rxtx_01a/r_shiftReg<5>
                                                       rsio_01a/rxtx_01a/w_shiftReg<4>1
                                                       rsio_01a/rxtx_01a/r_shiftReg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.682ns logic, 0.436ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_shiftReg_9 (SLICE_X12Y12.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.933ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsio_01a/rxtx_01a/r_state (FF)
  Destination:          rsio_01a/rxtx_01a/r_shiftReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.195ns (1.110 - 0.915)
  Source Clock:         rsio_01a/w_TxClk rising at 40.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rsio_01a/rxtx_01a/r_state to rsio_01a/rxtx_01a/r_shiftReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.XQ      Tcko                  0.576   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/r_state
    SLICE_X12Y12.F4      net (fanout=17)       0.446   rsio_01a/rxtx_01a/r_state
    SLICE_X12Y12.CLK     Tckf        (-Th)    -0.106   rsio_01a/rxtx_01a/r_shiftReg<9>
                                                       rsio_01a/rxtx_01a/w_shiftReg_and00001
                                                       rsio_01a/rxtx_01a/r_shiftReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.128ns (0.682ns logic, 0.446ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD TIMEGRP
        "rsio_01a/i_TxClk/cgate01a/latched" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: rsio_01a/rxtx_01a/r_shiftReg<1>/SR
  Logical resource: rsio_01a/rxtx_01a/r_shiftReg_1/SR
  Location pin: SLICE_X11Y13.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: rsio_01a/rxtx_01a/r_shiftReg<1>/SR
  Logical resource: rsio_01a/rxtx_01a/r_shiftReg_1/SR
  Location pin: SLICE_X11Y13.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: rsio_01a/rxtx_01a/r_shiftReg<1>/SR
  Logical resource: rsio_01a/rxtx_01a/r_shiftReg_0/SR
  Location pin: SLICE_X11Y13.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xipMCLK = PERIOD TIMEGRP "xipMCLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 31 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.687ns.
--------------------------------------------------------------------------------

Paths for end point main_sequencer/source_sel (SLICE_X12Y13.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_sequencer/r_seq_state_FSM_FFd2 (FF)
  Destination:          main_sequencer/source_sel (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         f50_clk rising at 0.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: main_sequencer/r_seq_state_FSM_FFd2 to main_sequencer/source_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y8.XQ       Tcko                  0.720   main_sequencer/r_seq_state_FSM_FFd2
                                                       main_sequencer/r_seq_state_FSM_FFd2
    SLICE_X22Y10.F2      net (fanout=11)       0.602   main_sequencer/r_seq_state_FSM_FFd2
    SLICE_X22Y10.X       Tilo                  0.608   main_sequencer/r_seq_state_FSM_FFd3
                                                       main_sequencer/r_seq_state_FSM_Out01
    SLICE_X12Y13.CE      net (fanout=1)        1.155   main_sequencer/r_seq_state_cmp_eq0000
    SLICE_X12Y13.CLK     Tceck                 0.602   main_sequencer/source_sel
                                                       main_sequencer/source_sel
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (1.930ns logic, 1.757ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_sequencer/r_seq_state_FSM_FFd3 (FF)
  Destination:          main_sequencer/source_sel (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.551ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         f50_clk rising at 0.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: main_sequencer/r_seq_state_FSM_FFd3 to main_sequencer/source_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y10.YQ      Tcko                  0.720   main_sequencer/r_seq_state_FSM_FFd3
                                                       main_sequencer/r_seq_state_FSM_FFd3
    SLICE_X22Y10.F4      net (fanout=10)       0.466   main_sequencer/r_seq_state_FSM_FFd3
    SLICE_X22Y10.X       Tilo                  0.608   main_sequencer/r_seq_state_FSM_FFd3
                                                       main_sequencer/r_seq_state_FSM_Out01
    SLICE_X12Y13.CE      net (fanout=1)        1.155   main_sequencer/r_seq_state_cmp_eq0000
    SLICE_X12Y13.CLK     Tceck                 0.602   main_sequencer/source_sel
                                                       main_sequencer/source_sel
    -------------------------------------------------  ---------------------------
    Total                                      3.551ns (1.930ns logic, 1.621ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point main_sequencer/fetch_kick (SLICE_X24Y10.G2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_sequencer/r_seq_state_FSM_FFd2 (FF)
  Destination:          main_sequencer/fetch_kick (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.478ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         f50_clk rising at 0.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: main_sequencer/r_seq_state_FSM_FFd2 to main_sequencer/fetch_kick
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y8.XQ       Tcko                  0.720   main_sequencer/r_seq_state_FSM_FFd2
                                                       main_sequencer/r_seq_state_FSM_FFd2
    SLICE_X24Y10.G2      net (fanout=11)       0.708   main_sequencer/r_seq_state_FSM_FFd2
    SLICE_X24Y10.CLK     Tgck                  1.050   main_sequencer/fetch_kick
                                                       main_sequencer/fetch_kick_mux00002
                                                       main_sequencer/fetch_kick_mux0000_f5
                                                       main_sequencer/fetch_kick
    -------------------------------------------------  ---------------------------
    Total                                      2.478ns (1.770ns logic, 0.708ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------

Paths for end point main_sequencer/dump_kick (SLICE_X22Y9.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_sequencer/r_seq_state_FSM_FFd2 (FF)
  Destination:          main_sequencer/dump_kick (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         f50_clk rising at 0.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: main_sequencer/r_seq_state_FSM_FFd2 to main_sequencer/dump_kick
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y8.XQ       Tcko                  0.720   main_sequencer/r_seq_state_FSM_FFd2
                                                       main_sequencer/r_seq_state_FSM_FFd2
    SLICE_X22Y9.G1       net (fanout=11)       0.683   main_sequencer/r_seq_state_FSM_FFd2
    SLICE_X22Y9.CLK      Tgck                  1.050   main_sequencer/dump_kick
                                                       main_sequencer/dump_kick_mux00002
                                                       main_sequencer/dump_kick_mux0000_f5
                                                       main_sequencer/dump_kick
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (1.770ns logic, 0.683ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xipMCLK = PERIOD TIMEGRP "xipMCLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point main_sequencer/syncd_fetch_done/ff2_0 (SLICE_X24Y11.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_sequencer/syncd_fetch_done/ff1_0 (FF)
  Destination:          main_sequencer/syncd_fetch_done/ff2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         f50_clk rising at 20.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: main_sequencer/syncd_fetch_done/ff1_0 to main_sequencer/syncd_fetch_done/ff2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.YQ      Tcko                  0.576   main_sequencer/syncd_fetch_done/ff1<0>
                                                       main_sequencer/syncd_fetch_done/ff1_0
    SLICE_X24Y11.BY      net (fanout=1)        0.514   main_sequencer/syncd_fetch_done/ff1<0>
    SLICE_X24Y11.CLK     Tckdi       (-Th)     0.237   main_sequencer/syncd_fetch_done/ff2<0>
                                                       main_sequencer/syncd_fetch_done/ff2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.339ns logic, 0.514ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point clk_reset/i_reset_sync/ff2_0 (SLICE_X26Y13.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_reset/i_reset_sync/ff1_0 (FF)
  Destination:          clk_reset/i_reset_sync/ff2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         f50_clk rising at 20.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_reset/i_reset_sync/ff1_0 to clk_reset/i_reset_sync/ff2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y12.YQ      Tcko                  0.576   clk_reset/i_reset_sync/ff1<0>
                                                       clk_reset/i_reset_sync/ff1_0
    SLICE_X26Y13.BY      net (fanout=1)        0.534   clk_reset/i_reset_sync/ff1<0>
    SLICE_X26Y13.CLK     Tckdi       (-Th)     0.237   clk_reset/i_reset_sync/ff2<0>
                                                       clk_reset/i_reset_sync/ff2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.339ns logic, 0.534ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point main_sequencer/syncd_dump_done/ff2_0 (SLICE_X20Y8.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_sequencer/syncd_dump_done/ff1_0 (FF)
  Destination:          main_sequencer/syncd_dump_done/ff2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.880ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         f50_clk rising at 20.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: main_sequencer/syncd_dump_done/ff1_0 to main_sequencer/syncd_dump_done/ff2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.YQ       Tcko                  0.576   main_sequencer/syncd_dump_done/ff1<0>
                                                       main_sequencer/syncd_dump_done/ff1_0
    SLICE_X20Y8.BY       net (fanout=1)        0.541   main_sequencer/syncd_dump_done/ff1<0>
    SLICE_X20Y8.CLK      Tckdi       (-Th)     0.237   main_sequencer/syncd_dump_done/ff2<0>
                                                       main_sequencer/syncd_dump_done/ff2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.880ns (0.339ns logic, 0.541ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xipMCLK = PERIOD TIMEGRP "xipMCLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: main_sequencer/dump_kick/SR
  Logical resource: main_sequencer/dump_kick/SR
  Location pin: SLICE_X22Y9.SR
  Clock network: clk_reset/i_reset_sync/ff2<0>
--------------------------------------------------------------------------------
Slack: 18.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: main_sequencer/dump_kick/SR
  Logical resource: main_sequencer/dump_kick/SR
  Location pin: SLICE_X22Y9.SR
  Clock network: clk_reset/i_reset_sync/ff2<0>
--------------------------------------------------------------------------------
Slack: 18.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: main_sequencer/fetch_kick/SR
  Logical resource: main_sequencer/fetch_kick/SR
  Location pin: SLICE_X24Y10.SR
  Clock network: clk_reset/i_reset_sync/ff2<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sccb_bridge_cgate_sccb1_latched = PERIOD TIMEGRP         
"sccb_bridge/cgate_sccb1/latched" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 982 paths analyzed, 313 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.560ns.
--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_d_3 (SLICE_X29Y0.G2), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_1 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.560ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_1 to sccb_bridge/r_seq_sio_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y3.XQ       Tcko                  0.720   sccb_bridge/r_sccb_next<1>
                                                       sccb_bridge/r_sccb_next_1
    SLICE_X28Y3.F2       net (fanout=5)        1.896   sccb_bridge/r_sccb_next<1>
    SLICE_X28Y3.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X26Y3.G4       net (fanout=5)        0.462   N7
    SLICE_X26Y3.Y        Tilo                  0.608   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X28Y5.G4       net (fanout=22)       0.533   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X28Y5.Y        Tilo                  0.608   sccb_bridge/r_seq_sio_d<2>
                                                       sccb_bridge/r_seq_sio_d_mux0000<2>1
    SLICE_X29Y0.G2       net (fanout=2)        0.492   N2
    SLICE_X29Y0.CLK      Tgck                  0.633   sccb_bridge/r_seq_sio_d_oe<8>
                                                       sccb_bridge/r_seq_sio_d_mux0000<3>1
                                                       sccb_bridge/r_seq_sio_d_3
    -------------------------------------------------  ---------------------------
    Total                                      6.560ns (3.177ns logic, 3.383ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_0 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.960ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_0 to sccb_bridge/r_seq_sio_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y3.YQ       Tcko                  0.720   sccb_bridge/r_sccb_next<1>
                                                       sccb_bridge/r_sccb_next_0
    SLICE_X28Y3.G2       net (fanout=7)        0.673   sccb_bridge/r_sccb_next<0>
    SLICE_X28Y3.Y        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0
    SLICE_X28Y3.F3       net (fanout=1)        0.015   sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0/O
    SLICE_X28Y3.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X26Y3.G4       net (fanout=5)        0.462   N7
    SLICE_X26Y3.Y        Tilo                  0.608   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X28Y5.G4       net (fanout=22)       0.533   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X28Y5.Y        Tilo                  0.608   sccb_bridge/r_seq_sio_d<2>
                                                       sccb_bridge/r_seq_sio_d_mux0000<2>1
    SLICE_X29Y0.G2       net (fanout=2)        0.492   N2
    SLICE_X29Y0.CLK      Tgck                  0.633   sccb_bridge/r_seq_sio_d_oe<8>
                                                       sccb_bridge/r_seq_sio_d_mux0000<3>1
                                                       sccb_bridge/r_seq_sio_d_3
    -------------------------------------------------  ---------------------------
    Total                                      5.960ns (3.785ns logic, 2.175ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_2 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.916ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_2 to sccb_bridge/r_seq_sio_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y2.YQ       Tcko                  0.720   sccb_bridge/r_sccb_next<7>
                                                       sccb_bridge/r_sccb_next_2
    SLICE_X28Y3.G1       net (fanout=4)        0.629   sccb_bridge/r_sccb_next<2>
    SLICE_X28Y3.Y        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0
    SLICE_X28Y3.F3       net (fanout=1)        0.015   sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0/O
    SLICE_X28Y3.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X26Y3.G4       net (fanout=5)        0.462   N7
    SLICE_X26Y3.Y        Tilo                  0.608   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X28Y5.G4       net (fanout=22)       0.533   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X28Y5.Y        Tilo                  0.608   sccb_bridge/r_seq_sio_d<2>
                                                       sccb_bridge/r_seq_sio_d_mux0000<2>1
    SLICE_X29Y0.G2       net (fanout=2)        0.492   N2
    SLICE_X29Y0.CLK      Tgck                  0.633   sccb_bridge/r_seq_sio_d_oe<8>
                                                       sccb_bridge/r_seq_sio_d_mux0000<3>1
                                                       sccb_bridge/r_seq_sio_d_3
    -------------------------------------------------  ---------------------------
    Total                                      5.916ns (3.785ns logic, 2.131ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_sccb_next_5 (SLICE_X31Y3.F4), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_wait_count_10 (FF)
  Destination:          sccb_bridge/r_sccb_next_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.436ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_wait_count_10 to sccb_bridge/r_sccb_next_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y3.XQ       Tcko                  0.720   sccb_bridge/r_wait_count<10>
                                                       sccb_bridge/r_wait_count_10
    SLICE_X39Y7.G1       net (fanout=2)        1.023   sccb_bridge/r_wait_count<10>
    SLICE_X39Y7.Y        Tilo                  0.551   sccb_bridge/r_wait_count<11>
                                                       sccb_bridge/r_sccb_state_cmp_eq000031
    SLICE_X36Y4.F1       net (fanout=14)       0.629   sccb_bridge/r_sccb_state_cmp_eq000031
    SLICE_X36Y4.X        Tilo                  0.608   sccb_bridge/r_sccb_state_cmp_eq0000
                                                       sccb_bridge/r_sccb_state_cmp_eq000043
    SLICE_X31Y3.G2       net (fanout=6)        1.706   sccb_bridge/r_sccb_state_cmp_eq0000
    SLICE_X31Y3.Y        Tilo                  0.551   sccb_bridge/r_sccb_next<5>
                                                       sccb_bridge/r_sccb_next_mux0000<3>_SW0
    SLICE_X31Y3.F4       net (fanout=1)        0.015   sccb_bridge/r_sccb_next_mux0000<3>_SW0/O
    SLICE_X31Y3.CLK      Tfck                  0.633   sccb_bridge/r_sccb_next<5>
                                                       sccb_bridge/r_sccb_next_mux0000<3>
                                                       sccb_bridge/r_sccb_next_5
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (3.063ns logic, 3.373ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_wait_count_3 (FF)
  Destination:          sccb_bridge/r_sccb_next_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.109ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_wait_count_3 to sccb_bridge/r_sccb_next_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y0.XQ       Tcko                  0.720   sccb_bridge/r_wait_count<3>
                                                       sccb_bridge/r_wait_count_3
    SLICE_X36Y4.G4       net (fanout=2)        1.188   sccb_bridge/r_wait_count<3>
    SLICE_X36Y4.Y        Tilo                  0.608   sccb_bridge/r_sccb_state_cmp_eq0000
                                                       sccb_bridge/r_sccb_state_cmp_eq000011
    SLICE_X36Y4.F4       net (fanout=14)       0.080   sccb_bridge/r_sccb_state_cmp_eq000011
    SLICE_X36Y4.X        Tilo                  0.608   sccb_bridge/r_sccb_state_cmp_eq0000
                                                       sccb_bridge/r_sccb_state_cmp_eq000043
    SLICE_X31Y3.G2       net (fanout=6)        1.706   sccb_bridge/r_sccb_state_cmp_eq0000
    SLICE_X31Y3.Y        Tilo                  0.551   sccb_bridge/r_sccb_next<5>
                                                       sccb_bridge/r_sccb_next_mux0000<3>_SW0
    SLICE_X31Y3.F4       net (fanout=1)        0.015   sccb_bridge/r_sccb_next_mux0000<3>_SW0/O
    SLICE_X31Y3.CLK      Tfck                  0.633   sccb_bridge/r_sccb_next<5>
                                                       sccb_bridge/r_sccb_next_mux0000<3>
                                                       sccb_bridge/r_sccb_next_5
    -------------------------------------------------  ---------------------------
    Total                                      6.109ns (3.120ns logic, 2.989ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_wait_count_2 (FF)
  Destination:          sccb_bridge/r_sccb_next_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.052ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_wait_count_2 to sccb_bridge/r_sccb_next_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y0.YQ       Tcko                  0.720   sccb_bridge/r_wait_count<3>
                                                       sccb_bridge/r_wait_count_2
    SLICE_X36Y4.G3       net (fanout=2)        1.131   sccb_bridge/r_wait_count<2>
    SLICE_X36Y4.Y        Tilo                  0.608   sccb_bridge/r_sccb_state_cmp_eq0000
                                                       sccb_bridge/r_sccb_state_cmp_eq000011
    SLICE_X36Y4.F4       net (fanout=14)       0.080   sccb_bridge/r_sccb_state_cmp_eq000011
    SLICE_X36Y4.X        Tilo                  0.608   sccb_bridge/r_sccb_state_cmp_eq0000
                                                       sccb_bridge/r_sccb_state_cmp_eq000043
    SLICE_X31Y3.G2       net (fanout=6)        1.706   sccb_bridge/r_sccb_state_cmp_eq0000
    SLICE_X31Y3.Y        Tilo                  0.551   sccb_bridge/r_sccb_next<5>
                                                       sccb_bridge/r_sccb_next_mux0000<3>_SW0
    SLICE_X31Y3.F4       net (fanout=1)        0.015   sccb_bridge/r_sccb_next_mux0000<3>_SW0/O
    SLICE_X31Y3.CLK      Tfck                  0.633   sccb_bridge/r_sccb_next<5>
                                                       sccb_bridge/r_sccb_next_mux0000<3>
                                                       sccb_bridge/r_sccb_next_5
    -------------------------------------------------  ---------------------------
    Total                                      6.052ns (3.120ns logic, 2.932ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_sccb_next_2 (SLICE_X30Y2.G2), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_wait_count_10 (FF)
  Destination:          sccb_bridge/r_sccb_next_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.389ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_wait_count_10 to sccb_bridge/r_sccb_next_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y3.XQ       Tcko                  0.720   sccb_bridge/r_wait_count<10>
                                                       sccb_bridge/r_wait_count_10
    SLICE_X39Y7.G1       net (fanout=2)        1.023   sccb_bridge/r_wait_count<10>
    SLICE_X39Y7.Y        Tilo                  0.551   sccb_bridge/r_wait_count<11>
                                                       sccb_bridge/r_sccb_state_cmp_eq000031
    SLICE_X36Y4.F1       net (fanout=14)       0.629   sccb_bridge/r_sccb_state_cmp_eq000031
    SLICE_X36Y4.X        Tilo                  0.608   sccb_bridge/r_sccb_state_cmp_eq0000
                                                       sccb_bridge/r_sccb_state_cmp_eq000043
    SLICE_X30Y2.G2       net (fanout=6)        2.168   sccb_bridge/r_sccb_state_cmp_eq0000
    SLICE_X30Y2.CLK      Tgck                  0.690   sccb_bridge/r_sccb_next<7>
                                                       sccb_bridge/r_sccb_next_mux0000<6>
                                                       sccb_bridge/r_sccb_next_2
    -------------------------------------------------  ---------------------------
    Total                                      6.389ns (2.569ns logic, 3.820ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_wait_count_3 (FF)
  Destination:          sccb_bridge/r_sccb_next_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.062ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_wait_count_3 to sccb_bridge/r_sccb_next_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y0.XQ       Tcko                  0.720   sccb_bridge/r_wait_count<3>
                                                       sccb_bridge/r_wait_count_3
    SLICE_X36Y4.G4       net (fanout=2)        1.188   sccb_bridge/r_wait_count<3>
    SLICE_X36Y4.Y        Tilo                  0.608   sccb_bridge/r_sccb_state_cmp_eq0000
                                                       sccb_bridge/r_sccb_state_cmp_eq000011
    SLICE_X36Y4.F4       net (fanout=14)       0.080   sccb_bridge/r_sccb_state_cmp_eq000011
    SLICE_X36Y4.X        Tilo                  0.608   sccb_bridge/r_sccb_state_cmp_eq0000
                                                       sccb_bridge/r_sccb_state_cmp_eq000043
    SLICE_X30Y2.G2       net (fanout=6)        2.168   sccb_bridge/r_sccb_state_cmp_eq0000
    SLICE_X30Y2.CLK      Tgck                  0.690   sccb_bridge/r_sccb_next<7>
                                                       sccb_bridge/r_sccb_next_mux0000<6>
                                                       sccb_bridge/r_sccb_next_2
    -------------------------------------------------  ---------------------------
    Total                                      6.062ns (2.626ns logic, 3.436ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_wait_count_2 (FF)
  Destination:          sccb_bridge/r_sccb_next_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.005ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_wait_count_2 to sccb_bridge/r_sccb_next_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y0.YQ       Tcko                  0.720   sccb_bridge/r_wait_count<3>
                                                       sccb_bridge/r_wait_count_2
    SLICE_X36Y4.G3       net (fanout=2)        1.131   sccb_bridge/r_wait_count<2>
    SLICE_X36Y4.Y        Tilo                  0.608   sccb_bridge/r_sccb_state_cmp_eq0000
                                                       sccb_bridge/r_sccb_state_cmp_eq000011
    SLICE_X36Y4.F4       net (fanout=14)       0.080   sccb_bridge/r_sccb_state_cmp_eq000011
    SLICE_X36Y4.X        Tilo                  0.608   sccb_bridge/r_sccb_state_cmp_eq0000
                                                       sccb_bridge/r_sccb_state_cmp_eq000043
    SLICE_X30Y2.G2       net (fanout=6)        2.168   sccb_bridge/r_sccb_state_cmp_eq0000
    SLICE_X30Y2.CLK      Tgck                  0.690   sccb_bridge/r_sccb_next<7>
                                                       sccb_bridge/r_sccb_next_mux0000<6>
                                                       sccb_bridge/r_sccb_next_2
    -------------------------------------------------  ---------------------------
    Total                                      6.005ns (2.626ns logic, 3.379ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sccb_bridge_cgate_sccb1_latched = PERIOD TIMEGRP
        "sccb_bridge/cgate_sccb1/latched" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_d_oe_6 (SLICE_X25Y0.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sccb_bridge/r_seq_sio_d_oe_5 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_oe_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 40.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sccb_bridge/r_seq_sio_d_oe_5 to sccb_bridge/r_seq_sio_d_oe_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y0.XQ       Tcko                  0.576   sccb_bridge/r_seq_sio_d_oe<5>
                                                       sccb_bridge/r_seq_sio_d_oe_5
    SLICE_X25Y0.G4       net (fanout=1)        0.290   sccb_bridge/r_seq_sio_d_oe<5>
    SLICE_X25Y0.CLK      Tckg        (-Th)    -0.061   sccb_bridge/r_seq_sio_d_oe<7>
                                                       sccb_bridge/r_seq_sio_d_oe_mux0000<6>1
                                                       sccb_bridge/r_seq_sio_d_oe_6
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.637ns logic, 0.290ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_d_17 (SLICE_X29Y7.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.932ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sccb_bridge/r_seq_sio_d_16 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 40.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sccb_bridge/r_seq_sio_d_16 to sccb_bridge/r_seq_sio_d_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y4.XQ       Tcko                  0.576   sccb_bridge/r_seq_sio_d<16>
                                                       sccb_bridge/r_seq_sio_d_16
    SLICE_X29Y7.F3       net (fanout=1)        0.295   sccb_bridge/r_seq_sio_d<16>
    SLICE_X29Y7.CLK      Tckf        (-Th)    -0.061   sccb_bridge/r_seq_sio_d<17>
                                                       sccb_bridge/r_seq_sio_d_mux0000<17>21
                                                       sccb_bridge/r_seq_sio_d_17
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.637ns logic, 0.295ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_d_oe_15 (SLICE_X29Y11.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.934ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sccb_bridge/r_seq_sio_d_oe_14 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_oe_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.934ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 40.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sccb_bridge/r_seq_sio_d_oe_14 to sccb_bridge/r_seq_sio_d_oe_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y11.YQ      Tcko                  0.576   sccb_bridge/r_seq_sio_d_oe<15>
                                                       sccb_bridge/r_seq_sio_d_oe_14
    SLICE_X29Y11.F4      net (fanout=1)        0.297   sccb_bridge/r_seq_sio_d_oe<14>
    SLICE_X29Y11.CLK     Tckf        (-Th)    -0.061   sccb_bridge/r_seq_sio_d_oe<15>
                                                       sccb_bridge/r_seq_sio_d_oe_mux0000<15>1
                                                       sccb_bridge/r_seq_sio_d_oe_15
    -------------------------------------------------  ---------------------------
    Total                                      0.934ns (0.637ns logic, 0.297ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sccb_bridge_cgate_sccb1_latched = PERIOD TIMEGRP
        "sccb_bridge/cgate_sccb1/latched" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: sccb_bridge/r_wait_count<0>/SR
  Logical resource: sccb_bridge/r_wait_count_0/SR
  Location pin: SLICE_X39Y4.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: sccb_bridge/r_wait_count<0>/SR
  Logical resource: sccb_bridge/r_wait_count_0/SR
  Location pin: SLICE_X39Y4.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: sccb_bridge/r_seq_sio_d<17>/SR
  Logical resource: sccb_bridge/r_seq_sio_d_17/SR
  Location pin: SLICE_X29Y7.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sccb_bridge_cgate_sccb2_latched = PERIOD TIMEGRP         
"sccb_bridge/cgate_sccb2/latched" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.514ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sccb_bridge_cgate_sccb2_latched = PERIOD TIMEGRP
        "sccb_bridge/cgate_sccb2/latched" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.486ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.757ns (Tcl)
  Physical resource: xopCAM_SIO_C/OTCLK1
  Logical resource: sccb_bridge/r_sio_c/CK
  Location pin: B10.OTCLK1
  Clock network: sccb_bridge/w_sccb_gwclk
--------------------------------------------------------------------------------
Slack: 38.486ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.757ns (Tch)
  Physical resource: xopCAM_SIO_C/OTCLK1
  Logical resource: sccb_bridge/r_sio_c/CK
  Location pin: B10.OTCLK1
  Clock network: sccb_bridge/w_sccb_gwclk
--------------------------------------------------------------------------------
Slack: 38.486ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.514ns (660.502MHz) (Tcp)
  Physical resource: xopCAM_SIO_C/OTCLK1
  Logical resource: sccb_bridge/r_sio_c/CK
  Location pin: B10.OTCLK1
  Clock network: sccb_bridge/w_sccb_gwclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xipCAM_PCLK = PERIOD TIMEGRP "xipCAM_PCLK" 25 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1937 paths analyzed, 434 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.656ns.
--------------------------------------------------------------------------------

Paths for end point pixel_buffer/s0_WD_26 (SLICE_X3Y26.G1), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_1 (FF)
  Destination:          pixel_buffer/s0_WD_26 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.654ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.296 - 0.298)
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_1 to pixel_buffer/s0_WD_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.XQ      Tcko                  0.720   pixel_buffer/s0_Addr<1>
                                                       pixel_buffer/s0_Addr_1
    SLICE_X12Y25.F2      net (fanout=5)        2.064   pixel_buffer/s0_Addr<1>
    SLICE_X12Y25.COUT    Topcyf                1.084   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.XB      Tcinxb                0.440   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X8Y27.G4       net (fanout=4)        1.207   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X8Y27.Y        Tilo                  0.608   pixel_buffer/s0_WD<7>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X3Y26.G1       net (fanout=16)       1.898   pixel_buffer/N3
    SLICE_X3Y26.CLK      Tgck                  0.633   pixel_buffer/s0_WD<27>
                                                       pixel_buffer/s0_WD_mux0000<26>1
                                                       pixel_buffer/s0_WD_26
    -------------------------------------------------  ---------------------------
    Total                                      8.654ns (3.485ns logic, 5.169ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_3 (FF)
  Destination:          pixel_buffer/s0_WD_26 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.528ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_3 to pixel_buffer/s0_WD_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.XQ      Tcko                  0.720   pixel_buffer/s0_Addr<3>
                                                       pixel_buffer/s0_Addr_3
    SLICE_X12Y24.G2      net (fanout=5)        1.806   pixel_buffer/s0_Addr<3>
    SLICE_X12Y24.COUT    Topcyg                1.096   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<1>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
    SLICE_X12Y25.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
    SLICE_X12Y25.COUT    Tbyp                  0.120   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.XB      Tcinxb                0.440   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X8Y27.G4       net (fanout=4)        1.207   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X8Y27.Y        Tilo                  0.608   pixel_buffer/s0_WD<7>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X3Y26.G1       net (fanout=16)       1.898   pixel_buffer/N3
    SLICE_X3Y26.CLK      Tgck                  0.633   pixel_buffer/s0_WD<27>
                                                       pixel_buffer/s0_WD_mux0000<26>1
                                                       pixel_buffer/s0_WD_26
    -------------------------------------------------  ---------------------------
    Total                                      8.528ns (3.617ns logic, 4.911ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_11 (FF)
  Destination:          pixel_buffer/s0_WD_26 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.426ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.296 - 0.298)
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_11 to pixel_buffer/s0_WD_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.XQ      Tcko                  0.720   pixel_buffer/s0_Addr<11>
                                                       pixel_buffer/s0_Addr_11
    SLICE_X12Y25.F4      net (fanout=5)        1.836   pixel_buffer/s0_Addr<11>
    SLICE_X12Y25.COUT    Topcyf                1.084   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.XB      Tcinxb                0.440   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X8Y27.G4       net (fanout=4)        1.207   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X8Y27.Y        Tilo                  0.608   pixel_buffer/s0_WD<7>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X3Y26.G1       net (fanout=16)       1.898   pixel_buffer/N3
    SLICE_X3Y26.CLK      Tgck                  0.633   pixel_buffer/s0_WD<27>
                                                       pixel_buffer/s0_WD_mux0000<26>1
                                                       pixel_buffer/s0_WD_26
    -------------------------------------------------  ---------------------------
    Total                                      8.426ns (3.485ns logic, 4.941ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/s0_WD_15 (SLICE_X3Y22.F4), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_1 (FF)
  Destination:          pixel_buffer/s0_WD_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.436 - 0.438)
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_1 to pixel_buffer/s0_WD_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.XQ      Tcko                  0.720   pixel_buffer/s0_Addr<1>
                                                       pixel_buffer/s0_Addr_1
    SLICE_X12Y25.F2      net (fanout=5)        2.064   pixel_buffer/s0_Addr<1>
    SLICE_X12Y25.COUT    Topcyf                1.084   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.XB      Tcinxb                0.440   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X8Y27.G4       net (fanout=4)        1.207   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X8Y27.Y        Tilo                  0.608   pixel_buffer/s0_WD<7>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X3Y22.F4       net (fanout=16)       1.708   pixel_buffer/N3
    SLICE_X3Y22.CLK      Tfck                  0.633   pixel_buffer/s0_WD<15>
                                                       pixel_buffer/s0_WD_mux0000<15>1
                                                       pixel_buffer/s0_WD_15
    -------------------------------------------------  ---------------------------
    Total                                      8.464ns (3.485ns logic, 4.979ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_3 (FF)
  Destination:          pixel_buffer/s0_WD_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.338ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_3 to pixel_buffer/s0_WD_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.XQ      Tcko                  0.720   pixel_buffer/s0_Addr<3>
                                                       pixel_buffer/s0_Addr_3
    SLICE_X12Y24.G2      net (fanout=5)        1.806   pixel_buffer/s0_Addr<3>
    SLICE_X12Y24.COUT    Topcyg                1.096   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<1>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
    SLICE_X12Y25.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
    SLICE_X12Y25.COUT    Tbyp                  0.120   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.XB      Tcinxb                0.440   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X8Y27.G4       net (fanout=4)        1.207   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X8Y27.Y        Tilo                  0.608   pixel_buffer/s0_WD<7>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X3Y22.F4       net (fanout=16)       1.708   pixel_buffer/N3
    SLICE_X3Y22.CLK      Tfck                  0.633   pixel_buffer/s0_WD<15>
                                                       pixel_buffer/s0_WD_mux0000<15>1
                                                       pixel_buffer/s0_WD_15
    -------------------------------------------------  ---------------------------
    Total                                      8.338ns (3.617ns logic, 4.721ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_11 (FF)
  Destination:          pixel_buffer/s0_WD_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.236ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.436 - 0.438)
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_11 to pixel_buffer/s0_WD_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.XQ      Tcko                  0.720   pixel_buffer/s0_Addr<11>
                                                       pixel_buffer/s0_Addr_11
    SLICE_X12Y25.F4      net (fanout=5)        1.836   pixel_buffer/s0_Addr<11>
    SLICE_X12Y25.COUT    Topcyf                1.084   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.XB      Tcinxb                0.440   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X8Y27.G4       net (fanout=4)        1.207   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X8Y27.Y        Tilo                  0.608   pixel_buffer/s0_WD<7>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X3Y22.F4       net (fanout=16)       1.708   pixel_buffer/N3
    SLICE_X3Y22.CLK      Tfck                  0.633   pixel_buffer/s0_WD<15>
                                                       pixel_buffer/s0_WD_mux0000<15>1
                                                       pixel_buffer/s0_WD_15
    -------------------------------------------------  ---------------------------
    Total                                      8.236ns (3.485ns logic, 4.751ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/s0_WD_24 (SLICE_X7Y30.G3), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_1 (FF)
  Destination:          pixel_buffer/s0_WD_24 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.299ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.297 - 0.298)
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_1 to pixel_buffer/s0_WD_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.XQ      Tcko                  0.720   pixel_buffer/s0_Addr<1>
                                                       pixel_buffer/s0_Addr_1
    SLICE_X12Y25.F2      net (fanout=5)        2.064   pixel_buffer/s0_Addr<1>
    SLICE_X12Y25.COUT    Topcyf                1.084   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.XB      Tcinxb                0.440   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X8Y27.G4       net (fanout=4)        1.207   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X8Y27.Y        Tilo                  0.608   pixel_buffer/s0_WD<7>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X7Y30.G3       net (fanout=16)       1.543   pixel_buffer/N3
    SLICE_X7Y30.CLK      Tgck                  0.633   pixel_buffer/s0_WD<25>
                                                       pixel_buffer/s0_WD_mux0000<24>1
                                                       pixel_buffer/s0_WD_24
    -------------------------------------------------  ---------------------------
    Total                                      8.299ns (3.485ns logic, 4.814ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_3 (FF)
  Destination:          pixel_buffer/s0_WD_24 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.173ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_3 to pixel_buffer/s0_WD_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.XQ      Tcko                  0.720   pixel_buffer/s0_Addr<3>
                                                       pixel_buffer/s0_Addr_3
    SLICE_X12Y24.G2      net (fanout=5)        1.806   pixel_buffer/s0_Addr<3>
    SLICE_X12Y24.COUT    Topcyg                1.096   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<1>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
    SLICE_X12Y25.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
    SLICE_X12Y25.COUT    Tbyp                  0.120   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.XB      Tcinxb                0.440   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X8Y27.G4       net (fanout=4)        1.207   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X8Y27.Y        Tilo                  0.608   pixel_buffer/s0_WD<7>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X7Y30.G3       net (fanout=16)       1.543   pixel_buffer/N3
    SLICE_X7Y30.CLK      Tgck                  0.633   pixel_buffer/s0_WD<25>
                                                       pixel_buffer/s0_WD_mux0000<24>1
                                                       pixel_buffer/s0_WD_24
    -------------------------------------------------  ---------------------------
    Total                                      8.173ns (3.617ns logic, 4.556ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_11 (FF)
  Destination:          pixel_buffer/s0_WD_24 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.071ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.297 - 0.298)
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_11 to pixel_buffer/s0_WD_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.XQ      Tcko                  0.720   pixel_buffer/s0_Addr<11>
                                                       pixel_buffer/s0_Addr_11
    SLICE_X12Y25.F4      net (fanout=5)        1.836   pixel_buffer/s0_Addr<11>
    SLICE_X12Y25.COUT    Topcyf                1.084   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X12Y26.XB      Tcinxb                0.440   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X8Y27.G4       net (fanout=4)        1.207   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X8Y27.Y        Tilo                  0.608   pixel_buffer/s0_WD<7>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X7Y30.G3       net (fanout=16)       1.543   pixel_buffer/N3
    SLICE_X7Y30.CLK      Tgck                  0.633   pixel_buffer/s0_WD<25>
                                                       pixel_buffer/s0_WD_mux0000<24>1
                                                       pixel_buffer/s0_WD_24
    -------------------------------------------------  ---------------------------
    Total                                      8.071ns (3.485ns logic, 4.586ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xipCAM_PCLK = PERIOD TIMEGRP "xipCAM_PCLK" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_data_buffer_19 (SLICE_X4Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixel_buffer/r_data_buffer_27 (FF)
  Destination:          pixel_buffer/r_data_buffer_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 40.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixel_buffer/r_data_buffer_27 to pixel_buffer/r_data_buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.XQ       Tcko                  0.576   pixel_buffer/r_data_buffer<27>
                                                       pixel_buffer/r_data_buffer_27
    SLICE_X4Y25.BX       net (fanout=2)        0.522   pixel_buffer/r_data_buffer<27>
    SLICE_X4Y25.CLK      Tckdi       (-Th)     0.283   pixel_buffer/r_data_buffer<19>
                                                       pixel_buffer/r_data_buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.293ns logic, 0.522ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_data_buffer_23 (SLICE_X7Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixel_buffer/r_data_buffer_31 (FF)
  Destination:          pixel_buffer/r_data_buffer_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.818ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 40.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixel_buffer/r_data_buffer_31 to pixel_buffer/r_data_buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.XQ       Tcko                  0.576   pixel_buffer/r_data_buffer<31>
                                                       pixel_buffer/r_data_buffer_31
    SLICE_X7Y27.BX       net (fanout=2)        0.525   pixel_buffer/r_data_buffer<31>
    SLICE_X7Y27.CLK      Tckdi       (-Th)     0.283   pixel_buffer/r_data_buffer<23>
                                                       pixel_buffer/r_data_buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      0.818ns (0.293ns logic, 0.525ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_data_buffer_15 (SLICE_X8Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.825ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixel_buffer/r_data_buffer_23 (FF)
  Destination:          pixel_buffer/r_data_buffer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.298 - 0.297)
  Source Clock:         pixel_clk rising at 40.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixel_buffer/r_data_buffer_23 to pixel_buffer/r_data_buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.XQ       Tcko                  0.576   pixel_buffer/r_data_buffer<23>
                                                       pixel_buffer/r_data_buffer_23
    SLICE_X8Y26.BX       net (fanout=2)        0.533   pixel_buffer/r_data_buffer<23>
    SLICE_X8Y26.CLK      Tckdi       (-Th)     0.283   pixel_buffer/r_data_buffer<15>
                                                       pixel_buffer/r_data_buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.293ns logic, 0.533ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xipCAM_PCLK = PERIOD TIMEGRP "xipCAM_PCLK" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: pixel_buffer/vsync_cnt<0>/SR
  Logical resource: pixel_buffer/vsync_cnt_0/SR
  Location pin: SLICE_X36Y22.SR
  Clock network: clk_reset/i_reset_p/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: pixel_buffer/vsync_cnt<0>/SR
  Logical resource: pixel_buffer/vsync_cnt_0/SR
  Location pin: SLICE_X36Y22.SR
  Clock network: clk_reset/i_reset_p/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: pixel_buffer/vsync_cnt<0>/SR
  Logical resource: pixel_buffer/vsync_cnt_1/SR
  Location pin: SLICE_X36Y22.SR
  Clock network: clk_reset/i_reset_p/reset2_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CAM_INPUTS" OFFSET = IN 30 ns BEFORE COMP 
"xipCAM_PCLK" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.559ns.
--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_DATA_pre_4 (SLICE_X16Y41.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.441ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_D<4> (PAD)
  Destination:          pixel_buffer/r_DATA_pre_4 (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      3.970ns (Levels of Logic = 1)
  Clock Path Delay:     2.411ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_D<4> to pixel_buffer/r_DATA_pre_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D10.I                Tiopi                 1.938   xipCAM_D<4>
                                                       xipCAM_D<4>
                                                       xipCAM_D_4_IBUF
    SLICE_X16Y41.BY      net (fanout=1)        1.771   xipCAM_D_4_IBUF
    SLICE_X16Y41.CLK     Tdick                 0.261   pixel_buffer/r_DATA_pre<5>
                                                       pixel_buffer/r_DATA_pre_4
    -------------------------------------------------  ---------------------------
    Total                                      3.970ns (2.199ns logic, 1.771ns route)
                                                       (55.4% logic, 44.6% route)

  Minimum Clock Path: xipCAM_PCLK to pixel_buffer/r_DATA_pre_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.550   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X16Y41.CLK     net (fanout=86)       0.859   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.411ns (1.551ns logic, 0.860ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_DATA_pre_0 (SLICE_X11Y41.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.685ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_D<0> (PAD)
  Destination:          pixel_buffer/r_DATA_pre_0 (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      3.726ns (Levels of Logic = 1)
  Clock Path Delay:     2.411ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_D<0> to pixel_buffer/r_DATA_pre_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A7.I                 Tiopi                 1.938   xipCAM_D<0>
                                                       xipCAM_D<0>
                                                       xipCAM_D_0_IBUF
    SLICE_X11Y41.BY      net (fanout=1)        1.527   xipCAM_D_0_IBUF
    SLICE_X11Y41.CLK     Tdick                 0.261   pixel_buffer/r_DATA_pre<1>
                                                       pixel_buffer/r_DATA_pre_0
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (2.199ns logic, 1.527ns route)
                                                       (59.0% logic, 41.0% route)

  Minimum Clock Path: xipCAM_PCLK to pixel_buffer/r_DATA_pre_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.550   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X11Y41.CLK     net (fanout=86)       0.859   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.411ns (1.551ns logic, 0.860ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_DATA_pre_2 (SLICE_X4Y41.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.732ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_D<2> (PAD)
  Destination:          pixel_buffer/r_DATA_pre_2 (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      3.679ns (Levels of Logic = 1)
  Clock Path Delay:     2.411ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_D<2> to pixel_buffer/r_DATA_pre_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B5.I                 Tiopi                 1.938   xipCAM_D<2>
                                                       xipCAM_D<2>
                                                       xipCAM_D_2_IBUF
    SLICE_X4Y41.BY       net (fanout=1)        1.480   xipCAM_D_2_IBUF
    SLICE_X4Y41.CLK      Tdick                 0.261   pixel_buffer/r_DATA_pre<3>
                                                       pixel_buffer/r_DATA_pre_2
    -------------------------------------------------  ---------------------------
    Total                                      3.679ns (2.199ns logic, 1.480ns route)
                                                       (59.8% logic, 40.2% route)

  Minimum Clock Path: xipCAM_PCLK to pixel_buffer/r_DATA_pre_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.550   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X4Y41.CLK      net (fanout=86)       0.859   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.411ns (1.551ns logic, 0.860ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "CAM_INPUTS" OFFSET = IN 30 ns BEFORE COMP "xipCAM_PCLK" "RISING";
--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_VSYNC (SLICE_X36Y47.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.170ns (data path - clock path + uncertainty)
  Source:               xipCAM_VSYNC (PAD)
  Destination:          pixel_buffer/r_VSYNC (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Data Path Delay:      1.781ns (Levels of Logic = 1)
  Clock Path Delay:     2.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_VSYNC to pixel_buffer/r_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A13.I                Tiopi                 1.550   xipCAM_VSYNC
                                                       xipCAM_VSYNC
                                                       xipCAM_VSYNC_IBUF
    SLICE_X36Y47.BY      net (fanout=1)        0.468   xipCAM_VSYNC_IBUF
    SLICE_X36Y47.CLK     Tckdi       (-Th)     0.237   pixel_buffer/r_VSYNC
                                                       pixel_buffer/r_VSYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.781ns (1.313ns logic, 0.468ns route)
                                                       (73.7% logic, 26.3% route)

  Maximum Clock Path: xipCAM_PCLK to pixel_buffer/r_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.938   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X36Y47.CLK     net (fanout=86)       1.011   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (1.939ns logic, 1.012ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_DATA_pre_1 (SLICE_X11Y41.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.916ns (data path - clock path + uncertainty)
  Source:               xipCAM_D<1> (PAD)
  Destination:          pixel_buffer/r_DATA_pre_1 (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Data Path Delay:      2.034ns (Levels of Logic = 1)
  Clock Path Delay:     2.950ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_D<1> to pixel_buffer/r_DATA_pre_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B6.I                 Tiopi                 1.550   xipCAM_D<1>
                                                       xipCAM_D<1>
                                                       xipCAM_D_1_IBUF
    SLICE_X11Y41.BX      net (fanout=1)        0.767   xipCAM_D_1_IBUF
    SLICE_X11Y41.CLK     Tckdi       (-Th)     0.283   pixel_buffer/r_DATA_pre<1>
                                                       pixel_buffer/r_DATA_pre_1
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (1.267ns logic, 0.767ns route)
                                                       (62.3% logic, 37.7% route)

  Maximum Clock Path: xipCAM_PCLK to pixel_buffer/r_DATA_pre_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.938   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X11Y41.CLK     net (fanout=86)       1.010   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.939ns logic, 1.011ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_DATA_pre_5 (SLICE_X16Y41.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.913ns (data path - clock path + uncertainty)
  Source:               xipCAM_D<5> (PAD)
  Destination:          pixel_buffer/r_DATA_pre_5 (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Data Path Delay:      2.037ns (Levels of Logic = 1)
  Clock Path Delay:     2.950ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_D<5> to pixel_buffer/r_DATA_pre_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D8.I                 Tiopi                 1.550   xipCAM_D<5>
                                                       xipCAM_D<5>
                                                       xipCAM_D_5_IBUF
    SLICE_X16Y41.BX      net (fanout=1)        0.770   xipCAM_D_5_IBUF
    SLICE_X16Y41.CLK     Tckdi       (-Th)     0.283   pixel_buffer/r_DATA_pre<5>
                                                       pixel_buffer/r_DATA_pre_5
    -------------------------------------------------  ---------------------------
    Total                                      2.037ns (1.267ns logic, 0.770ns route)
                                                       (62.2% logic, 37.8% route)

  Maximum Clock Path: xipCAM_PCLK to pixel_buffer/r_DATA_pre_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.938   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X16Y41.CLK     net (fanout=86)       1.010   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.939ns logic, 1.011ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock xipCAM_PCLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
xipCAM_D<0> |    1.315(R)|    0.415(R)|pixel_clk         |   0.000|
xipCAM_D<1> |    0.688(R)|    0.916(R)|pixel_clk         |   0.000|
xipCAM_D<2> |    1.268(R)|    0.453(R)|pixel_clk         |   0.000|
xipCAM_D<3> |    1.162(R)|    0.537(R)|pixel_clk         |   0.000|
xipCAM_D<4> |    1.559(R)|    0.220(R)|pixel_clk         |   0.000|
xipCAM_D<5> |    0.692(R)|    0.913(R)|pixel_clk         |   0.000|
xipCAM_D<6> |    1.213(R)|    0.497(R)|pixel_clk         |   0.000|
xipCAM_D<7> |    1.040(R)|    0.635(R)|pixel_clk         |   0.000|
xipCAM_HREF |    1.093(R)|    0.593(R)|pixel_clk         |   0.000|
xipCAM_VSYNC|    0.373(R)|    1.170(R)|pixel_clk         |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock xipCAM_PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xipCAM_PCLK    |    8.656|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xipMCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xipMCLK        |    3.687|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7303 paths, 0 nets, and 2262 connections

Design statistics:
   Minimum period:   8.891ns{1}   (Maximum frequency: 112.473MHz)
   Minimum input required time before clock:   1.559ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed WED 20 MAR 22:9:42 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



