{"vcs1":{"timestamp_begin":1747331936.680878977, "rt":8.26, "ut":8.30, "st":0.67}}
{"vcselab":{"timestamp_begin":1747331945.020021555, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747331945.463229687, "rt":0.45, "ut":0.20, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747331936.054129970}
{"VCS_COMP_START_TIME": 1747331936.054129970}
{"VCS_COMP_END_TIME": 1747331946.061598540}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 484224}}
{"vcselab": {"peak_mem": 183888}}
