
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000014  00800100  00001f12  00001fa6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001f12  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000ce  00800114  00800114  00001fba  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00001fbc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00002688  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000240  00000000  00000000  00002710  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000051f9  00000000  00000000  00002950  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001107  00000000  00000000  00007b49  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000015a8  00000000  00000000  00008c50  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000008fc  00000000  00000000  0000a1f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000d1c  00000000  00000000  0000aaf4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000183d  00000000  00000000  0000b810  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       8:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      10:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      14:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      18:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      1c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      20:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      24:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      28:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      2c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      30:	0c 94 65 0d 	jmp	0x1aca	; 0x1aca <__vector_12>
      34:	0c 94 96 0d 	jmp	0x1b2c	; 0x1b2c <__vector_13>
      38:	0c 94 c7 0d 	jmp	0x1b8e	; 0x1b8e <__vector_14>
      3c:	0c 94 8b 0e 	jmp	0x1d16	; 0x1d16 <__vector_15>
      40:	0c 94 32 0d 	jmp	0x1a64	; 0x1a64 <__vector_16>
      44:	0c 94 3c 0d 	jmp	0x1a78	; 0x1a78 <__vector_17>
      48:	0c 94 99 00 	jmp	0x132	; 0x132 <__vector_18>
      4c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      50:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      54:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      58:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      5c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      60:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      64:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      68:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      6c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      70:	0c 94 f8 0d 	jmp	0x1bf0	; 0x1bf0 <__vector_28>
      74:	0c 94 29 0e 	jmp	0x1c52	; 0x1c52 <__vector_29>
      78:	0c 94 5a 0e 	jmp	0x1cb4	; 0x1cb4 <__vector_30>
      7c:	0c 94 95 0e 	jmp	0x1d2a	; 0x1d2a <__vector_31>
      80:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      84:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      88:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      8c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      90:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	11 e0       	ldi	r17, 0x01	; 1
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e2 e1       	ldi	r30, 0x12	; 18
      a8:	ff e1       	ldi	r31, 0x1F	; 31
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a4 31       	cpi	r26, 0x14	; 20
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>
      ba:	1b be       	out	0x3b, r1	; 59

000000bc <__do_clear_bss>:
      bc:	11 e0       	ldi	r17, 0x01	; 1
      be:	a4 e1       	ldi	r26, 0x14	; 20
      c0:	b1 e0       	ldi	r27, 0x01	; 1
      c2:	01 c0       	rjmp	.+2      	; 0xc6 <.do_clear_bss_start>

000000c4 <.do_clear_bss_loop>:
      c4:	1d 92       	st	X+, r1

000000c6 <.do_clear_bss_start>:
      c6:	a2 3e       	cpi	r26, 0xE2	; 226
      c8:	b1 07       	cpc	r27, r17
      ca:	e1 f7       	brne	.-8      	; 0xc4 <.do_clear_bss_loop>
      cc:	0e 94 6c 00 	call	0xd8	; 0xd8 <main>
      d0:	0c 94 87 0f 	jmp	0x1f0e	; 0x1f0e <_exit>

000000d4 <__bad_interrupt>:
      d4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d8 <main>:
#include "includes/GlobalIncludes.h"


int main(void){
	
	main_init();
      d8:	0e 94 0a 0d 	call	0x1a14	; 0x1a14 <main_init>
	
	while(1){	
		//wdt_reset();
		EventHandleEvent();
      dc:	0e 94 a4 0b 	call	0x1748	; 0x1748 <EventHandleEvent>
      e0:	fd cf       	rjmp	.-6      	; 0xdc <main+0x4>

000000e2 <button_init>:
#include "../includes/Button.h"


void button_init( void )
{
	button_pressed=0x00;
      e2:	10 92 63 01 	sts	0x0163, r1
      e6:	10 92 62 01 	sts	0x0162, r1
	/* ToDo: All pins on tri-state High impedance */
}
      ea:	08 95       	ret

000000ec <buzzer_init>:
#include <avr/io.h>
#include "../includes/Buzzer.h"

void buzzer_init( void )
{
	BUZZER_DD|=(0x01)<<BUZZER_PIN;
      ec:	08 9a       	sbi	0x01, 0	; 1
}
      ee:	08 95       	ret

000000f0 <buzzer_on>:

void buzzer_on( void )
{
	BUZZER_PORT|=(0x01)<<BUZZER_PIN;
      f0:	10 9a       	sbi	0x02, 0	; 2
}
      f2:	08 95       	ret

000000f4 <buzzer_off>:

void buzzer_off( void )
{
	BUZZER_PORT&=~(0x01)<<BUZZER_PIN;
      f4:	10 98       	cbi	0x02, 0	; 2
}
      f6:	08 95       	ret

000000f8 <buzzer_buzz>:

void buzzer_buzz( uint8_t time_ms )
{
      f8:	cf 93       	push	r28
      fa:	c8 2f       	mov	r28, r24
	/* QUICK shitty implementation */
	/* ToDO use timer */
	
	buzzer_on();
      fc:	0e 94 78 00 	call	0xf0	; 0xf0 <buzzer_on>
	int i;
	for(i=0;i<time_ms*100;i++){
     100:	8c 2f       	mov	r24, r28
     102:	90 e0       	ldi	r25, 0x00	; 0
     104:	44 e6       	ldi	r20, 0x64	; 100
     106:	50 e0       	ldi	r21, 0x00	; 0
     108:	84 9f       	mul	r24, r20
     10a:	90 01       	movw	r18, r0
     10c:	85 9f       	mul	r24, r21
     10e:	30 0d       	add	r19, r0
     110:	94 9f       	mul	r25, r20
     112:	30 0d       	add	r19, r0
     114:	11 24       	eor	r1, r1
     116:	12 16       	cp	r1, r18
     118:	13 06       	cpc	r1, r19
     11a:	34 f4       	brge	.+12     	; 0x128 <buzzer_buzz+0x30>
     11c:	80 e0       	ldi	r24, 0x00	; 0
     11e:	90 e0       	ldi	r25, 0x00	; 0
     120:	01 96       	adiw	r24, 0x01	; 1
     122:	82 17       	cp	r24, r18
     124:	93 07       	cpc	r25, r19
     126:	e1 f7       	brne	.-8      	; 0x120 <buzzer_buzz+0x28>
		
	}
	
	buzzer_off();
     128:	0e 94 7a 00 	call	0xf4	; 0xf4 <buzzer_off>
}
     12c:	cf 91       	pop	r28
     12e:	08 95       	ret

00000130 <buzzer_puls>:

void buzzer_puls( uint8_t freq_ms, uint8_t time_ms )
{
	
}
     130:	08 95       	ret

00000132 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     132:	1f 92       	push	r1
     134:	0f 92       	push	r0
     136:	0f b6       	in	r0, 0x3f	; 63
     138:	0f 92       	push	r0
     13a:	0b b6       	in	r0, 0x3b	; 59
     13c:	0f 92       	push	r0
     13e:	11 24       	eor	r1, r1
     140:	2f 93       	push	r18
     142:	3f 93       	push	r19
     144:	4f 93       	push	r20
     146:	5f 93       	push	r21
     148:	6f 93       	push	r22
     14a:	7f 93       	push	r23
     14c:	8f 93       	push	r24
     14e:	9f 93       	push	r25
     150:	af 93       	push	r26
     152:	bf 93       	push	r27
     154:	cf 93       	push	r28
     156:	ef 93       	push	r30
     158:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     15a:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     15e:	c0 ff       	sbrs	r28, 0
     160:	08 c0       	rjmp	.+16     	; 0x172 <__vector_18+0x40>
		EventAddEvent(EVENT_CANERROR);
     162:	89 e0       	ldi	r24, 0x09	; 9
     164:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     168:	ee ee       	ldi	r30, 0xEE	; 238
     16a:	f0 e0       	ldi	r31, 0x00	; 0
     16c:	80 81       	ld	r24, Z
     16e:	8e 7f       	andi	r24, 0xFE	; 254
     170:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     172:	c6 ff       	sbrs	r28, 6
     174:	08 c0       	rjmp	.+16     	; 0x186 <__vector_18+0x54>
		EventAddEvent(EVENT_CANTX);
     176:	8a e0       	ldi	r24, 0x0A	; 10
     178:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     17c:	ee ee       	ldi	r30, 0xEE	; 238
     17e:	f0 e0       	ldi	r31, 0x00	; 0
     180:	80 81       	ld	r24, Z
     182:	8f 7b       	andi	r24, 0xBF	; 191
     184:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     186:	c5 ff       	sbrs	r28, 5
     188:	08 c0       	rjmp	.+16     	; 0x19a <__vector_18+0x68>
		EventAddEvent(EVENT_CANRX);
     18a:	8b e0       	ldi	r24, 0x0B	; 11
     18c:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     190:	eb ed       	ldi	r30, 0xDB	; 219
     192:	f0 e0       	ldi	r31, 0x00	; 0
     194:	80 81       	ld	r24, Z
     196:	8f 77       	andi	r24, 0x7F	; 127
     198:	80 83       	st	Z, r24
	}
	return;
}
     19a:	ff 91       	pop	r31
     19c:	ef 91       	pop	r30
     19e:	cf 91       	pop	r28
     1a0:	bf 91       	pop	r27
     1a2:	af 91       	pop	r26
     1a4:	9f 91       	pop	r25
     1a6:	8f 91       	pop	r24
     1a8:	7f 91       	pop	r23
     1aa:	6f 91       	pop	r22
     1ac:	5f 91       	pop	r21
     1ae:	4f 91       	pop	r20
     1b0:	3f 91       	pop	r19
     1b2:	2f 91       	pop	r18
     1b4:	0f 90       	pop	r0
     1b6:	0b be       	out	0x3b, r0	; 59
     1b8:	0f 90       	pop	r0
     1ba:	0f be       	out	0x3f, r0	; 63
     1bc:	0f 90       	pop	r0
     1be:	1f 90       	pop	r1
     1c0:	18 95       	reti

000001c2 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     1c2:	85 e0       	ldi	r24, 0x05	; 5
     1c4:	0e 94 c0 04 	call	0x980	; 0x980 <can_init>
	CANSTMOB=0;
     1c8:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     1cc:	eb ed       	ldi	r30, 0xDB	; 219
     1ce:	f0 e0       	ldi	r31, 0x00	; 0
     1d0:	80 81       	ld	r24, Z
     1d2:	88 6b       	ori	r24, 0xB8	; 184
     1d4:	80 83       	st	Z, r24
	CANIE1=0x7F;
     1d6:	8f e7       	ldi	r24, 0x7F	; 127
     1d8:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     1dc:	8f ef       	ldi	r24, 0xFF	; 255
     1de:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     1e2:	10 92 6f 01 	sts	0x016F, r1
	can_queue_tail=0;
     1e6:	10 92 71 01 	sts	0x0171, r1
	can_Status=CAN_Ready;
     1ea:	10 92 70 01 	sts	0x0170, r1
	can_rx=0;
     1ee:	10 92 73 01 	sts	0x0173, r1
     1f2:	10 92 72 01 	sts	0x0172, r1
}
     1f6:	08 95       	ret

000001f8 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     1f8:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     1fa:	70 87       	std	Z+8, r23	; 0x08
     1fc:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     1fe:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     200:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     202:	53 83       	std	Z+3, r21	; 0x03
     204:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     206:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     208:	8f ef       	ldi	r24, 0xFF	; 255
     20a:	97 e0       	ldi	r25, 0x07	; 7
     20c:	a0 e0       	ldi	r26, 0x00	; 0
     20e:	b0 e0       	ldi	r27, 0x00	; 0
     210:	82 87       	std	Z+10, r24	; 0x0a
     212:	93 87       	std	Z+11, r25	; 0x0b
     214:	a4 87       	std	Z+12, r26	; 0x0c
     216:	b5 87       	std	Z+13, r27	; 0x0d
}
     218:	08 95       	ret

0000021a <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     21a:	90 93 73 01 	sts	0x0173, r25
     21e:	80 93 72 01 	sts	0x0172, r24
	can_rx->cmd=CMD_RX_DATA;
     222:	25 e0       	ldi	r18, 0x05	; 5
     224:	fc 01       	movw	r30, r24
     226:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     228:	80 91 72 01 	lds	r24, 0x0172
     22c:	90 91 73 01 	lds	r25, 0x0173
     230:	0e 94 d5 04 	call	0x9aa	; 0x9aa <can_cmd>
}
     234:	08 95       	ret

00000236 <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     236:	0e 94 af 0a 	call	0x155e	; 0x155e <can_get_status>
	CANGIE|=(1<<ENIT);
     23a:	eb ed       	ldi	r30, 0xDB	; 219
     23c:	f0 e0       	ldi	r31, 0x00	; 0
     23e:	80 81       	ld	r24, Z
     240:	80 68       	ori	r24, 0x80	; 128
     242:	80 83       	st	Z, r24
}
     244:	08 95       	ret

00000246 <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     246:	90 91 6f 01 	lds	r25, 0x016F
     24a:	80 91 71 01 	lds	r24, 0x0171
     24e:	98 17       	cp	r25, r24
     250:	41 f1       	breq	.+80     	; 0x2a2 <CANSendData+0x5c>
		if(can_rx!=0){
     252:	e0 91 72 01 	lds	r30, 0x0172
     256:	f0 91 73 01 	lds	r31, 0x0173
     25a:	30 97       	sbiw	r30, 0x00	; 0
     25c:	41 f0       	breq	.+16     	; 0x26e <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     25e:	8c e0       	ldi	r24, 0x0C	; 12
     260:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     262:	80 91 72 01 	lds	r24, 0x0172
     266:	90 91 73 01 	lds	r25, 0x0173
     26a:	0e 94 d5 04 	call	0x9aa	; 0x9aa <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     26e:	e0 91 71 01 	lds	r30, 0x0171
     272:	f0 e0       	ldi	r31, 0x00	; 0
     274:	ee 0f       	add	r30, r30
     276:	ff 1f       	adc	r31, r31
     278:	eb 59       	subi	r30, 0x9B	; 155
     27a:	fe 4f       	sbci	r31, 0xFE	; 254
     27c:	a0 81       	ld	r26, Z
     27e:	b1 81       	ldd	r27, Z+1	; 0x01
     280:	82 e0       	ldi	r24, 0x02	; 2
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     286:	80 81       	ld	r24, Z
     288:	91 81       	ldd	r25, Z+1	; 0x01
     28a:	0e 94 d5 04 	call	0x9aa	; 0x9aa <can_cmd>
     28e:	88 23       	and	r24, r24
     290:	21 f0       	breq	.+8      	; 0x29a <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     292:	81 e0       	ldi	r24, 0x01	; 1
     294:	0e 94 65 0b 	call	0x16ca	; 0x16ca <AddError>
     298:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     29a:	81 e0       	ldi	r24, 0x01	; 1
     29c:	80 93 70 01 	sts	0x0170, r24
     2a0:	08 95       	ret
		}		
	}else if(can_rx!=0){
     2a2:	e0 91 72 01 	lds	r30, 0x0172
     2a6:	f0 91 73 01 	lds	r31, 0x0173
     2aa:	30 97       	sbiw	r30, 0x00	; 0
     2ac:	41 f0       	breq	.+16     	; 0x2be <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     2ae:	85 e0       	ldi	r24, 0x05	; 5
     2b0:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     2b2:	80 91 72 01 	lds	r24, 0x0172
     2b6:	90 91 73 01 	lds	r25, 0x0173
     2ba:	0e 94 d5 04 	call	0x9aa	; 0x9aa <can_cmd>
     2be:	08 95       	ret

000002c0 <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     2c0:	cf 93       	push	r28
     2c2:	df 93       	push	r29
     2c4:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     2c6:	e0 91 6f 01 	lds	r30, 0x016F
     2ca:	f0 e0       	ldi	r31, 0x00	; 0
     2cc:	cf 01       	movw	r24, r30
     2ce:	01 96       	adiw	r24, 0x01	; 1
     2d0:	65 e0       	ldi	r22, 0x05	; 5
     2d2:	70 e0       	ldi	r23, 0x00	; 0
     2d4:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <__divmodhi4>
     2d8:	20 91 71 01 	lds	r18, 0x0171
     2dc:	30 e0       	ldi	r19, 0x00	; 0
     2de:	82 17       	cp	r24, r18
     2e0:	93 07       	cpc	r25, r19
     2e2:	49 f0       	breq	.+18     	; 0x2f6 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     2e4:	ee 0f       	add	r30, r30
     2e6:	ff 1f       	adc	r31, r31
     2e8:	eb 59       	subi	r30, 0x9B	; 155
     2ea:	fe 4f       	sbci	r31, 0xFE	; 254
     2ec:	d1 83       	std	Z+1, r29	; 0x01
     2ee:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     2f0:	80 93 6f 01 	sts	0x016F, r24
     2f4:	03 c0       	rjmp	.+6      	; 0x2fc <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     2f6:	84 e0       	ldi	r24, 0x04	; 4
     2f8:	0e 94 65 0b 	call	0x16ca	; 0x16ca <AddError>
	}
	if(can_Status==CAN_Ready){
     2fc:	80 91 70 01 	lds	r24, 0x0170
     300:	88 23       	and	r24, r24
     302:	11 f4       	brne	.+4      	; 0x308 <CANAddSendData+0x48>
		CANSendData();
     304:	0e 94 23 01 	call	0x246	; 0x246 <CANSendData>
	}
}
     308:	df 91       	pop	r29
     30a:	cf 91       	pop	r28
     30c:	08 95       	ret

0000030e <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     30e:	e0 91 71 01 	lds	r30, 0x0171
     312:	f0 e0       	ldi	r31, 0x00	; 0
     314:	ee 0f       	add	r30, r30
     316:	ff 1f       	adc	r31, r31
     318:	eb 59       	subi	r30, 0x9B	; 155
     31a:	fe 4f       	sbci	r31, 0xFE	; 254
}
     31c:	80 81       	ld	r24, Z
     31e:	91 81       	ldd	r25, Z+1	; 0x01
     320:	08 95       	ret

00000322 <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     322:	e0 91 71 01 	lds	r30, 0x0171
     326:	f0 e0       	ldi	r31, 0x00	; 0
     328:	ee 0f       	add	r30, r30
     32a:	ff 1f       	adc	r31, r31
     32c:	eb 59       	subi	r30, 0x9B	; 155
     32e:	fe 4f       	sbci	r31, 0xFE	; 254
     330:	a0 81       	ld	r26, Z
     332:	b1 81       	ldd	r27, Z+1	; 0x01
     334:	8c e0       	ldi	r24, 0x0C	; 12
     336:	11 96       	adiw	r26, 0x01	; 1
     338:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     33a:	80 81       	ld	r24, Z
     33c:	91 81       	ldd	r25, Z+1	; 0x01
     33e:	0e 94 d5 04 	call	0x9aa	; 0x9aa <can_cmd>
	can_Status=CAN_Ready;
     342:	10 92 70 01 	sts	0x0170, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     346:	80 91 71 01 	lds	r24, 0x0171
     34a:	90 e0       	ldi	r25, 0x00	; 0
     34c:	01 96       	adiw	r24, 0x01	; 1
     34e:	65 e0       	ldi	r22, 0x05	; 5
     350:	70 e0       	ldi	r23, 0x00	; 0
     352:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <__divmodhi4>
     356:	80 93 71 01 	sts	0x0171, r24
	CANSendData();
     35a:	0e 94 23 01 	call	0x246	; 0x246 <CANSendData>
}
     35e:	08 95       	ret

00000360 <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     360:	80 91 70 01 	lds	r24, 0x0170
     364:	81 30       	cpi	r24, 0x01	; 1
     366:	f9 f4       	brne	.+62     	; 0x3a6 <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     368:	e0 91 71 01 	lds	r30, 0x0171
     36c:	f0 e0       	ldi	r31, 0x00	; 0
     36e:	ee 0f       	add	r30, r30
     370:	ff 1f       	adc	r31, r31
     372:	eb 59       	subi	r30, 0x9B	; 155
     374:	fe 4f       	sbci	r31, 0xFE	; 254
     376:	a0 81       	ld	r26, Z
     378:	b1 81       	ldd	r27, Z+1	; 0x01
     37a:	8c e0       	ldi	r24, 0x0C	; 12
     37c:	11 96       	adiw	r26, 0x01	; 1
     37e:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     380:	80 81       	ld	r24, Z
     382:	91 81       	ldd	r25, Z+1	; 0x01
     384:	0e 94 d5 04 	call	0x9aa	; 0x9aa <can_cmd>
		AddError(ERROR_CAN_SEND);
     388:	82 e0       	ldi	r24, 0x02	; 2
     38a:	0e 94 65 0b 	call	0x16ca	; 0x16ca <AddError>
		can_Status=CAN_Ready;
     38e:	10 92 70 01 	sts	0x0170, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     392:	80 91 71 01 	lds	r24, 0x0171
     396:	90 e0       	ldi	r25, 0x00	; 0
     398:	01 96       	adiw	r24, 0x01	; 1
     39a:	65 e0       	ldi	r22, 0x05	; 5
     39c:	70 e0       	ldi	r23, 0x00	; 0
     39e:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <__divmodhi4>
     3a2:	80 93 71 01 	sts	0x0171, r24
     3a6:	08 95       	ret

000003a8 <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     3a8:	cf 93       	push	r28
     3aa:	df 93       	push	r29
     3ac:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     3ae:	8c e0       	ldi	r24, 0x0C	; 12
     3b0:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     3b2:	ce 01       	movw	r24, r28
     3b4:	0e 94 d5 04 	call	0x9aa	; 0x9aa <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     3b8:	ce 01       	movw	r24, r28
     3ba:	0e 94 af 0a 	call	0x155e	; 0x155e <can_get_status>
     3be:	81 30       	cpi	r24, 0x01	; 1
     3c0:	d9 f3       	breq	.-10     	; 0x3b8 <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     3c2:	85 e0       	ldi	r24, 0x05	; 5
     3c4:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     3c6:	ce 01       	movw	r24, r28
     3c8:	0e 94 d5 04 	call	0x9aa	; 0x9aa <can_cmd>
}
     3cc:	df 91       	pop	r29
     3ce:	cf 91       	pop	r28
     3d0:	08 95       	ret

000003d2 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     3d2:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     3d4:	ad ee       	ldi	r26, 0xED	; 237
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     3d8:	8e ee       	ldi	r24, 0xEE	; 238
     3da:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     3dc:	32 2f       	mov	r19, r18
     3de:	32 95       	swap	r19
     3e0:	30 7f       	andi	r19, 0xF0	; 240
     3e2:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     3e4:	fc 01       	movw	r30, r24
     3e6:	11 92       	st	Z+, r1
     3e8:	e8 3f       	cpi	r30, 0xF8	; 248
     3ea:	f1 05       	cpc	r31, r1
     3ec:	e1 f7       	brne	.-8      	; 0x3e6 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     3ee:	2f 5f       	subi	r18, 0xFF	; 255
     3f0:	2f 30       	cpi	r18, 0x0F	; 15
     3f2:	a1 f7       	brne	.-24     	; 0x3dc <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     3f4:	08 95       	ret

000003f6 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     3f6:	ed ee       	ldi	r30, 0xED	; 237
     3f8:	f0 e0       	ldi	r31, 0x00	; 0
     3fa:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     3fc:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     3fe:	80 91 ef 00 	lds	r24, 0x00EF
     402:	80 7c       	andi	r24, 0xC0	; 192
     404:	69 f0       	breq	.+26     	; 0x420 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     406:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     408:	ad ee       	ldi	r26, 0xED	; 237
     40a:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     40c:	ef ee       	ldi	r30, 0xEF	; 239
     40e:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     410:	98 2f       	mov	r25, r24
     412:	92 95       	swap	r25
     414:	90 7f       	andi	r25, 0xF0	; 240
     416:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     418:	90 81       	ld	r25, Z
     41a:	90 7c       	andi	r25, 0xC0	; 192
     41c:	29 f4       	brne	.+10     	; 0x428 <can_get_mob_free+0x32>
     41e:	01 c0       	rjmp	.+2      	; 0x422 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     420:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     422:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     426:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     428:	8f 5f       	subi	r24, 0xFF	; 255
     42a:	8f 30       	cpi	r24, 0x0F	; 15
     42c:	89 f7       	brne	.-30     	; 0x410 <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     42e:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     432:	8f ef       	ldi	r24, 0xFF	; 255
}
     434:	08 95       	ret

00000436 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     436:	80 91 ef 00 	lds	r24, 0x00EF
     43a:	80 7c       	andi	r24, 0xC0	; 192
     43c:	69 f0       	breq	.+26     	; 0x458 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     43e:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     442:	89 2f       	mov	r24, r25
     444:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     446:	80 32       	cpi	r24, 0x20	; 32
     448:	41 f0       	breq	.+16     	; 0x45a <can_get_mob_status+0x24>
     44a:	80 34       	cpi	r24, 0x40	; 64
     44c:	31 f0       	breq	.+12     	; 0x45a <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     44e:	80 3a       	cpi	r24, 0xA0	; 160
     450:	21 f0       	breq	.+8      	; 0x45a <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     452:	89 2f       	mov	r24, r25
     454:	8f 71       	andi	r24, 0x1F	; 31
     456:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     458:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     45a:	08 95       	ret

0000045c <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     45c:	cf 93       	push	r28
     45e:	df 93       	push	r29
     460:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     462:	80 91 ef 00 	lds	r24, 0x00EF
     466:	90 e0       	ldi	r25, 0x00	; 0
     468:	8f 70       	andi	r24, 0x0F	; 15
     46a:	90 70       	andi	r25, 0x00	; 0
     46c:	18 16       	cp	r1, r24
     46e:	19 06       	cpc	r1, r25
     470:	a4 f4       	brge	.+40     	; 0x49a <can_get_data+0x3e>
     472:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     474:	ea ef       	ldi	r30, 0xFA	; 250
     476:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     478:	cf ee       	ldi	r28, 0xEF	; 239
     47a:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     47c:	80 81       	ld	r24, Z
     47e:	da 01       	movw	r26, r20
     480:	a6 0f       	add	r26, r22
     482:	b1 1d       	adc	r27, r1
     484:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     486:	6f 5f       	subi	r22, 0xFF	; 255
     488:	88 81       	ld	r24, Y
     48a:	26 2f       	mov	r18, r22
     48c:	30 e0       	ldi	r19, 0x00	; 0
     48e:	90 e0       	ldi	r25, 0x00	; 0
     490:	8f 70       	andi	r24, 0x0F	; 15
     492:	90 70       	andi	r25, 0x00	; 0
     494:	28 17       	cp	r18, r24
     496:	39 07       	cpc	r19, r25
     498:	8c f3       	brlt	.-30     	; 0x47c <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     49a:	df 91       	pop	r29
     49c:	cf 91       	pop	r28
     49e:	08 95       	ret

000004a0 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     4a0:	2f 92       	push	r2
     4a2:	3f 92       	push	r3
     4a4:	4f 92       	push	r4
     4a6:	5f 92       	push	r5
     4a8:	6f 92       	push	r6
     4aa:	7f 92       	push	r7
     4ac:	8f 92       	push	r8
     4ae:	9f 92       	push	r9
     4b0:	af 92       	push	r10
     4b2:	bf 92       	push	r11
     4b4:	cf 92       	push	r12
     4b6:	df 92       	push	r13
     4b8:	ef 92       	push	r14
     4ba:	ff 92       	push	r15
     4bc:	0f 93       	push	r16
     4be:	1f 93       	push	r17
     4c0:	cf 93       	push	r28
     4c2:	df 93       	push	r29
     4c4:	00 d0       	rcall	.+0      	; 0x4c6 <can_auto_baudrate+0x26>
     4c6:	00 d0       	rcall	.+0      	; 0x4c8 <can_auto_baudrate+0x28>
     4c8:	00 d0       	rcall	.+0      	; 0x4ca <can_auto_baudrate+0x2a>
     4ca:	cd b7       	in	r28, 0x3d	; 61
     4cc:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     4ce:	88 23       	and	r24, r24
     4d0:	09 f4       	brne	.+2      	; 0x4d4 <can_auto_baudrate+0x34>
     4d2:	7c c0       	rjmp	.+248    	; 0x5cc <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     4d4:	80 91 e2 00 	lds	r24, 0x00E2
     4d8:	90 e0       	ldi	r25, 0x00	; 0
     4da:	8e 77       	andi	r24, 0x7E	; 126
     4dc:	90 70       	andi	r25, 0x00	; 0
     4de:	95 95       	asr	r25
     4e0:	87 95       	ror	r24
     4e2:	01 96       	adiw	r24, 0x01	; 1
     4e4:	82 30       	cpi	r24, 0x02	; 2
     4e6:	91 05       	cpc	r25, r1
     4e8:	5c f0       	brlt	.+22     	; 0x500 <can_auto_baudrate+0x60>
     4ea:	80 91 e2 00 	lds	r24, 0x00E2
     4ee:	90 e0       	ldi	r25, 0x00	; 0
     4f0:	8e 77       	andi	r24, 0x7E	; 126
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	95 95       	asr	r25
     4f6:	87 95       	ror	r24
     4f8:	28 2f       	mov	r18, r24
     4fa:	2f 5f       	subi	r18, 0xFF	; 255
     4fc:	29 83       	std	Y+1, r18	; 0x01
     4fe:	02 c0       	rjmp	.+4      	; 0x504 <can_auto_baudrate+0x64>
     500:	81 e0       	ldi	r24, 0x01	; 1
     502:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     504:	80 91 e3 00 	lds	r24, 0x00E3
     508:	90 e0       	ldi	r25, 0x00	; 0
     50a:	8e 70       	andi	r24, 0x0E	; 14
     50c:	90 70       	andi	r25, 0x00	; 0
     50e:	95 95       	asr	r25
     510:	87 95       	ror	r24
     512:	01 96       	adiw	r24, 0x01	; 1
     514:	82 30       	cpi	r24, 0x02	; 2
     516:	91 05       	cpc	r25, r1
     518:	54 f0       	brlt	.+20     	; 0x52e <can_auto_baudrate+0x8e>
     51a:	80 91 e3 00 	lds	r24, 0x00E3
     51e:	90 e0       	ldi	r25, 0x00	; 0
     520:	8e 70       	andi	r24, 0x0E	; 14
     522:	90 70       	andi	r25, 0x00	; 0
     524:	95 95       	asr	r25
     526:	87 95       	ror	r24
     528:	38 2e       	mov	r3, r24
     52a:	33 94       	inc	r3
     52c:	02 c0       	rjmp	.+4      	; 0x532 <can_auto_baudrate+0x92>
     52e:	33 24       	eor	r3, r3
     530:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     532:	80 91 e4 00 	lds	r24, 0x00E4
     536:	90 e0       	ldi	r25, 0x00	; 0
     538:	8e 70       	andi	r24, 0x0E	; 14
     53a:	90 70       	andi	r25, 0x00	; 0
     53c:	95 95       	asr	r25
     53e:	87 95       	ror	r24
     540:	01 96       	adiw	r24, 0x01	; 1
     542:	83 30       	cpi	r24, 0x03	; 3
     544:	91 05       	cpc	r25, r1
     546:	54 f0       	brlt	.+20     	; 0x55c <can_auto_baudrate+0xbc>
     548:	80 91 e4 00 	lds	r24, 0x00E4
     54c:	90 e0       	ldi	r25, 0x00	; 0
     54e:	8e 70       	andi	r24, 0x0E	; 14
     550:	90 70       	andi	r25, 0x00	; 0
     552:	95 95       	asr	r25
     554:	87 95       	ror	r24
     556:	78 2e       	mov	r7, r24
     558:	73 94       	inc	r7
     55a:	03 c0       	rjmp	.+6      	; 0x562 <can_auto_baudrate+0xc2>
     55c:	77 24       	eor	r7, r7
     55e:	68 94       	set
     560:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     562:	80 91 e4 00 	lds	r24, 0x00E4
     566:	90 e0       	ldi	r25, 0x00	; 0
     568:	80 77       	andi	r24, 0x70	; 112
     56a:	90 70       	andi	r25, 0x00	; 0
     56c:	95 95       	asr	r25
     56e:	87 95       	ror	r24
     570:	95 95       	asr	r25
     572:	87 95       	ror	r24
     574:	95 95       	asr	r25
     576:	87 95       	ror	r24
     578:	95 95       	asr	r25
     57a:	87 95       	ror	r24
     57c:	01 96       	adiw	r24, 0x01	; 1
     57e:	83 30       	cpi	r24, 0x03	; 3
     580:	91 05       	cpc	r25, r1
     582:	84 f0       	brlt	.+32     	; 0x5a4 <can_auto_baudrate+0x104>
     584:	80 91 e4 00 	lds	r24, 0x00E4
     588:	90 e0       	ldi	r25, 0x00	; 0
     58a:	80 77       	andi	r24, 0x70	; 112
     58c:	90 70       	andi	r25, 0x00	; 0
     58e:	95 95       	asr	r25
     590:	87 95       	ror	r24
     592:	95 95       	asr	r25
     594:	87 95       	ror	r24
     596:	95 95       	asr	r25
     598:	87 95       	ror	r24
     59a:	95 95       	asr	r25
     59c:	87 95       	ror	r24
     59e:	68 2e       	mov	r6, r24
     5a0:	63 94       	inc	r6
     5a2:	03 c0       	rjmp	.+6      	; 0x5aa <can_auto_baudrate+0x10a>
     5a4:	66 24       	eor	r6, r6
     5a6:	68 94       	set
     5a8:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     5aa:	87 2d       	mov	r24, r7
     5ac:	90 e0       	ldi	r25, 0x00	; 0
     5ae:	83 0d       	add	r24, r3
     5b0:	91 1d       	adc	r25, r1
     5b2:	86 0d       	add	r24, r6
     5b4:	91 1d       	adc	r25, r1
     5b6:	01 96       	adiw	r24, 0x01	; 1
     5b8:	88 30       	cpi	r24, 0x08	; 8
     5ba:	91 05       	cpc	r25, r1
     5bc:	14 f4       	brge	.+4      	; 0x5c2 <can_auto_baudrate+0x122>
     5be:	88 e0       	ldi	r24, 0x08	; 8
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     5c4:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     5c6:	22 24       	eor	r2, r2
     5c8:	23 94       	inc	r2
     5ca:	10 c0       	rjmp	.+32     	; 0x5ec <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     5cc:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     5ce:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     5d0:	66 24       	eor	r6, r6
     5d2:	68 94       	set
     5d4:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     5d6:	77 24       	eor	r7, r7
     5d8:	68 94       	set
     5da:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     5dc:	98 e0       	ldi	r25, 0x08	; 8
     5de:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     5e0:	0f 2e       	mov	r0, r31
     5e2:	f3 e0       	ldi	r31, 0x03	; 3
     5e4:	3f 2e       	mov	r3, r31
     5e6:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     5e8:	a1 e0       	ldi	r26, 0x01	; 1
     5ea:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     5ec:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     5ee:	ad ee       	ldi	r26, 0xED	; 237
     5f0:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     5f2:	8e ee       	ldi	r24, 0xEE	; 238
     5f4:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     5f6:	32 2f       	mov	r19, r18
     5f8:	32 95       	swap	r19
     5fa:	30 7f       	andi	r19, 0xF0	; 240
     5fc:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     5fe:	fc 01       	movw	r30, r24
     600:	11 92       	st	Z+, r1
     602:	e8 3f       	cpi	r30, 0xF8	; 248
     604:	f1 05       	cpc	r31, r1
     606:	e1 f7       	brne	.-8      	; 0x600 <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     608:	2f 5f       	subi	r18, 0xFF	; 255
     60a:	2f 30       	cpi	r18, 0x0F	; 15
     60c:	a1 f7       	brne	.-24     	; 0x5f6 <can_auto_baudrate+0x156>
     60e:	a4 2e       	mov	r10, r20
     610:	62 2d       	mov	r22, r2
     612:	dd 24       	eor	r13, r13
     614:	88 24       	eor	r8, r8
     616:	99 24       	eor	r9, r9
     618:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     61a:	0f 2e       	mov	r0, r31
     61c:	f8 ed       	ldi	r31, 0xD8	; 216
     61e:	ef 2e       	mov	r14, r31
     620:	ff 24       	eor	r15, r15
     622:	f0 2d       	mov	r31, r0
     624:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     626:	e9 ed       	ldi	r30, 0xD9	; 217
     628:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     62a:	0a ed       	ldi	r16, 0xDA	; 218
     62c:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     62e:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     630:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     632:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     634:	b2 e0       	ldi	r27, 0x02	; 2
     636:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     638:	88 e0       	ldi	r24, 0x08	; 8
     63a:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     63c:	91 e0       	ldi	r25, 0x01	; 1
     63e:	a9 16       	cp	r10, r25
     640:	09 f0       	breq	.+2      	; 0x644 <can_auto_baudrate+0x1a4>
     642:	57 c0       	rjmp	.+174    	; 0x6f2 <can_auto_baudrate+0x252>
        {
            Can_reset();
     644:	d7 01       	movw	r26, r14
     646:	5c 93       	st	X, r21
            conf_index++;
     648:	08 94       	sec
     64a:	81 1c       	adc	r8, r1
     64c:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     64e:	89 81       	ldd	r24, Y+1	; 0x01
     650:	81 50       	subi	r24, 0x01	; 1
     652:	88 0f       	add	r24, r24
     654:	a2 ee       	ldi	r26, 0xE2	; 226
     656:	b0 e0       	ldi	r27, 0x00	; 0
     658:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     65a:	86 2d       	mov	r24, r6
     65c:	86 95       	lsr	r24
     65e:	90 e0       	ldi	r25, 0x00	; 0
     660:	01 97       	sbiw	r24, 0x01	; 1
     662:	2c 01       	movw	r4, r24
     664:	44 0c       	add	r4, r4
     666:	55 1c       	adc	r5, r5
     668:	44 0c       	add	r4, r4
     66a:	55 1c       	adc	r5, r5
     66c:	44 0c       	add	r4, r4
     66e:	55 1c       	adc	r5, r5
     670:	44 0c       	add	r4, r4
     672:	55 1c       	adc	r5, r5
     674:	44 0c       	add	r4, r4
     676:	55 1c       	adc	r5, r5
     678:	83 2d       	mov	r24, r3
     67a:	90 e0       	ldi	r25, 0x00	; 0
     67c:	01 97       	sbiw	r24, 0x01	; 1
     67e:	88 0f       	add	r24, r24
     680:	99 1f       	adc	r25, r25
     682:	84 29       	or	r24, r4
     684:	a3 ee       	ldi	r26, 0xE3	; 227
     686:	b0 e0       	ldi	r27, 0x00	; 0
     688:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     68a:	86 2d       	mov	r24, r6
     68c:	90 e0       	ldi	r25, 0x00	; 0
     68e:	01 97       	sbiw	r24, 0x01	; 1
     690:	2c 01       	movw	r4, r24
     692:	44 0c       	add	r4, r4
     694:	55 1c       	adc	r5, r5
     696:	44 0c       	add	r4, r4
     698:	55 1c       	adc	r5, r5
     69a:	44 0c       	add	r4, r4
     69c:	55 1c       	adc	r5, r5
     69e:	44 0c       	add	r4, r4
     6a0:	55 1c       	adc	r5, r5
     6a2:	87 2d       	mov	r24, r7
     6a4:	90 e0       	ldi	r25, 0x00	; 0
     6a6:	01 97       	sbiw	r24, 0x01	; 1
     6a8:	88 0f       	add	r24, r24
     6aa:	99 1f       	adc	r25, r25
     6ac:	84 29       	or	r24, r4
     6ae:	81 60       	ori	r24, 0x01	; 1
     6b0:	a4 ee       	ldi	r26, 0xE4	; 228
     6b2:	b0 e0       	ldi	r27, 0x00	; 0
     6b4:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     6b6:	c4 01       	movw	r24, r8
     6b8:	96 95       	lsr	r25
     6ba:	87 95       	ror	r24
     6bc:	96 95       	lsr	r25
     6be:	87 95       	ror	r24
     6c0:	96 95       	lsr	r25
     6c2:	87 95       	ror	r24
     6c4:	a5 ee       	ldi	r26, 0xE5	; 229
     6c6:	b0 e0       	ldi	r27, 0x00	; 0
     6c8:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     6ca:	ad ee       	ldi	r26, 0xED	; 237
     6cc:	b0 e0       	ldi	r27, 0x00	; 0
     6ce:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     6d0:	ae ee       	ldi	r26, 0xEE	; 238
     6d2:	b0 e0       	ldi	r27, 0x00	; 0
     6d4:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     6d6:	80 e8       	ldi	r24, 0x80	; 128
     6d8:	af ee       	ldi	r26, 0xEF	; 239
     6da:	b0 e0       	ldi	r27, 0x00	; 0
     6dc:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     6de:	8a e0       	ldi	r24, 0x0A	; 10
     6e0:	d7 01       	movw	r26, r14
     6e2:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     6e4:	80 81       	ld	r24, Z
     6e6:	82 ff       	sbrs	r24, 2
     6e8:	fd cf       	rjmp	.-6      	; 0x6e4 <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     6ea:	8f ef       	ldi	r24, 0xFF	; 255
     6ec:	d8 01       	movw	r26, r16
     6ee:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     6f0:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     6f2:	41 30       	cpi	r20, 0x01	; 1
     6f4:	b1 f5       	brne	.+108    	; 0x762 <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     6f6:	ae ee       	ldi	r26, 0xEE	; 238
     6f8:	b0 e0       	ldi	r27, 0x00	; 0
     6fa:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     6fc:	90 e0       	ldi	r25, 0x00	; 0
     6fe:	85 ff       	sbrs	r24, 5
     700:	0e c0       	rjmp	.+28     	; 0x71e <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     702:	af ee       	ldi	r26, 0xEF	; 239
     704:	b0 e0       	ldi	r27, 0x00	; 0
     706:	8c 91       	ld	r24, X
     708:	8f 73       	andi	r24, 0x3F	; 63
     70a:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     70c:	d7 01       	movw	r26, r14
     70e:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     710:	80 81       	ld	r24, Z
     712:	82 fd       	sbrc	r24, 2
     714:	fd cf       	rjmp	.-6      	; 0x710 <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     716:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     718:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     71a:	32 2f       	mov	r19, r18
     71c:	be c0       	rjmp	.+380    	; 0x89a <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     71e:	8f 71       	andi	r24, 0x1F	; 31
     720:	90 70       	andi	r25, 0x00	; 0
     722:	00 97       	sbiw	r24, 0x00	; 0
     724:	11 f0       	breq	.+4      	; 0x72a <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     726:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     728:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     72a:	d8 01       	movw	r26, r16
     72c:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     72e:	55 24       	eor	r5, r5
     730:	45 fe       	sbrs	r4, 5
     732:	0d c0       	rjmp	.+26     	; 0x74e <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     734:	77 23       	and	r23, r23
     736:	29 f4       	brne	.+10     	; 0x742 <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     738:	8c 91       	ld	r24, X
     73a:	80 62       	ori	r24, 0x20	; 32
     73c:	8c 93       	st	X, r24
                        ovrtim_flag++;
     73e:	7c 2d       	mov	r23, r12
     740:	06 c0       	rjmp	.+12     	; 0x74e <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     742:	d8 01       	movw	r26, r16
     744:	8c 91       	ld	r24, X
     746:	80 62       	ori	r24, 0x20	; 32
     748:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     74a:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     74c:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     74e:	c2 01       	movw	r24, r4
     750:	8f 70       	andi	r24, 0x0F	; 15
     752:	90 70       	andi	r25, 0x00	; 0
     754:	00 97       	sbiw	r24, 0x00	; 0
     756:	09 f0       	breq	.+2      	; 0x75a <can_auto_baudrate+0x2ba>
     758:	9d c0       	rjmp	.+314    	; 0x894 <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     75a:	41 30       	cpi	r20, 0x01	; 1
     75c:	61 f2       	breq	.-104    	; 0x6f6 <can_auto_baudrate+0x256>
     75e:	35 2f       	mov	r19, r21
     760:	01 c0       	rjmp	.+2      	; 0x764 <can_auto_baudrate+0x2c4>
     762:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     764:	61 30       	cpi	r22, 0x01	; 1
     766:	09 f0       	breq	.+2      	; 0x76a <can_auto_baudrate+0x2ca>
     768:	78 c0       	rjmp	.+240    	; 0x85a <can_auto_baudrate+0x3ba>
     76a:	83 2f       	mov	r24, r19
     76c:	37 2d       	mov	r19, r7
     76e:	7a 2c       	mov	r7, r10
     770:	ad 2c       	mov	r10, r13
     772:	d7 2e       	mov	r13, r23
     774:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     776:	21 10       	cpse	r2, r1
     778:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     77a:	39 30       	cpi	r19, 0x09	; 9
     77c:	78 f1       	brcs	.+94     	; 0x7dc <can_auto_baudrate+0x33c>
     77e:	b7 e0       	ldi	r27, 0x07	; 7
     780:	b6 15       	cp	r27, r6
     782:	60 f5       	brcc	.+88     	; 0x7dc <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     784:	8a 81       	ldd	r24, Y+2	; 0x02
     786:	89 31       	cpi	r24, 0x19	; 25
     788:	31 f0       	breq	.+12     	; 0x796 <can_auto_baudrate+0x2f6>
     78a:	8f 5f       	subi	r24, 0xFF	; 255
     78c:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     78e:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     790:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     792:	36 2d       	mov	r19, r6
     794:	59 c0       	rjmp	.+178    	; 0x848 <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     796:	99 81       	ldd	r25, Y+1	; 0x01
     798:	90 34       	cpi	r25, 0x40	; 64
     79a:	41 f0       	breq	.+16     	; 0x7ac <can_auto_baudrate+0x30c>
     79c:	9f 5f       	subi	r25, 0xFF	; 255
     79e:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     7a0:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     7a2:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     7a4:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     7a6:	ae 81       	ldd	r26, Y+6	; 0x06
     7a8:	aa 83       	std	Y+2, r26	; 0x02
     7aa:	4e c0       	rjmp	.+156    	; 0x848 <can_auto_baudrate+0x3a8>
     7ac:	a7 2c       	mov	r10, r7
     7ae:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     7b0:	af ee       	ldi	r26, 0xEF	; 239
     7b2:	b0 e0       	ldi	r27, 0x00	; 0
     7b4:	8c 91       	ld	r24, X
     7b6:	8f 73       	andi	r24, 0x3F	; 63
     7b8:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     7ba:	d7 01       	movw	r26, r14
     7bc:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     7be:	80 81       	ld	r24, Z
     7c0:	82 fd       	sbrc	r24, 2
     7c2:	fd cf       	rjmp	.-6      	; 0x7be <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     7c4:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     7c6:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     7c8:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     7ca:	66 24       	eor	r6, r6
     7cc:	68 94       	set
     7ce:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     7d0:	77 24       	eor	r7, r7
     7d2:	68 94       	set
     7d4:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     7d6:	b8 e0       	ldi	r27, 0x08	; 8
     7d8:	ba 83       	std	Y+2, r27	; 0x02
     7da:	69 c0       	rjmp	.+210    	; 0x8ae <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     7dc:	36 30       	cpi	r19, 0x06	; 6
     7de:	58 f0       	brcs	.+22     	; 0x7f6 <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     7e0:	43 2e       	mov	r4, r19
     7e2:	55 24       	eor	r5, r5
     7e4:	86 2d       	mov	r24, r6
     7e6:	90 e0       	ldi	r25, 0x00	; 0
     7e8:	01 96       	adiw	r24, 0x01	; 1
     7ea:	84 15       	cp	r24, r4
     7ec:	95 05       	cpc	r25, r5
     7ee:	24 f4       	brge	.+8      	; 0x7f8 <can_auto_baudrate+0x358>
     7f0:	63 94       	inc	r6
     7f2:	36 2d       	mov	r19, r6
     7f4:	01 c0       	rjmp	.+2      	; 0x7f8 <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     7f6:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     7f8:	36 2c       	mov	r3, r6
     7fa:	33 0e       	add	r3, r19
     7fc:	30 94       	com	r3
     7fe:	8a 81       	ldd	r24, Y+2	; 0x02
     800:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     802:	83 2d       	mov	r24, r3
     804:	81 50       	subi	r24, 0x01	; 1
     806:	88 30       	cpi	r24, 0x08	; 8
     808:	e0 f4       	brcc	.+56     	; 0x842 <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     80a:	46 2c       	mov	r4, r6
     80c:	55 24       	eor	r5, r5
     80e:	83 2d       	mov	r24, r3
     810:	90 e0       	ldi	r25, 0x00	; 0
     812:	dc 01       	movw	r26, r24
     814:	11 96       	adiw	r26, 0x01	; 1
     816:	a3 0f       	add	r26, r19
     818:	b1 1d       	adc	r27, r1
     81a:	bd 83       	std	Y+5, r27	; 0x05
     81c:	ac 83       	std	Y+4, r26	; 0x04
     81e:	c2 01       	movw	r24, r4
     820:	88 0f       	add	r24, r24
     822:	99 1f       	adc	r25, r25
     824:	88 0f       	add	r24, r24
     826:	99 1f       	adc	r25, r25
     828:	8a 17       	cp	r24, r26
     82a:	9b 07       	cpc	r25, r27
     82c:	64 f0       	brlt	.+24     	; 0x846 <can_auto_baudrate+0x3a6>
     82e:	c2 01       	movw	r24, r4
     830:	88 0f       	add	r24, r24
     832:	99 1f       	adc	r25, r25
     834:	84 0d       	add	r24, r4
     836:	95 1d       	adc	r25, r5
     838:	a8 17       	cp	r26, r24
     83a:	b9 07       	cpc	r27, r25
     83c:	84 f5       	brge	.+96     	; 0x89e <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     83e:	2c 2c       	mov	r2, r12
     840:	03 c0       	rjmp	.+6      	; 0x848 <can_auto_baudrate+0x3a8>
     842:	2c 2c       	mov	r2, r12
     844:	01 c0       	rjmp	.+2      	; 0x848 <can_auto_baudrate+0x3a8>
     846:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     848:	61 30       	cpi	r22, 0x01	; 1
     84a:	09 f4       	brne	.+2      	; 0x84e <can_auto_baudrate+0x3ae>
     84c:	94 cf       	rjmp	.-216    	; 0x776 <can_auto_baudrate+0x2d6>
     84e:	87 2f       	mov	r24, r23
     850:	7d 2d       	mov	r23, r13
     852:	da 2c       	mov	r13, r10
     854:	a7 2c       	mov	r10, r7
     856:	73 2e       	mov	r7, r19
     858:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     85a:	31 30       	cpi	r19, 0x01	; 1
     85c:	09 f4       	brne	.+2      	; 0x860 <can_auto_baudrate+0x3c0>
     85e:	ee ce       	rjmp	.-548    	; 0x63c <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     860:	8d 2d       	mov	r24, r13
     862:	26 96       	adiw	r28, 0x06	; 6
     864:	0f b6       	in	r0, 0x3f	; 63
     866:	f8 94       	cli
     868:	de bf       	out	0x3e, r29	; 62
     86a:	0f be       	out	0x3f, r0	; 63
     86c:	cd bf       	out	0x3d, r28	; 61
     86e:	df 91       	pop	r29
     870:	cf 91       	pop	r28
     872:	1f 91       	pop	r17
     874:	0f 91       	pop	r16
     876:	ff 90       	pop	r15
     878:	ef 90       	pop	r14
     87a:	df 90       	pop	r13
     87c:	cf 90       	pop	r12
     87e:	bf 90       	pop	r11
     880:	af 90       	pop	r10
     882:	9f 90       	pop	r9
     884:	8f 90       	pop	r8
     886:	7f 90       	pop	r7
     888:	6f 90       	pop	r6
     88a:	5f 90       	pop	r5
     88c:	4f 90       	pop	r4
     88e:	3f 90       	pop	r3
     890:	2f 90       	pop	r2
     892:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     894:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     896:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     898:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     89a:	42 2f       	mov	r20, r18
     89c:	63 cf       	rjmp	.-314    	; 0x764 <can_auto_baudrate+0x2c4>
     89e:	87 2f       	mov	r24, r23
     8a0:	7d 2d       	mov	r23, r13
     8a2:	da 2c       	mov	r13, r10
     8a4:	a7 2c       	mov	r10, r7
     8a6:	73 2e       	mov	r7, r19
     8a8:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     8aa:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     8ac:	25 2e       	mov	r2, r21
     8ae:	62 2f       	mov	r22, r18
     8b0:	d4 cf       	rjmp	.-88     	; 0x85a <can_auto_baudrate+0x3ba>

000008b2 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     8b2:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     8b6:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     8ba:	40 93 e4 00 	sts	0x00E4, r20
    return 1;
}
     8be:	81 e0       	ldi	r24, 0x01	; 1
     8c0:	08 95       	ret

000008c2 <can_fixed_baudrate>:
//!         fixed = 1: baudrate performed
//------------------------------------------------------------------------------
U8 can_fixed_baudrate(U8 baudrate)
{
	#if FOSC == 16000  
		Can_reset();
     8c2:	91 e0       	ldi	r25, 0x01	; 1
     8c4:	90 93 d8 00 	sts	0x00D8, r25
		if      (baudrate == CAN_100) Can_conf_bt_flex(0x12, 0x0C, 0x37 ); //!< -- 100Kb/s, 16x Tscl, sampling at 75%
     8c8:	81 30       	cpi	r24, 0x01	; 1
     8ca:	31 f4       	brne	.+12     	; 0x8d8 <can_fixed_baudrate+0x16>
     8cc:	82 e1       	ldi	r24, 0x12	; 18
     8ce:	6c e0       	ldi	r22, 0x0C	; 12
     8d0:	47 e3       	ldi	r20, 0x37	; 55
     8d2:	0e 94 59 04 	call	0x8b2	; 0x8b2 <Can_conf_bt_flex>
     8d6:	2e c0       	rjmp	.+92     	; 0x934 <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_125) Can_conf_bt_flex(0x0E, 0x0C, 0x37 ); //!< -- 125Kb/s, 16x Tscl, sampling at 75%
     8d8:	82 30       	cpi	r24, 0x02	; 2
     8da:	31 f4       	brne	.+12     	; 0x8e8 <can_fixed_baudrate+0x26>
     8dc:	8e e0       	ldi	r24, 0x0E	; 14
     8de:	6c e0       	ldi	r22, 0x0C	; 12
     8e0:	47 e3       	ldi	r20, 0x37	; 55
     8e2:	0e 94 59 04 	call	0x8b2	; 0x8b2 <Can_conf_bt_flex>
     8e6:	26 c0       	rjmp	.+76     	; 0x934 <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_200) Can_conf_bt_flex(0x08, 0x0C, 0x37 ); //!< -- 200Kb/s, 16x Tscl, sampling at 75%
     8e8:	83 30       	cpi	r24, 0x03	; 3
     8ea:	31 f4       	brne	.+12     	; 0x8f8 <can_fixed_baudrate+0x36>
     8ec:	88 e0       	ldi	r24, 0x08	; 8
     8ee:	6c e0       	ldi	r22, 0x0C	; 12
     8f0:	47 e3       	ldi	r20, 0x37	; 55
     8f2:	0e 94 59 04 	call	0x8b2	; 0x8b2 <Can_conf_bt_flex>
     8f6:	1e c0       	rjmp	.+60     	; 0x934 <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_250) Can_conf_bt_flex(0x06, 0x0C, 0x37 ); //!< -- 250Kb/s, 16x Tscl, sampling at 75%
     8f8:	84 30       	cpi	r24, 0x04	; 4
     8fa:	31 f4       	brne	.+12     	; 0x908 <can_fixed_baudrate+0x46>
     8fc:	86 e0       	ldi	r24, 0x06	; 6
     8fe:	6c e0       	ldi	r22, 0x0C	; 12
     900:	47 e3       	ldi	r20, 0x37	; 55
     902:	0e 94 59 04 	call	0x8b2	; 0x8b2 <Can_conf_bt_flex>
     906:	16 c0       	rjmp	.+44     	; 0x934 <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_500) Can_conf_bt_flex(0x06, 0x04, 0x13 ); //!< -- 500Kb/s, 8x Tscl, sampling at 75%
     908:	85 30       	cpi	r24, 0x05	; 5
     90a:	31 f4       	brne	.+12     	; 0x918 <can_fixed_baudrate+0x56>
     90c:	86 e0       	ldi	r24, 0x06	; 6
     90e:	64 e0       	ldi	r22, 0x04	; 4
     910:	43 e1       	ldi	r20, 0x13	; 19
     912:	0e 94 59 04 	call	0x8b2	; 0x8b2 <Can_conf_bt_flex>
     916:	0e c0       	rjmp	.+28     	; 0x934 <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
     918:	86 30       	cpi	r24, 0x06	; 6
     91a:	31 f4       	brne	.+12     	; 0x928 <can_fixed_baudrate+0x66>
     91c:	80 e0       	ldi	r24, 0x00	; 0
     91e:	6c e0       	ldi	r22, 0x0C	; 12
     920:	47 e3       	ldi	r20, 0x37	; 55
     922:	0e 94 59 04 	call	0x8b2	; 0x8b2 <Can_conf_bt_flex>
     926:	06 c0       	rjmp	.+12     	; 0x934 <can_fixed_baudrate+0x72>
		else Can_conf_bt();
     928:	10 92 e2 00 	sts	0x00E2, r1
     92c:	10 92 e3 00 	sts	0x00E3, r1
     930:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     934:	81 e0       	ldi	r24, 0x01	; 1
     936:	08 95       	ret

00000938 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     938:	0f 93       	push	r16
     93a:	1f 93       	push	r17
     93c:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     93e:	87 85       	ldd	r24, Z+15	; 0x0f
     940:	88 23       	and	r24, r24
     942:	91 f4       	brne	.+36     	; 0x968 <get_idmask+0x30>
		mask = cmd->id_mask;
     944:	02 85       	ldd	r16, Z+10	; 0x0a
     946:	13 85       	ldd	r17, Z+11	; 0x0b
     948:	24 85       	ldd	r18, Z+12	; 0x0c
     94a:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     94c:	0f 2e       	mov	r0, r31
     94e:	f2 e1       	ldi	r31, 0x12	; 18
     950:	00 0f       	add	r16, r16
     952:	11 1f       	adc	r17, r17
     954:	22 1f       	adc	r18, r18
     956:	33 1f       	adc	r19, r19
     958:	fa 95       	dec	r31
     95a:	d1 f7       	brne	.-12     	; 0x950 <get_idmask+0x18>
     95c:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     95e:	0f 6f       	ori	r16, 0xFF	; 255
     960:	1f 6f       	ori	r17, 0xFF	; 255
     962:	23 60       	ori	r18, 0x03	; 3
     964:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     966:	05 c0       	rjmp	.+10     	; 0x972 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     968:	02 85       	ldd	r16, Z+10	; 0x0a
     96a:	13 85       	ldd	r17, Z+11	; 0x0b
     96c:	24 85       	ldd	r18, Z+12	; 0x0c
     96e:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     970:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     972:	60 2f       	mov	r22, r16
     974:	71 2f       	mov	r23, r17
     976:	82 2f       	mov	r24, r18
     978:	93 2f       	mov	r25, r19
     97a:	1f 91       	pop	r17
     97c:	0f 91       	pop	r16
     97e:	08 95       	ret

00000980 <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     980:	0e 94 61 04 	call	0x8c2	; 0x8c2 <can_fixed_baudrate>
     984:	88 23       	and	r24, r24
     986:	49 f0       	breq	.+18     	; 0x99a <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     988:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     98c:	e8 ed       	ldi	r30, 0xD8	; 216
     98e:	f0 e0       	ldi	r31, 0x00	; 0
     990:	80 81       	ld	r24, Z
     992:	82 60       	ori	r24, 0x02	; 2
     994:	80 83       	st	Z, r24
    return (1);
     996:	81 e0       	ldi	r24, 0x01	; 1
     998:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     99a:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     99c:	08 95       	ret

0000099e <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     99e:	e8 ed       	ldi	r30, 0xD8	; 216
     9a0:	f0 e0       	ldi	r31, 0x00	; 0
     9a2:	80 81       	ld	r24, Z
     9a4:	8d 7f       	andi	r24, 0xFD	; 253
     9a6:	80 83       	st	Z, r24
}
     9a8:	08 95       	ret

000009aa <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     9aa:	0f 93       	push	r16
     9ac:	1f 93       	push	r17
     9ae:	cf 93       	push	r28
     9b0:	df 93       	push	r29
     9b2:	00 d0       	rcall	.+0      	; 0x9b4 <can_cmd+0xa>
     9b4:	00 d0       	rcall	.+0      	; 0x9b6 <can_cmd+0xc>
     9b6:	cd b7       	in	r28, 0x3d	; 61
     9b8:	de b7       	in	r29, 0x3e	; 62
     9ba:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     9bc:	dc 01       	movw	r26, r24
     9be:	11 96       	adiw	r26, 0x01	; 1
     9c0:	8c 91       	ld	r24, X
     9c2:	11 97       	sbiw	r26, 0x01	; 1
     9c4:	8c 30       	cpi	r24, 0x0C	; 12
     9c6:	b1 f4       	brne	.+44     	; 0x9f4 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     9c8:	19 96       	adiw	r26, 0x09	; 9
     9ca:	8c 91       	ld	r24, X
     9cc:	19 97       	sbiw	r26, 0x09	; 9
     9ce:	80 36       	cpi	r24, 0x60	; 96
     9d0:	69 f4       	brne	.+26     	; 0x9ec <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     9d2:	8c 91       	ld	r24, X
     9d4:	82 95       	swap	r24
     9d6:	80 7f       	andi	r24, 0xF0	; 240
     9d8:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     9dc:	ef ee       	ldi	r30, 0xEF	; 239
     9de:	f0 e0       	ldi	r31, 0x00	; 0
     9e0:	80 81       	ld	r24, Z
     9e2:	8f 73       	andi	r24, 0x3F	; 63
     9e4:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     9e6:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     9ea:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     9ec:	f8 01       	movw	r30, r16
     9ee:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     9f0:	80 e0       	ldi	r24, 0x00	; 0
     9f2:	ac c5       	rjmp	.+2904   	; 0x154c <__stack+0x44d>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     9f4:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     9f8:	8f 3f       	cpi	r24, 0xFF	; 255
     9fa:	09 f4       	brne	.+2      	; 0x9fe <can_cmd+0x54>
     9fc:	a1 c5       	rjmp	.+2882   	; 0x1540 <__stack+0x441>
    {
      cmd->status = MOB_PENDING; 
     9fe:	90 e6       	ldi	r25, 0x60	; 96
     a00:	d8 01       	movw	r26, r16
     a02:	19 96       	adiw	r26, 0x09	; 9
     a04:	9c 93       	st	X, r25
     a06:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     a08:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     a0a:	82 95       	swap	r24
     a0c:	80 7f       	andi	r24, 0xF0	; 240
     a0e:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     a12:	ee ee       	ldi	r30, 0xEE	; 238
     a14:	f0 e0       	ldi	r31, 0x00	; 0
     a16:	11 92       	st	Z+, r1
     a18:	e8 3f       	cpi	r30, 0xF8	; 248
     a1a:	f1 05       	cpc	r31, r1
     a1c:	e1 f7       	brne	.-8      	; 0xa16 <can_cmd+0x6c>
          
      switch (cmd->cmd)
     a1e:	f8 01       	movw	r30, r16
     a20:	81 81       	ldd	r24, Z+1	; 0x01
     a22:	86 30       	cpi	r24, 0x06	; 6
     a24:	09 f4       	brne	.+2      	; 0xa28 <can_cmd+0x7e>
     a26:	56 c2       	rjmp	.+1196   	; 0xed4 <can_cmd+0x52a>
     a28:	87 30       	cpi	r24, 0x07	; 7
     a2a:	90 f4       	brcc	.+36     	; 0xa50 <can_cmd+0xa6>
     a2c:	83 30       	cpi	r24, 0x03	; 3
     a2e:	09 f4       	brne	.+2      	; 0xa32 <can_cmd+0x88>
     a30:	12 c1       	rjmp	.+548    	; 0xc56 <can_cmd+0x2ac>
     a32:	84 30       	cpi	r24, 0x04	; 4
     a34:	30 f4       	brcc	.+12     	; 0xa42 <can_cmd+0x98>
     a36:	81 30       	cpi	r24, 0x01	; 1
     a38:	11 f1       	breq	.+68     	; 0xa7e <can_cmd+0xd4>
     a3a:	82 30       	cpi	r24, 0x02	; 2
     a3c:	09 f0       	breq	.+2      	; 0xa40 <can_cmd+0x96>
     a3e:	7c c5       	rjmp	.+2808   	; 0x1538 <__stack+0x439>
     a40:	98 c0       	rjmp	.+304    	; 0xb72 <can_cmd+0x1c8>
     a42:	84 30       	cpi	r24, 0x04	; 4
     a44:	09 f4       	brne	.+2      	; 0xa48 <can_cmd+0x9e>
     a46:	67 c1       	rjmp	.+718    	; 0xd16 <can_cmd+0x36c>
     a48:	85 30       	cpi	r24, 0x05	; 5
     a4a:	09 f0       	breq	.+2      	; 0xa4e <can_cmd+0xa4>
     a4c:	75 c5       	rjmp	.+2794   	; 0x1538 <__stack+0x439>
     a4e:	aa c1       	rjmp	.+852    	; 0xda4 <can_cmd+0x3fa>
     a50:	89 30       	cpi	r24, 0x09	; 9
     a52:	09 f4       	brne	.+2      	; 0xa56 <can_cmd+0xac>
     a54:	be c3       	rjmp	.+1916   	; 0x11d2 <__stack+0xd3>
     a56:	8a 30       	cpi	r24, 0x0A	; 10
     a58:	38 f4       	brcc	.+14     	; 0xa68 <can_cmd+0xbe>
     a5a:	87 30       	cpi	r24, 0x07	; 7
     a5c:	09 f4       	brne	.+2      	; 0xa60 <can_cmd+0xb6>
     a5e:	8f c2       	rjmp	.+1310   	; 0xf7e <can_cmd+0x5d4>
     a60:	88 30       	cpi	r24, 0x08	; 8
     a62:	09 f0       	breq	.+2      	; 0xa66 <can_cmd+0xbc>
     a64:	69 c5       	rjmp	.+2770   	; 0x1538 <__stack+0x439>
     a66:	1b c3       	rjmp	.+1590   	; 0x109e <can_cmd+0x6f4>
     a68:	8a 30       	cpi	r24, 0x0A	; 10
     a6a:	21 f0       	breq	.+8      	; 0xa74 <can_cmd+0xca>
     a6c:	8b 30       	cpi	r24, 0x0B	; 11
     a6e:	09 f0       	breq	.+2      	; 0xa72 <can_cmd+0xc8>
     a70:	63 c5       	rjmp	.+2758   	; 0x1538 <__stack+0x439>
     a72:	b1 c4       	rjmp	.+2402   	; 0x13d6 <__stack+0x2d7>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     a74:	86 81       	ldd	r24, Z+6	; 0x06
     a76:	88 23       	and	r24, r24
     a78:	09 f0       	breq	.+2      	; 0xa7c <can_cmd+0xd2>
     a7a:	49 c4       	rjmp	.+2194   	; 0x130e <__stack+0x20f>
     a7c:	57 c4       	rjmp	.+2222   	; 0x132c <__stack+0x22d>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     a7e:	f8 01       	movw	r30, r16
     a80:	87 85       	ldd	r24, Z+15	; 0x0f
     a82:	88 23       	and	r24, r24
     a84:	69 f1       	breq	.+90     	; 0xae0 <can_cmd+0x136>
     a86:	94 81       	ldd	r25, Z+4	; 0x04
     a88:	92 95       	swap	r25
     a8a:	96 95       	lsr	r25
     a8c:	97 70       	andi	r25, 0x07	; 7
     a8e:	85 81       	ldd	r24, Z+5	; 0x05
     a90:	88 0f       	add	r24, r24
     a92:	88 0f       	add	r24, r24
     a94:	88 0f       	add	r24, r24
     a96:	89 0f       	add	r24, r25
     a98:	80 93 f3 00 	sts	0x00F3, r24
     a9c:	93 81       	ldd	r25, Z+3	; 0x03
     a9e:	92 95       	swap	r25
     aa0:	96 95       	lsr	r25
     aa2:	97 70       	andi	r25, 0x07	; 7
     aa4:	84 81       	ldd	r24, Z+4	; 0x04
     aa6:	88 0f       	add	r24, r24
     aa8:	88 0f       	add	r24, r24
     aaa:	88 0f       	add	r24, r24
     aac:	89 0f       	add	r24, r25
     aae:	80 93 f2 00 	sts	0x00F2, r24
     ab2:	92 81       	ldd	r25, Z+2	; 0x02
     ab4:	92 95       	swap	r25
     ab6:	96 95       	lsr	r25
     ab8:	97 70       	andi	r25, 0x07	; 7
     aba:	83 81       	ldd	r24, Z+3	; 0x03
     abc:	88 0f       	add	r24, r24
     abe:	88 0f       	add	r24, r24
     ac0:	88 0f       	add	r24, r24
     ac2:	89 0f       	add	r24, r25
     ac4:	80 93 f1 00 	sts	0x00F1, r24
     ac8:	82 81       	ldd	r24, Z+2	; 0x02
     aca:	88 0f       	add	r24, r24
     acc:	88 0f       	add	r24, r24
     ace:	88 0f       	add	r24, r24
     ad0:	80 93 f0 00 	sts	0x00F0, r24
     ad4:	ef ee       	ldi	r30, 0xEF	; 239
     ad6:	f0 e0       	ldi	r31, 0x00	; 0
     ad8:	80 81       	ld	r24, Z
     ada:	80 61       	ori	r24, 0x10	; 16
     adc:	80 83       	st	Z, r24
     ade:	16 c0       	rjmp	.+44     	; 0xb0c <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     ae0:	92 81       	ldd	r25, Z+2	; 0x02
     ae2:	96 95       	lsr	r25
     ae4:	96 95       	lsr	r25
     ae6:	96 95       	lsr	r25
     ae8:	83 81       	ldd	r24, Z+3	; 0x03
     aea:	82 95       	swap	r24
     aec:	88 0f       	add	r24, r24
     aee:	80 7e       	andi	r24, 0xE0	; 224
     af0:	89 0f       	add	r24, r25
     af2:	80 93 f3 00 	sts	0x00F3, r24
     af6:	82 81       	ldd	r24, Z+2	; 0x02
     af8:	82 95       	swap	r24
     afa:	88 0f       	add	r24, r24
     afc:	80 7e       	andi	r24, 0xE0	; 224
     afe:	80 93 f2 00 	sts	0x00F2, r24
     b02:	ef ee       	ldi	r30, 0xEF	; 239
     b04:	f0 e0       	ldi	r31, 0x00	; 0
     b06:	80 81       	ld	r24, Z
     b08:	8f 7e       	andi	r24, 0xEF	; 239
     b0a:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     b0c:	f8 01       	movw	r30, r16
     b0e:	86 81       	ldd	r24, Z+6	; 0x06
     b10:	88 23       	and	r24, r24
     b12:	79 f0       	breq	.+30     	; 0xb32 <can_cmd+0x188>
     b14:	80 e0       	ldi	r24, 0x00	; 0
     b16:	2a ef       	ldi	r18, 0xFA	; 250
     b18:	30 e0       	ldi	r19, 0x00	; 0
     b1a:	f8 01       	movw	r30, r16
     b1c:	a7 81       	ldd	r26, Z+7	; 0x07
     b1e:	b0 85       	ldd	r27, Z+8	; 0x08
     b20:	a8 0f       	add	r26, r24
     b22:	b1 1d       	adc	r27, r1
     b24:	9c 91       	ld	r25, X
     b26:	d9 01       	movw	r26, r18
     b28:	9c 93       	st	X, r25
     b2a:	8f 5f       	subi	r24, 0xFF	; 255
     b2c:	96 81       	ldd	r25, Z+6	; 0x06
     b2e:	89 17       	cp	r24, r25
     b30:	a0 f3       	brcs	.-24     	; 0xb1a <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     b32:	f8 01       	movw	r30, r16
     b34:	86 85       	ldd	r24, Z+14	; 0x0e
     b36:	88 23       	and	r24, r24
     b38:	31 f0       	breq	.+12     	; 0xb46 <can_cmd+0x19c>
     b3a:	e0 ef       	ldi	r30, 0xF0	; 240
     b3c:	f0 e0       	ldi	r31, 0x00	; 0
     b3e:	80 81       	ld	r24, Z
     b40:	84 60       	ori	r24, 0x04	; 4
     b42:	80 83       	st	Z, r24
     b44:	05 c0       	rjmp	.+10     	; 0xb50 <can_cmd+0x1a6>
            else Can_clear_rtr();    
     b46:	e0 ef       	ldi	r30, 0xF0	; 240
     b48:	f0 e0       	ldi	r31, 0x00	; 0
     b4a:	80 81       	ld	r24, Z
     b4c:	8b 7f       	andi	r24, 0xFB	; 251
     b4e:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     b50:	ef ee       	ldi	r30, 0xEF	; 239
     b52:	f0 e0       	ldi	r31, 0x00	; 0
     b54:	90 81       	ld	r25, Z
     b56:	d8 01       	movw	r26, r16
     b58:	16 96       	adiw	r26, 0x06	; 6
     b5a:	8c 91       	ld	r24, X
     b5c:	16 97       	sbiw	r26, 0x06	; 6
     b5e:	89 2b       	or	r24, r25
     b60:	80 83       	st	Z, r24
          Can_config_tx();
     b62:	80 81       	ld	r24, Z
     b64:	8f 73       	andi	r24, 0x3F	; 63
     b66:	80 83       	st	Z, r24
     b68:	80 81       	ld	r24, Z
     b6a:	80 64       	ori	r24, 0x40	; 64
     b6c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     b6e:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     b70:	ed c4       	rjmp	.+2522   	; 0x154c <__stack+0x44d>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     b72:	f8 01       	movw	r30, r16
     b74:	87 85       	ldd	r24, Z+15	; 0x0f
     b76:	88 23       	and	r24, r24
     b78:	69 f1       	breq	.+90     	; 0xbd4 <can_cmd+0x22a>
     b7a:	94 81       	ldd	r25, Z+4	; 0x04
     b7c:	92 95       	swap	r25
     b7e:	96 95       	lsr	r25
     b80:	97 70       	andi	r25, 0x07	; 7
     b82:	85 81       	ldd	r24, Z+5	; 0x05
     b84:	88 0f       	add	r24, r24
     b86:	88 0f       	add	r24, r24
     b88:	88 0f       	add	r24, r24
     b8a:	89 0f       	add	r24, r25
     b8c:	80 93 f3 00 	sts	0x00F3, r24
     b90:	93 81       	ldd	r25, Z+3	; 0x03
     b92:	92 95       	swap	r25
     b94:	96 95       	lsr	r25
     b96:	97 70       	andi	r25, 0x07	; 7
     b98:	84 81       	ldd	r24, Z+4	; 0x04
     b9a:	88 0f       	add	r24, r24
     b9c:	88 0f       	add	r24, r24
     b9e:	88 0f       	add	r24, r24
     ba0:	89 0f       	add	r24, r25
     ba2:	80 93 f2 00 	sts	0x00F2, r24
     ba6:	92 81       	ldd	r25, Z+2	; 0x02
     ba8:	92 95       	swap	r25
     baa:	96 95       	lsr	r25
     bac:	97 70       	andi	r25, 0x07	; 7
     bae:	83 81       	ldd	r24, Z+3	; 0x03
     bb0:	88 0f       	add	r24, r24
     bb2:	88 0f       	add	r24, r24
     bb4:	88 0f       	add	r24, r24
     bb6:	89 0f       	add	r24, r25
     bb8:	80 93 f1 00 	sts	0x00F1, r24
     bbc:	82 81       	ldd	r24, Z+2	; 0x02
     bbe:	88 0f       	add	r24, r24
     bc0:	88 0f       	add	r24, r24
     bc2:	88 0f       	add	r24, r24
     bc4:	80 93 f0 00 	sts	0x00F0, r24
     bc8:	ef ee       	ldi	r30, 0xEF	; 239
     bca:	f0 e0       	ldi	r31, 0x00	; 0
     bcc:	80 81       	ld	r24, Z
     bce:	80 61       	ori	r24, 0x10	; 16
     bd0:	80 83       	st	Z, r24
     bd2:	16 c0       	rjmp	.+44     	; 0xc00 <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     bd4:	92 81       	ldd	r25, Z+2	; 0x02
     bd6:	96 95       	lsr	r25
     bd8:	96 95       	lsr	r25
     bda:	96 95       	lsr	r25
     bdc:	83 81       	ldd	r24, Z+3	; 0x03
     bde:	82 95       	swap	r24
     be0:	88 0f       	add	r24, r24
     be2:	80 7e       	andi	r24, 0xE0	; 224
     be4:	89 0f       	add	r24, r25
     be6:	80 93 f3 00 	sts	0x00F3, r24
     bea:	82 81       	ldd	r24, Z+2	; 0x02
     bec:	82 95       	swap	r24
     bee:	88 0f       	add	r24, r24
     bf0:	80 7e       	andi	r24, 0xE0	; 224
     bf2:	80 93 f2 00 	sts	0x00F2, r24
     bf6:	ef ee       	ldi	r30, 0xEF	; 239
     bf8:	f0 e0       	ldi	r31, 0x00	; 0
     bfa:	80 81       	ld	r24, Z
     bfc:	8f 7e       	andi	r24, 0xEF	; 239
     bfe:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     c00:	f8 01       	movw	r30, r16
     c02:	86 81       	ldd	r24, Z+6	; 0x06
     c04:	88 23       	and	r24, r24
     c06:	79 f0       	breq	.+30     	; 0xc26 <can_cmd+0x27c>
     c08:	80 e0       	ldi	r24, 0x00	; 0
     c0a:	2a ef       	ldi	r18, 0xFA	; 250
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	f8 01       	movw	r30, r16
     c10:	a7 81       	ldd	r26, Z+7	; 0x07
     c12:	b0 85       	ldd	r27, Z+8	; 0x08
     c14:	a8 0f       	add	r26, r24
     c16:	b1 1d       	adc	r27, r1
     c18:	9c 91       	ld	r25, X
     c1a:	d9 01       	movw	r26, r18
     c1c:	9c 93       	st	X, r25
     c1e:	8f 5f       	subi	r24, 0xFF	; 255
     c20:	96 81       	ldd	r25, Z+6	; 0x06
     c22:	89 17       	cp	r24, r25
     c24:	a0 f3       	brcs	.-24     	; 0xc0e <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     c26:	f8 01       	movw	r30, r16
     c28:	16 86       	std	Z+14, r1	; 0x0e
     c2a:	e0 ef       	ldi	r30, 0xF0	; 240
     c2c:	f0 e0       	ldi	r31, 0x00	; 0
     c2e:	80 81       	ld	r24, Z
     c30:	8b 7f       	andi	r24, 0xFB	; 251
     c32:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     c34:	ef ee       	ldi	r30, 0xEF	; 239
     c36:	f0 e0       	ldi	r31, 0x00	; 0
     c38:	90 81       	ld	r25, Z
     c3a:	d8 01       	movw	r26, r16
     c3c:	16 96       	adiw	r26, 0x06	; 6
     c3e:	8c 91       	ld	r24, X
     c40:	16 97       	sbiw	r26, 0x06	; 6
     c42:	89 2b       	or	r24, r25
     c44:	80 83       	st	Z, r24
          Can_config_tx();
     c46:	80 81       	ld	r24, Z
     c48:	8f 73       	andi	r24, 0x3F	; 63
     c4a:	80 83       	st	Z, r24
     c4c:	80 81       	ld	r24, Z
     c4e:	80 64       	ori	r24, 0x40	; 64
     c50:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     c52:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     c54:	7b c4       	rjmp	.+2294   	; 0x154c <__stack+0x44d>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     c56:	f8 01       	movw	r30, r16
     c58:	87 85       	ldd	r24, Z+15	; 0x0f
     c5a:	88 23       	and	r24, r24
     c5c:	69 f1       	breq	.+90     	; 0xcb8 <can_cmd+0x30e>
     c5e:	94 81       	ldd	r25, Z+4	; 0x04
     c60:	92 95       	swap	r25
     c62:	96 95       	lsr	r25
     c64:	97 70       	andi	r25, 0x07	; 7
     c66:	85 81       	ldd	r24, Z+5	; 0x05
     c68:	88 0f       	add	r24, r24
     c6a:	88 0f       	add	r24, r24
     c6c:	88 0f       	add	r24, r24
     c6e:	89 0f       	add	r24, r25
     c70:	80 93 f3 00 	sts	0x00F3, r24
     c74:	93 81       	ldd	r25, Z+3	; 0x03
     c76:	92 95       	swap	r25
     c78:	96 95       	lsr	r25
     c7a:	97 70       	andi	r25, 0x07	; 7
     c7c:	84 81       	ldd	r24, Z+4	; 0x04
     c7e:	88 0f       	add	r24, r24
     c80:	88 0f       	add	r24, r24
     c82:	88 0f       	add	r24, r24
     c84:	89 0f       	add	r24, r25
     c86:	80 93 f2 00 	sts	0x00F2, r24
     c8a:	92 81       	ldd	r25, Z+2	; 0x02
     c8c:	92 95       	swap	r25
     c8e:	96 95       	lsr	r25
     c90:	97 70       	andi	r25, 0x07	; 7
     c92:	83 81       	ldd	r24, Z+3	; 0x03
     c94:	88 0f       	add	r24, r24
     c96:	88 0f       	add	r24, r24
     c98:	88 0f       	add	r24, r24
     c9a:	89 0f       	add	r24, r25
     c9c:	80 93 f1 00 	sts	0x00F1, r24
     ca0:	82 81       	ldd	r24, Z+2	; 0x02
     ca2:	88 0f       	add	r24, r24
     ca4:	88 0f       	add	r24, r24
     ca6:	88 0f       	add	r24, r24
     ca8:	80 93 f0 00 	sts	0x00F0, r24
     cac:	ef ee       	ldi	r30, 0xEF	; 239
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	80 81       	ld	r24, Z
     cb2:	80 61       	ori	r24, 0x10	; 16
     cb4:	80 83       	st	Z, r24
     cb6:	16 c0       	rjmp	.+44     	; 0xce4 <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     cb8:	92 81       	ldd	r25, Z+2	; 0x02
     cba:	96 95       	lsr	r25
     cbc:	96 95       	lsr	r25
     cbe:	96 95       	lsr	r25
     cc0:	83 81       	ldd	r24, Z+3	; 0x03
     cc2:	82 95       	swap	r24
     cc4:	88 0f       	add	r24, r24
     cc6:	80 7e       	andi	r24, 0xE0	; 224
     cc8:	89 0f       	add	r24, r25
     cca:	80 93 f3 00 	sts	0x00F3, r24
     cce:	82 81       	ldd	r24, Z+2	; 0x02
     cd0:	82 95       	swap	r24
     cd2:	88 0f       	add	r24, r24
     cd4:	80 7e       	andi	r24, 0xE0	; 224
     cd6:	80 93 f2 00 	sts	0x00F2, r24
     cda:	ef ee       	ldi	r30, 0xEF	; 239
     cdc:	f0 e0       	ldi	r31, 0x00	; 0
     cde:	80 81       	ld	r24, Z
     ce0:	8f 7e       	andi	r24, 0xEF	; 239
     ce2:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     ce4:	81 e0       	ldi	r24, 0x01	; 1
     ce6:	f8 01       	movw	r30, r16
     ce8:	86 87       	std	Z+14, r24	; 0x0e
     cea:	e0 ef       	ldi	r30, 0xF0	; 240
     cec:	f0 e0       	ldi	r31, 0x00	; 0
     cee:	80 81       	ld	r24, Z
     cf0:	84 60       	ori	r24, 0x04	; 4
     cf2:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     cf4:	ef ee       	ldi	r30, 0xEF	; 239
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	90 81       	ld	r25, Z
     cfa:	d8 01       	movw	r26, r16
     cfc:	16 96       	adiw	r26, 0x06	; 6
     cfe:	8c 91       	ld	r24, X
     d00:	16 97       	sbiw	r26, 0x06	; 6
     d02:	89 2b       	or	r24, r25
     d04:	80 83       	st	Z, r24
          Can_config_tx();
     d06:	80 81       	ld	r24, Z
     d08:	8f 73       	andi	r24, 0x3F	; 63
     d0a:	80 83       	st	Z, r24
     d0c:	80 81       	ld	r24, Z
     d0e:	80 64       	ori	r24, 0x40	; 64
     d10:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d12:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     d14:	1b c4       	rjmp	.+2102   	; 0x154c <__stack+0x44d>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     d16:	8f ef       	ldi	r24, 0xFF	; 255
     d18:	9f ef       	ldi	r25, 0xFF	; 255
     d1a:	dc 01       	movw	r26, r24
     d1c:	89 83       	std	Y+1, r24	; 0x01
     d1e:	9a 83       	std	Y+2, r25	; 0x02
     d20:	ab 83       	std	Y+3, r26	; 0x03
     d22:	bc 83       	std	Y+4, r27	; 0x04
     d24:	9b 81       	ldd	r25, Y+3	; 0x03
     d26:	92 95       	swap	r25
     d28:	96 95       	lsr	r25
     d2a:	97 70       	andi	r25, 0x07	; 7
     d2c:	8c 81       	ldd	r24, Y+4	; 0x04
     d2e:	88 0f       	add	r24, r24
     d30:	88 0f       	add	r24, r24
     d32:	88 0f       	add	r24, r24
     d34:	89 0f       	add	r24, r25
     d36:	80 93 f7 00 	sts	0x00F7, r24
     d3a:	9a 81       	ldd	r25, Y+2	; 0x02
     d3c:	92 95       	swap	r25
     d3e:	96 95       	lsr	r25
     d40:	97 70       	andi	r25, 0x07	; 7
     d42:	8b 81       	ldd	r24, Y+3	; 0x03
     d44:	88 0f       	add	r24, r24
     d46:	88 0f       	add	r24, r24
     d48:	88 0f       	add	r24, r24
     d4a:	89 0f       	add	r24, r25
     d4c:	80 93 f6 00 	sts	0x00F6, r24
     d50:	99 81       	ldd	r25, Y+1	; 0x01
     d52:	92 95       	swap	r25
     d54:	96 95       	lsr	r25
     d56:	97 70       	andi	r25, 0x07	; 7
     d58:	8a 81       	ldd	r24, Y+2	; 0x02
     d5a:	88 0f       	add	r24, r24
     d5c:	88 0f       	add	r24, r24
     d5e:	88 0f       	add	r24, r24
     d60:	89 0f       	add	r24, r25
     d62:	80 93 f5 00 	sts	0x00F5, r24
     d66:	89 81       	ldd	r24, Y+1	; 0x01
     d68:	88 0f       	add	r24, r24
     d6a:	88 0f       	add	r24, r24
     d6c:	88 0f       	add	r24, r24
     d6e:	24 ef       	ldi	r18, 0xF4	; 244
     d70:	30 e0       	ldi	r19, 0x00	; 0
     d72:	f9 01       	movw	r30, r18
     d74:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
     d76:	ef ee       	ldi	r30, 0xEF	; 239
     d78:	f0 e0       	ldi	r31, 0x00	; 0
     d7a:	90 81       	ld	r25, Z
     d7c:	d8 01       	movw	r26, r16
     d7e:	16 96       	adiw	r26, 0x06	; 6
     d80:	8c 91       	ld	r24, X
     d82:	89 2b       	or	r24, r25
     d84:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
     d86:	d9 01       	movw	r26, r18
     d88:	8c 91       	ld	r24, X
     d8a:	8b 7f       	andi	r24, 0xFB	; 251
     d8c:	8c 93       	st	X, r24
          Can_clear_idemsk();
     d8e:	8c 91       	ld	r24, X
     d90:	8e 7f       	andi	r24, 0xFE	; 254
     d92:	8c 93       	st	X, r24
          Can_config_rx();       
     d94:	80 81       	ld	r24, Z
     d96:	8f 73       	andi	r24, 0x3F	; 63
     d98:	80 83       	st	Z, r24
     d9a:	80 81       	ld	r24, Z
     d9c:	80 68       	ori	r24, 0x80	; 128
     d9e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     da0:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     da2:	d4 c3       	rjmp	.+1960   	; 0x154c <__stack+0x44d>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     da4:	f8 01       	movw	r30, r16
     da6:	87 85       	ldd	r24, Z+15	; 0x0f
     da8:	88 23       	and	r24, r24
     daa:	69 f1       	breq	.+90     	; 0xe06 <can_cmd+0x45c>
     dac:	94 81       	ldd	r25, Z+4	; 0x04
     dae:	92 95       	swap	r25
     db0:	96 95       	lsr	r25
     db2:	97 70       	andi	r25, 0x07	; 7
     db4:	85 81       	ldd	r24, Z+5	; 0x05
     db6:	88 0f       	add	r24, r24
     db8:	88 0f       	add	r24, r24
     dba:	88 0f       	add	r24, r24
     dbc:	89 0f       	add	r24, r25
     dbe:	80 93 f3 00 	sts	0x00F3, r24
     dc2:	93 81       	ldd	r25, Z+3	; 0x03
     dc4:	92 95       	swap	r25
     dc6:	96 95       	lsr	r25
     dc8:	97 70       	andi	r25, 0x07	; 7
     dca:	84 81       	ldd	r24, Z+4	; 0x04
     dcc:	88 0f       	add	r24, r24
     dce:	88 0f       	add	r24, r24
     dd0:	88 0f       	add	r24, r24
     dd2:	89 0f       	add	r24, r25
     dd4:	80 93 f2 00 	sts	0x00F2, r24
     dd8:	92 81       	ldd	r25, Z+2	; 0x02
     dda:	92 95       	swap	r25
     ddc:	96 95       	lsr	r25
     dde:	97 70       	andi	r25, 0x07	; 7
     de0:	83 81       	ldd	r24, Z+3	; 0x03
     de2:	88 0f       	add	r24, r24
     de4:	88 0f       	add	r24, r24
     de6:	88 0f       	add	r24, r24
     de8:	89 0f       	add	r24, r25
     dea:	80 93 f1 00 	sts	0x00F1, r24
     dee:	82 81       	ldd	r24, Z+2	; 0x02
     df0:	88 0f       	add	r24, r24
     df2:	88 0f       	add	r24, r24
     df4:	88 0f       	add	r24, r24
     df6:	80 93 f0 00 	sts	0x00F0, r24
     dfa:	ef ee       	ldi	r30, 0xEF	; 239
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	80 81       	ld	r24, Z
     e00:	80 61       	ori	r24, 0x10	; 16
     e02:	80 83       	st	Z, r24
     e04:	16 c0       	rjmp	.+44     	; 0xe32 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
     e06:	92 81       	ldd	r25, Z+2	; 0x02
     e08:	96 95       	lsr	r25
     e0a:	96 95       	lsr	r25
     e0c:	96 95       	lsr	r25
     e0e:	83 81       	ldd	r24, Z+3	; 0x03
     e10:	82 95       	swap	r24
     e12:	88 0f       	add	r24, r24
     e14:	80 7e       	andi	r24, 0xE0	; 224
     e16:	89 0f       	add	r24, r25
     e18:	80 93 f3 00 	sts	0x00F3, r24
     e1c:	82 81       	ldd	r24, Z+2	; 0x02
     e1e:	82 95       	swap	r24
     e20:	88 0f       	add	r24, r24
     e22:	80 7e       	andi	r24, 0xE0	; 224
     e24:	80 93 f2 00 	sts	0x00F2, r24
     e28:	ef ee       	ldi	r30, 0xEF	; 239
     e2a:	f0 e0       	ldi	r31, 0x00	; 0
     e2c:	80 81       	ld	r24, Z
     e2e:	8f 7e       	andi	r24, 0xEF	; 239
     e30:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
     e32:	8f ef       	ldi	r24, 0xFF	; 255
     e34:	9f ef       	ldi	r25, 0xFF	; 255
     e36:	dc 01       	movw	r26, r24
     e38:	89 83       	std	Y+1, r24	; 0x01
     e3a:	9a 83       	std	Y+2, r25	; 0x02
     e3c:	ab 83       	std	Y+3, r26	; 0x03
     e3e:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
     e40:	9b 81       	ldd	r25, Y+3	; 0x03
     e42:	92 95       	swap	r25
     e44:	96 95       	lsr	r25
     e46:	97 70       	andi	r25, 0x07	; 7
     e48:	8c 81       	ldd	r24, Y+4	; 0x04
     e4a:	88 0f       	add	r24, r24
     e4c:	88 0f       	add	r24, r24
     e4e:	88 0f       	add	r24, r24
     e50:	89 0f       	add	r24, r25
     e52:	80 93 f7 00 	sts	0x00F7, r24
     e56:	9a 81       	ldd	r25, Y+2	; 0x02
     e58:	92 95       	swap	r25
     e5a:	96 95       	lsr	r25
     e5c:	97 70       	andi	r25, 0x07	; 7
     e5e:	8b 81       	ldd	r24, Y+3	; 0x03
     e60:	88 0f       	add	r24, r24
     e62:	88 0f       	add	r24, r24
     e64:	88 0f       	add	r24, r24
     e66:	89 0f       	add	r24, r25
     e68:	80 93 f6 00 	sts	0x00F6, r24
     e6c:	99 81       	ldd	r25, Y+1	; 0x01
     e6e:	92 95       	swap	r25
     e70:	96 95       	lsr	r25
     e72:	97 70       	andi	r25, 0x07	; 7
     e74:	8a 81       	ldd	r24, Y+2	; 0x02
     e76:	88 0f       	add	r24, r24
     e78:	88 0f       	add	r24, r24
     e7a:	88 0f       	add	r24, r24
     e7c:	89 0f       	add	r24, r25
     e7e:	80 93 f5 00 	sts	0x00F5, r24
     e82:	89 81       	ldd	r24, Y+1	; 0x01
     e84:	88 0f       	add	r24, r24
     e86:	88 0f       	add	r24, r24
     e88:	88 0f       	add	r24, r24
     e8a:	44 ef       	ldi	r20, 0xF4	; 244
     e8c:	50 e0       	ldi	r21, 0x00	; 0
     e8e:	fa 01       	movw	r30, r20
     e90:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
     e92:	ef ee       	ldi	r30, 0xEF	; 239
     e94:	f0 e0       	ldi	r31, 0x00	; 0
     e96:	90 81       	ld	r25, Z
     e98:	d8 01       	movw	r26, r16
     e9a:	16 96       	adiw	r26, 0x06	; 6
     e9c:	8c 91       	ld	r24, X
     e9e:	16 97       	sbiw	r26, 0x06	; 6
     ea0:	89 2b       	or	r24, r25
     ea2:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
     ea4:	1e 96       	adiw	r26, 0x0e	; 14
     ea6:	1c 92       	st	X, r1
     ea8:	da 01       	movw	r26, r20
     eaa:	8c 91       	ld	r24, X
     eac:	84 60       	ori	r24, 0x04	; 4
     eae:	8c 93       	st	X, r24
     eb0:	80 ef       	ldi	r24, 0xF0	; 240
     eb2:	90 e0       	ldi	r25, 0x00	; 0
     eb4:	dc 01       	movw	r26, r24
     eb6:	2c 91       	ld	r18, X
     eb8:	2b 7f       	andi	r18, 0xFB	; 251
     eba:	2c 93       	st	X, r18
          Can_set_idemsk();
     ebc:	da 01       	movw	r26, r20
     ebe:	8c 91       	ld	r24, X
     ec0:	81 60       	ori	r24, 0x01	; 1
     ec2:	8c 93       	st	X, r24
          Can_config_rx()    
     ec4:	80 81       	ld	r24, Z
     ec6:	8f 73       	andi	r24, 0x3F	; 63
     ec8:	80 83       	st	Z, r24
     eca:	80 81       	ld	r24, Z
     ecc:	80 68       	ori	r24, 0x80	; 128
     ece:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     ed0:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
     ed2:	3c c3       	rjmp	.+1656   	; 0x154c <__stack+0x44d>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     ed4:	8f ef       	ldi	r24, 0xFF	; 255
     ed6:	9f ef       	ldi	r25, 0xFF	; 255
     ed8:	dc 01       	movw	r26, r24
     eda:	89 83       	std	Y+1, r24	; 0x01
     edc:	9a 83       	std	Y+2, r25	; 0x02
     ede:	ab 83       	std	Y+3, r26	; 0x03
     ee0:	bc 83       	std	Y+4, r27	; 0x04
     ee2:	9b 81       	ldd	r25, Y+3	; 0x03
     ee4:	92 95       	swap	r25
     ee6:	96 95       	lsr	r25
     ee8:	97 70       	andi	r25, 0x07	; 7
     eea:	8c 81       	ldd	r24, Y+4	; 0x04
     eec:	88 0f       	add	r24, r24
     eee:	88 0f       	add	r24, r24
     ef0:	88 0f       	add	r24, r24
     ef2:	89 0f       	add	r24, r25
     ef4:	80 93 f7 00 	sts	0x00F7, r24
     ef8:	9a 81       	ldd	r25, Y+2	; 0x02
     efa:	92 95       	swap	r25
     efc:	96 95       	lsr	r25
     efe:	97 70       	andi	r25, 0x07	; 7
     f00:	8b 81       	ldd	r24, Y+3	; 0x03
     f02:	88 0f       	add	r24, r24
     f04:	88 0f       	add	r24, r24
     f06:	88 0f       	add	r24, r24
     f08:	89 0f       	add	r24, r25
     f0a:	80 93 f6 00 	sts	0x00F6, r24
     f0e:	99 81       	ldd	r25, Y+1	; 0x01
     f10:	92 95       	swap	r25
     f12:	96 95       	lsr	r25
     f14:	97 70       	andi	r25, 0x07	; 7
     f16:	8a 81       	ldd	r24, Y+2	; 0x02
     f18:	88 0f       	add	r24, r24
     f1a:	88 0f       	add	r24, r24
     f1c:	88 0f       	add	r24, r24
     f1e:	89 0f       	add	r24, r25
     f20:	80 93 f5 00 	sts	0x00F5, r24
     f24:	89 81       	ldd	r24, Y+1	; 0x01
     f26:	88 0f       	add	r24, r24
     f28:	88 0f       	add	r24, r24
     f2a:	88 0f       	add	r24, r24
     f2c:	44 ef       	ldi	r20, 0xF4	; 244
     f2e:	50 e0       	ldi	r21, 0x00	; 0
     f30:	fa 01       	movw	r30, r20
     f32:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
     f34:	ef ee       	ldi	r30, 0xEF	; 239
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	90 81       	ld	r25, Z
     f3a:	d8 01       	movw	r26, r16
     f3c:	16 96       	adiw	r26, 0x06	; 6
     f3e:	8c 91       	ld	r24, X
     f40:	16 97       	sbiw	r26, 0x06	; 6
     f42:	89 2b       	or	r24, r25
     f44:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
     f46:	81 e0       	ldi	r24, 0x01	; 1
     f48:	1e 96       	adiw	r26, 0x0e	; 14
     f4a:	8c 93       	st	X, r24
     f4c:	da 01       	movw	r26, r20
     f4e:	8c 91       	ld	r24, X
     f50:	84 60       	ori	r24, 0x04	; 4
     f52:	8c 93       	st	X, r24
     f54:	80 ef       	ldi	r24, 0xF0	; 240
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	dc 01       	movw	r26, r24
     f5a:	2c 91       	ld	r18, X
     f5c:	24 60       	ori	r18, 0x04	; 4
     f5e:	2c 93       	st	X, r18
          Can_clear_rplv();
     f60:	80 81       	ld	r24, Z
     f62:	8f 7d       	andi	r24, 0xDF	; 223
     f64:	80 83       	st	Z, r24
          Can_clear_idemsk();
     f66:	da 01       	movw	r26, r20
     f68:	8c 91       	ld	r24, X
     f6a:	8e 7f       	andi	r24, 0xFE	; 254
     f6c:	8c 93       	st	X, r24
          Can_config_rx();       
     f6e:	80 81       	ld	r24, Z
     f70:	8f 73       	andi	r24, 0x3F	; 63
     f72:	80 83       	st	Z, r24
     f74:	80 81       	ld	r24, Z
     f76:	80 68       	ori	r24, 0x80	; 128
     f78:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f7a:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     f7c:	e7 c2       	rjmp	.+1486   	; 0x154c <__stack+0x44d>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     f7e:	f8 01       	movw	r30, r16
     f80:	87 85       	ldd	r24, Z+15	; 0x0f
     f82:	88 23       	and	r24, r24
     f84:	69 f1       	breq	.+90     	; 0xfe0 <can_cmd+0x636>
     f86:	94 81       	ldd	r25, Z+4	; 0x04
     f88:	92 95       	swap	r25
     f8a:	96 95       	lsr	r25
     f8c:	97 70       	andi	r25, 0x07	; 7
     f8e:	85 81       	ldd	r24, Z+5	; 0x05
     f90:	88 0f       	add	r24, r24
     f92:	88 0f       	add	r24, r24
     f94:	88 0f       	add	r24, r24
     f96:	89 0f       	add	r24, r25
     f98:	80 93 f3 00 	sts	0x00F3, r24
     f9c:	93 81       	ldd	r25, Z+3	; 0x03
     f9e:	92 95       	swap	r25
     fa0:	96 95       	lsr	r25
     fa2:	97 70       	andi	r25, 0x07	; 7
     fa4:	84 81       	ldd	r24, Z+4	; 0x04
     fa6:	88 0f       	add	r24, r24
     fa8:	88 0f       	add	r24, r24
     faa:	88 0f       	add	r24, r24
     fac:	89 0f       	add	r24, r25
     fae:	80 93 f2 00 	sts	0x00F2, r24
     fb2:	92 81       	ldd	r25, Z+2	; 0x02
     fb4:	92 95       	swap	r25
     fb6:	96 95       	lsr	r25
     fb8:	97 70       	andi	r25, 0x07	; 7
     fba:	83 81       	ldd	r24, Z+3	; 0x03
     fbc:	88 0f       	add	r24, r24
     fbe:	88 0f       	add	r24, r24
     fc0:	88 0f       	add	r24, r24
     fc2:	89 0f       	add	r24, r25
     fc4:	80 93 f1 00 	sts	0x00F1, r24
     fc8:	82 81       	ldd	r24, Z+2	; 0x02
     fca:	88 0f       	add	r24, r24
     fcc:	88 0f       	add	r24, r24
     fce:	88 0f       	add	r24, r24
     fd0:	80 93 f0 00 	sts	0x00F0, r24
     fd4:	ef ee       	ldi	r30, 0xEF	; 239
     fd6:	f0 e0       	ldi	r31, 0x00	; 0
     fd8:	80 81       	ld	r24, Z
     fda:	80 61       	ori	r24, 0x10	; 16
     fdc:	80 83       	st	Z, r24
     fde:	16 c0       	rjmp	.+44     	; 0x100c <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
     fe0:	92 81       	ldd	r25, Z+2	; 0x02
     fe2:	96 95       	lsr	r25
     fe4:	96 95       	lsr	r25
     fe6:	96 95       	lsr	r25
     fe8:	83 81       	ldd	r24, Z+3	; 0x03
     fea:	82 95       	swap	r24
     fec:	88 0f       	add	r24, r24
     fee:	80 7e       	andi	r24, 0xE0	; 224
     ff0:	89 0f       	add	r24, r25
     ff2:	80 93 f3 00 	sts	0x00F3, r24
     ff6:	82 81       	ldd	r24, Z+2	; 0x02
     ff8:	82 95       	swap	r24
     ffa:	88 0f       	add	r24, r24
     ffc:	80 7e       	andi	r24, 0xE0	; 224
     ffe:	80 93 f2 00 	sts	0x00F2, r24
    1002:	ef ee       	ldi	r30, 0xEF	; 239
    1004:	f0 e0       	ldi	r31, 0x00	; 0
    1006:	80 81       	ld	r24, Z
    1008:	8f 7e       	andi	r24, 0xEF	; 239
    100a:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    100c:	c8 01       	movw	r24, r16
    100e:	0e 94 9c 04 	call	0x938	; 0x938 <get_idmask>
    1012:	dc 01       	movw	r26, r24
    1014:	cb 01       	movw	r24, r22
    1016:	89 83       	std	Y+1, r24	; 0x01
    1018:	9a 83       	std	Y+2, r25	; 0x02
    101a:	ab 83       	std	Y+3, r26	; 0x03
    101c:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    101e:	9b 81       	ldd	r25, Y+3	; 0x03
    1020:	92 95       	swap	r25
    1022:	96 95       	lsr	r25
    1024:	97 70       	andi	r25, 0x07	; 7
    1026:	8c 81       	ldd	r24, Y+4	; 0x04
    1028:	88 0f       	add	r24, r24
    102a:	88 0f       	add	r24, r24
    102c:	88 0f       	add	r24, r24
    102e:	89 0f       	add	r24, r25
    1030:	80 93 f7 00 	sts	0x00F7, r24
    1034:	9a 81       	ldd	r25, Y+2	; 0x02
    1036:	92 95       	swap	r25
    1038:	96 95       	lsr	r25
    103a:	97 70       	andi	r25, 0x07	; 7
    103c:	8b 81       	ldd	r24, Y+3	; 0x03
    103e:	88 0f       	add	r24, r24
    1040:	88 0f       	add	r24, r24
    1042:	88 0f       	add	r24, r24
    1044:	89 0f       	add	r24, r25
    1046:	80 93 f6 00 	sts	0x00F6, r24
    104a:	99 81       	ldd	r25, Y+1	; 0x01
    104c:	92 95       	swap	r25
    104e:	96 95       	lsr	r25
    1050:	97 70       	andi	r25, 0x07	; 7
    1052:	8a 81       	ldd	r24, Y+2	; 0x02
    1054:	88 0f       	add	r24, r24
    1056:	88 0f       	add	r24, r24
    1058:	88 0f       	add	r24, r24
    105a:	89 0f       	add	r24, r25
    105c:	80 93 f5 00 	sts	0x00F5, r24
    1060:	89 81       	ldd	r24, Y+1	; 0x01
    1062:	88 0f       	add	r24, r24
    1064:	88 0f       	add	r24, r24
    1066:	88 0f       	add	r24, r24
    1068:	24 ef       	ldi	r18, 0xF4	; 244
    106a:	30 e0       	ldi	r19, 0x00	; 0
    106c:	f9 01       	movw	r30, r18
    106e:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1070:	ef ee       	ldi	r30, 0xEF	; 239
    1072:	f0 e0       	ldi	r31, 0x00	; 0
    1074:	90 81       	ld	r25, Z
    1076:	d8 01       	movw	r26, r16
    1078:	16 96       	adiw	r26, 0x06	; 6
    107a:	8c 91       	ld	r24, X
    107c:	89 2b       	or	r24, r25
    107e:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1080:	d9 01       	movw	r26, r18
    1082:	8c 91       	ld	r24, X
    1084:	8b 7f       	andi	r24, 0xFB	; 251
    1086:	8c 93       	st	X, r24
          Can_set_idemsk();
    1088:	8c 91       	ld	r24, X
    108a:	81 60       	ori	r24, 0x01	; 1
    108c:	8c 93       	st	X, r24
          Can_config_rx();       
    108e:	80 81       	ld	r24, Z
    1090:	8f 73       	andi	r24, 0x3F	; 63
    1092:	80 83       	st	Z, r24
    1094:	80 81       	ld	r24, Z
    1096:	80 68       	ori	r24, 0x80	; 128
    1098:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    109a:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    109c:	57 c2       	rjmp	.+1198   	; 0x154c <__stack+0x44d>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    109e:	f8 01       	movw	r30, r16
    10a0:	87 85       	ldd	r24, Z+15	; 0x0f
    10a2:	88 23       	and	r24, r24
    10a4:	69 f1       	breq	.+90     	; 0x1100 <__stack+0x1>
    10a6:	94 81       	ldd	r25, Z+4	; 0x04
    10a8:	92 95       	swap	r25
    10aa:	96 95       	lsr	r25
    10ac:	97 70       	andi	r25, 0x07	; 7
    10ae:	85 81       	ldd	r24, Z+5	; 0x05
    10b0:	88 0f       	add	r24, r24
    10b2:	88 0f       	add	r24, r24
    10b4:	88 0f       	add	r24, r24
    10b6:	89 0f       	add	r24, r25
    10b8:	80 93 f3 00 	sts	0x00F3, r24
    10bc:	93 81       	ldd	r25, Z+3	; 0x03
    10be:	92 95       	swap	r25
    10c0:	96 95       	lsr	r25
    10c2:	97 70       	andi	r25, 0x07	; 7
    10c4:	84 81       	ldd	r24, Z+4	; 0x04
    10c6:	88 0f       	add	r24, r24
    10c8:	88 0f       	add	r24, r24
    10ca:	88 0f       	add	r24, r24
    10cc:	89 0f       	add	r24, r25
    10ce:	80 93 f2 00 	sts	0x00F2, r24
    10d2:	92 81       	ldd	r25, Z+2	; 0x02
    10d4:	92 95       	swap	r25
    10d6:	96 95       	lsr	r25
    10d8:	97 70       	andi	r25, 0x07	; 7
    10da:	83 81       	ldd	r24, Z+3	; 0x03
    10dc:	88 0f       	add	r24, r24
    10de:	88 0f       	add	r24, r24
    10e0:	88 0f       	add	r24, r24
    10e2:	89 0f       	add	r24, r25
    10e4:	80 93 f1 00 	sts	0x00F1, r24
    10e8:	82 81       	ldd	r24, Z+2	; 0x02
    10ea:	88 0f       	add	r24, r24
    10ec:	88 0f       	add	r24, r24
    10ee:	88 0f       	add	r24, r24
    10f0:	80 93 f0 00 	sts	0x00F0, r24
    10f4:	ef ee       	ldi	r30, 0xEF	; 239
    10f6:	f0 e0       	ldi	r31, 0x00	; 0
    10f8:	80 81       	ld	r24, Z
    10fa:	80 61       	ori	r24, 0x10	; 16
    10fc:	80 83       	st	Z, r24
    10fe:	16 c0       	rjmp	.+44     	; 0x112c <__stack+0x2d>
          else              { Can_set_std_id(cmd->id.std);}
    1100:	92 81       	ldd	r25, Z+2	; 0x02
    1102:	96 95       	lsr	r25
    1104:	96 95       	lsr	r25
    1106:	96 95       	lsr	r25
    1108:	83 81       	ldd	r24, Z+3	; 0x03
    110a:	82 95       	swap	r24
    110c:	88 0f       	add	r24, r24
    110e:	80 7e       	andi	r24, 0xE0	; 224
    1110:	89 0f       	add	r24, r25
    1112:	80 93 f3 00 	sts	0x00F3, r24
    1116:	82 81       	ldd	r24, Z+2	; 0x02
    1118:	82 95       	swap	r24
    111a:	88 0f       	add	r24, r24
    111c:	80 7e       	andi	r24, 0xE0	; 224
    111e:	80 93 f2 00 	sts	0x00F2, r24
    1122:	ef ee       	ldi	r30, 0xEF	; 239
    1124:	f0 e0       	ldi	r31, 0x00	; 0
    1126:	80 81       	ld	r24, Z
    1128:	8f 7e       	andi	r24, 0xEF	; 239
    112a:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    112c:	c8 01       	movw	r24, r16
    112e:	0e 94 9c 04 	call	0x938	; 0x938 <get_idmask>
    1132:	dc 01       	movw	r26, r24
    1134:	cb 01       	movw	r24, r22
    1136:	89 83       	std	Y+1, r24	; 0x01
    1138:	9a 83       	std	Y+2, r25	; 0x02
    113a:	ab 83       	std	Y+3, r26	; 0x03
    113c:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    113e:	9b 81       	ldd	r25, Y+3	; 0x03
    1140:	92 95       	swap	r25
    1142:	96 95       	lsr	r25
    1144:	97 70       	andi	r25, 0x07	; 7
    1146:	8c 81       	ldd	r24, Y+4	; 0x04
    1148:	88 0f       	add	r24, r24
    114a:	88 0f       	add	r24, r24
    114c:	88 0f       	add	r24, r24
    114e:	89 0f       	add	r24, r25
    1150:	80 93 f7 00 	sts	0x00F7, r24
    1154:	9a 81       	ldd	r25, Y+2	; 0x02
    1156:	92 95       	swap	r25
    1158:	96 95       	lsr	r25
    115a:	97 70       	andi	r25, 0x07	; 7
    115c:	8b 81       	ldd	r24, Y+3	; 0x03
    115e:	88 0f       	add	r24, r24
    1160:	88 0f       	add	r24, r24
    1162:	88 0f       	add	r24, r24
    1164:	89 0f       	add	r24, r25
    1166:	80 93 f6 00 	sts	0x00F6, r24
    116a:	99 81       	ldd	r25, Y+1	; 0x01
    116c:	92 95       	swap	r25
    116e:	96 95       	lsr	r25
    1170:	97 70       	andi	r25, 0x07	; 7
    1172:	8a 81       	ldd	r24, Y+2	; 0x02
    1174:	88 0f       	add	r24, r24
    1176:	88 0f       	add	r24, r24
    1178:	88 0f       	add	r24, r24
    117a:	89 0f       	add	r24, r25
    117c:	80 93 f5 00 	sts	0x00F5, r24
    1180:	89 81       	ldd	r24, Y+1	; 0x01
    1182:	88 0f       	add	r24, r24
    1184:	88 0f       	add	r24, r24
    1186:	88 0f       	add	r24, r24
    1188:	44 ef       	ldi	r20, 0xF4	; 244
    118a:	50 e0       	ldi	r21, 0x00	; 0
    118c:	fa 01       	movw	r30, r20
    118e:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1190:	ef ee       	ldi	r30, 0xEF	; 239
    1192:	f0 e0       	ldi	r31, 0x00	; 0
    1194:	90 81       	ld	r25, Z
    1196:	d8 01       	movw	r26, r16
    1198:	16 96       	adiw	r26, 0x06	; 6
    119a:	8c 91       	ld	r24, X
    119c:	16 97       	sbiw	r26, 0x06	; 6
    119e:	89 2b       	or	r24, r25
    11a0:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    11a2:	1e 96       	adiw	r26, 0x0e	; 14
    11a4:	1c 92       	st	X, r1
    11a6:	da 01       	movw	r26, r20
    11a8:	8c 91       	ld	r24, X
    11aa:	84 60       	ori	r24, 0x04	; 4
    11ac:	8c 93       	st	X, r24
    11ae:	80 ef       	ldi	r24, 0xF0	; 240
    11b0:	90 e0       	ldi	r25, 0x00	; 0
    11b2:	dc 01       	movw	r26, r24
    11b4:	2c 91       	ld	r18, X
    11b6:	2b 7f       	andi	r18, 0xFB	; 251
    11b8:	2c 93       	st	X, r18
          Can_set_idemsk();
    11ba:	da 01       	movw	r26, r20
    11bc:	8c 91       	ld	r24, X
    11be:	81 60       	ori	r24, 0x01	; 1
    11c0:	8c 93       	st	X, r24
          Can_config_rx();       
    11c2:	80 81       	ld	r24, Z
    11c4:	8f 73       	andi	r24, 0x3F	; 63
    11c6:	80 83       	st	Z, r24
    11c8:	80 81       	ld	r24, Z
    11ca:	80 68       	ori	r24, 0x80	; 128
    11cc:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    11ce:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    11d0:	bd c1       	rjmp	.+890    	; 0x154c <__stack+0x44d>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    11d2:	f8 01       	movw	r30, r16
    11d4:	87 85       	ldd	r24, Z+15	; 0x0f
    11d6:	88 23       	and	r24, r24
    11d8:	69 f1       	breq	.+90     	; 0x1234 <__stack+0x135>
    11da:	94 81       	ldd	r25, Z+4	; 0x04
    11dc:	92 95       	swap	r25
    11de:	96 95       	lsr	r25
    11e0:	97 70       	andi	r25, 0x07	; 7
    11e2:	85 81       	ldd	r24, Z+5	; 0x05
    11e4:	88 0f       	add	r24, r24
    11e6:	88 0f       	add	r24, r24
    11e8:	88 0f       	add	r24, r24
    11ea:	89 0f       	add	r24, r25
    11ec:	80 93 f3 00 	sts	0x00F3, r24
    11f0:	93 81       	ldd	r25, Z+3	; 0x03
    11f2:	92 95       	swap	r25
    11f4:	96 95       	lsr	r25
    11f6:	97 70       	andi	r25, 0x07	; 7
    11f8:	84 81       	ldd	r24, Z+4	; 0x04
    11fa:	88 0f       	add	r24, r24
    11fc:	88 0f       	add	r24, r24
    11fe:	88 0f       	add	r24, r24
    1200:	89 0f       	add	r24, r25
    1202:	80 93 f2 00 	sts	0x00F2, r24
    1206:	92 81       	ldd	r25, Z+2	; 0x02
    1208:	92 95       	swap	r25
    120a:	96 95       	lsr	r25
    120c:	97 70       	andi	r25, 0x07	; 7
    120e:	83 81       	ldd	r24, Z+3	; 0x03
    1210:	88 0f       	add	r24, r24
    1212:	88 0f       	add	r24, r24
    1214:	88 0f       	add	r24, r24
    1216:	89 0f       	add	r24, r25
    1218:	80 93 f1 00 	sts	0x00F1, r24
    121c:	82 81       	ldd	r24, Z+2	; 0x02
    121e:	88 0f       	add	r24, r24
    1220:	88 0f       	add	r24, r24
    1222:	88 0f       	add	r24, r24
    1224:	80 93 f0 00 	sts	0x00F0, r24
    1228:	ef ee       	ldi	r30, 0xEF	; 239
    122a:	f0 e0       	ldi	r31, 0x00	; 0
    122c:	80 81       	ld	r24, Z
    122e:	80 61       	ori	r24, 0x10	; 16
    1230:	80 83       	st	Z, r24
    1232:	16 c0       	rjmp	.+44     	; 0x1260 <__stack+0x161>
          else              { Can_set_std_id(cmd->id.std);}
    1234:	92 81       	ldd	r25, Z+2	; 0x02
    1236:	96 95       	lsr	r25
    1238:	96 95       	lsr	r25
    123a:	96 95       	lsr	r25
    123c:	83 81       	ldd	r24, Z+3	; 0x03
    123e:	82 95       	swap	r24
    1240:	88 0f       	add	r24, r24
    1242:	80 7e       	andi	r24, 0xE0	; 224
    1244:	89 0f       	add	r24, r25
    1246:	80 93 f3 00 	sts	0x00F3, r24
    124a:	82 81       	ldd	r24, Z+2	; 0x02
    124c:	82 95       	swap	r24
    124e:	88 0f       	add	r24, r24
    1250:	80 7e       	andi	r24, 0xE0	; 224
    1252:	80 93 f2 00 	sts	0x00F2, r24
    1256:	ef ee       	ldi	r30, 0xEF	; 239
    1258:	f0 e0       	ldi	r31, 0x00	; 0
    125a:	80 81       	ld	r24, Z
    125c:	8f 7e       	andi	r24, 0xEF	; 239
    125e:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1260:	c8 01       	movw	r24, r16
    1262:	0e 94 9c 04 	call	0x938	; 0x938 <get_idmask>
    1266:	dc 01       	movw	r26, r24
    1268:	cb 01       	movw	r24, r22
    126a:	89 83       	std	Y+1, r24	; 0x01
    126c:	9a 83       	std	Y+2, r25	; 0x02
    126e:	ab 83       	std	Y+3, r26	; 0x03
    1270:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1272:	9b 81       	ldd	r25, Y+3	; 0x03
    1274:	92 95       	swap	r25
    1276:	96 95       	lsr	r25
    1278:	97 70       	andi	r25, 0x07	; 7
    127a:	8c 81       	ldd	r24, Y+4	; 0x04
    127c:	88 0f       	add	r24, r24
    127e:	88 0f       	add	r24, r24
    1280:	88 0f       	add	r24, r24
    1282:	89 0f       	add	r24, r25
    1284:	80 93 f7 00 	sts	0x00F7, r24
    1288:	9a 81       	ldd	r25, Y+2	; 0x02
    128a:	92 95       	swap	r25
    128c:	96 95       	lsr	r25
    128e:	97 70       	andi	r25, 0x07	; 7
    1290:	8b 81       	ldd	r24, Y+3	; 0x03
    1292:	88 0f       	add	r24, r24
    1294:	88 0f       	add	r24, r24
    1296:	88 0f       	add	r24, r24
    1298:	89 0f       	add	r24, r25
    129a:	80 93 f6 00 	sts	0x00F6, r24
    129e:	99 81       	ldd	r25, Y+1	; 0x01
    12a0:	92 95       	swap	r25
    12a2:	96 95       	lsr	r25
    12a4:	97 70       	andi	r25, 0x07	; 7
    12a6:	8a 81       	ldd	r24, Y+2	; 0x02
    12a8:	88 0f       	add	r24, r24
    12aa:	88 0f       	add	r24, r24
    12ac:	88 0f       	add	r24, r24
    12ae:	89 0f       	add	r24, r25
    12b0:	80 93 f5 00 	sts	0x00F5, r24
    12b4:	89 81       	ldd	r24, Y+1	; 0x01
    12b6:	88 0f       	add	r24, r24
    12b8:	88 0f       	add	r24, r24
    12ba:	88 0f       	add	r24, r24
    12bc:	44 ef       	ldi	r20, 0xF4	; 244
    12be:	50 e0       	ldi	r21, 0x00	; 0
    12c0:	fa 01       	movw	r30, r20
    12c2:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    12c4:	ef ee       	ldi	r30, 0xEF	; 239
    12c6:	f0 e0       	ldi	r31, 0x00	; 0
    12c8:	90 81       	ld	r25, Z
    12ca:	d8 01       	movw	r26, r16
    12cc:	16 96       	adiw	r26, 0x06	; 6
    12ce:	8c 91       	ld	r24, X
    12d0:	16 97       	sbiw	r26, 0x06	; 6
    12d2:	89 2b       	or	r24, r25
    12d4:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    12d6:	81 e0       	ldi	r24, 0x01	; 1
    12d8:	1e 96       	adiw	r26, 0x0e	; 14
    12da:	8c 93       	st	X, r24
    12dc:	da 01       	movw	r26, r20
    12de:	8c 91       	ld	r24, X
    12e0:	84 60       	ori	r24, 0x04	; 4
    12e2:	8c 93       	st	X, r24
    12e4:	80 ef       	ldi	r24, 0xF0	; 240
    12e6:	90 e0       	ldi	r25, 0x00	; 0
    12e8:	dc 01       	movw	r26, r24
    12ea:	2c 91       	ld	r18, X
    12ec:	24 60       	ori	r18, 0x04	; 4
    12ee:	2c 93       	st	X, r18
          Can_clear_rplv();
    12f0:	80 81       	ld	r24, Z
    12f2:	8f 7d       	andi	r24, 0xDF	; 223
    12f4:	80 83       	st	Z, r24
          Can_set_idemsk();
    12f6:	da 01       	movw	r26, r20
    12f8:	8c 91       	ld	r24, X
    12fa:	81 60       	ori	r24, 0x01	; 1
    12fc:	8c 93       	st	X, r24
          Can_config_rx();       
    12fe:	80 81       	ld	r24, Z
    1300:	8f 73       	andi	r24, 0x3F	; 63
    1302:	80 83       	st	Z, r24
    1304:	80 81       	ld	r24, Z
    1306:	80 68       	ori	r24, 0x80	; 128
    1308:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    130a:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    130c:	1f c1       	rjmp	.+574    	; 0x154c <__stack+0x44d>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    130e:	80 e0       	ldi	r24, 0x00	; 0
    1310:	2a ef       	ldi	r18, 0xFA	; 250
    1312:	30 e0       	ldi	r19, 0x00	; 0
    1314:	f8 01       	movw	r30, r16
    1316:	a7 81       	ldd	r26, Z+7	; 0x07
    1318:	b0 85       	ldd	r27, Z+8	; 0x08
    131a:	a8 0f       	add	r26, r24
    131c:	b1 1d       	adc	r27, r1
    131e:	9c 91       	ld	r25, X
    1320:	d9 01       	movw	r26, r18
    1322:	9c 93       	st	X, r25
    1324:	8f 5f       	subi	r24, 0xFF	; 255
    1326:	96 81       	ldd	r25, Z+6	; 0x06
    1328:	89 17       	cp	r24, r25
    132a:	a0 f3       	brcs	.-24     	; 0x1314 <__stack+0x215>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    132c:	8f ef       	ldi	r24, 0xFF	; 255
    132e:	9f ef       	ldi	r25, 0xFF	; 255
    1330:	dc 01       	movw	r26, r24
    1332:	89 83       	std	Y+1, r24	; 0x01
    1334:	9a 83       	std	Y+2, r25	; 0x02
    1336:	ab 83       	std	Y+3, r26	; 0x03
    1338:	bc 83       	std	Y+4, r27	; 0x04
    133a:	9b 81       	ldd	r25, Y+3	; 0x03
    133c:	92 95       	swap	r25
    133e:	96 95       	lsr	r25
    1340:	97 70       	andi	r25, 0x07	; 7
    1342:	8c 81       	ldd	r24, Y+4	; 0x04
    1344:	88 0f       	add	r24, r24
    1346:	88 0f       	add	r24, r24
    1348:	88 0f       	add	r24, r24
    134a:	89 0f       	add	r24, r25
    134c:	80 93 f7 00 	sts	0x00F7, r24
    1350:	9a 81       	ldd	r25, Y+2	; 0x02
    1352:	92 95       	swap	r25
    1354:	96 95       	lsr	r25
    1356:	97 70       	andi	r25, 0x07	; 7
    1358:	8b 81       	ldd	r24, Y+3	; 0x03
    135a:	88 0f       	add	r24, r24
    135c:	88 0f       	add	r24, r24
    135e:	88 0f       	add	r24, r24
    1360:	89 0f       	add	r24, r25
    1362:	80 93 f6 00 	sts	0x00F6, r24
    1366:	99 81       	ldd	r25, Y+1	; 0x01
    1368:	92 95       	swap	r25
    136a:	96 95       	lsr	r25
    136c:	97 70       	andi	r25, 0x07	; 7
    136e:	8a 81       	ldd	r24, Y+2	; 0x02
    1370:	88 0f       	add	r24, r24
    1372:	88 0f       	add	r24, r24
    1374:	88 0f       	add	r24, r24
    1376:	89 0f       	add	r24, r25
    1378:	80 93 f5 00 	sts	0x00F5, r24
    137c:	89 81       	ldd	r24, Y+1	; 0x01
    137e:	88 0f       	add	r24, r24
    1380:	88 0f       	add	r24, r24
    1382:	88 0f       	add	r24, r24
    1384:	44 ef       	ldi	r20, 0xF4	; 244
    1386:	50 e0       	ldi	r21, 0x00	; 0
    1388:	fa 01       	movw	r30, r20
    138a:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    138c:	ef ee       	ldi	r30, 0xEF	; 239
    138e:	f0 e0       	ldi	r31, 0x00	; 0
    1390:	90 81       	ld	r25, Z
    1392:	d8 01       	movw	r26, r16
    1394:	16 96       	adiw	r26, 0x06	; 6
    1396:	8c 91       	ld	r24, X
    1398:	16 97       	sbiw	r26, 0x06	; 6
    139a:	89 2b       	or	r24, r25
    139c:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    139e:	81 e0       	ldi	r24, 0x01	; 1
    13a0:	1e 96       	adiw	r26, 0x0e	; 14
    13a2:	8c 93       	st	X, r24
    13a4:	da 01       	movw	r26, r20
    13a6:	8c 91       	ld	r24, X
    13a8:	84 60       	ori	r24, 0x04	; 4
    13aa:	8c 93       	st	X, r24
    13ac:	80 ef       	ldi	r24, 0xF0	; 240
    13ae:	90 e0       	ldi	r25, 0x00	; 0
    13b0:	dc 01       	movw	r26, r24
    13b2:	2c 91       	ld	r18, X
    13b4:	24 60       	ori	r18, 0x04	; 4
    13b6:	2c 93       	st	X, r18
          Can_set_rplv();
    13b8:	80 81       	ld	r24, Z
    13ba:	80 62       	ori	r24, 0x20	; 32
    13bc:	80 83       	st	Z, r24
          Can_clear_idemsk();
    13be:	da 01       	movw	r26, r20
    13c0:	8c 91       	ld	r24, X
    13c2:	8e 7f       	andi	r24, 0xFE	; 254
    13c4:	8c 93       	st	X, r24
          Can_config_rx();       
    13c6:	80 81       	ld	r24, Z
    13c8:	8f 73       	andi	r24, 0x3F	; 63
    13ca:	80 83       	st	Z, r24
    13cc:	80 81       	ld	r24, Z
    13ce:	80 68       	ori	r24, 0x80	; 128
    13d0:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    13d2:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    13d4:	bb c0       	rjmp	.+374    	; 0x154c <__stack+0x44d>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    13d6:	f8 01       	movw	r30, r16
    13d8:	87 85       	ldd	r24, Z+15	; 0x0f
    13da:	88 23       	and	r24, r24
    13dc:	69 f1       	breq	.+90     	; 0x1438 <__stack+0x339>
    13de:	94 81       	ldd	r25, Z+4	; 0x04
    13e0:	92 95       	swap	r25
    13e2:	96 95       	lsr	r25
    13e4:	97 70       	andi	r25, 0x07	; 7
    13e6:	85 81       	ldd	r24, Z+5	; 0x05
    13e8:	88 0f       	add	r24, r24
    13ea:	88 0f       	add	r24, r24
    13ec:	88 0f       	add	r24, r24
    13ee:	89 0f       	add	r24, r25
    13f0:	80 93 f3 00 	sts	0x00F3, r24
    13f4:	93 81       	ldd	r25, Z+3	; 0x03
    13f6:	92 95       	swap	r25
    13f8:	96 95       	lsr	r25
    13fa:	97 70       	andi	r25, 0x07	; 7
    13fc:	84 81       	ldd	r24, Z+4	; 0x04
    13fe:	88 0f       	add	r24, r24
    1400:	88 0f       	add	r24, r24
    1402:	88 0f       	add	r24, r24
    1404:	89 0f       	add	r24, r25
    1406:	80 93 f2 00 	sts	0x00F2, r24
    140a:	92 81       	ldd	r25, Z+2	; 0x02
    140c:	92 95       	swap	r25
    140e:	96 95       	lsr	r25
    1410:	97 70       	andi	r25, 0x07	; 7
    1412:	83 81       	ldd	r24, Z+3	; 0x03
    1414:	88 0f       	add	r24, r24
    1416:	88 0f       	add	r24, r24
    1418:	88 0f       	add	r24, r24
    141a:	89 0f       	add	r24, r25
    141c:	80 93 f1 00 	sts	0x00F1, r24
    1420:	82 81       	ldd	r24, Z+2	; 0x02
    1422:	88 0f       	add	r24, r24
    1424:	88 0f       	add	r24, r24
    1426:	88 0f       	add	r24, r24
    1428:	80 93 f0 00 	sts	0x00F0, r24
    142c:	ef ee       	ldi	r30, 0xEF	; 239
    142e:	f0 e0       	ldi	r31, 0x00	; 0
    1430:	80 81       	ld	r24, Z
    1432:	80 61       	ori	r24, 0x10	; 16
    1434:	80 83       	st	Z, r24
    1436:	16 c0       	rjmp	.+44     	; 0x1464 <__stack+0x365>
          else              { Can_set_std_id(cmd->id.std);}
    1438:	92 81       	ldd	r25, Z+2	; 0x02
    143a:	96 95       	lsr	r25
    143c:	96 95       	lsr	r25
    143e:	96 95       	lsr	r25
    1440:	83 81       	ldd	r24, Z+3	; 0x03
    1442:	82 95       	swap	r24
    1444:	88 0f       	add	r24, r24
    1446:	80 7e       	andi	r24, 0xE0	; 224
    1448:	89 0f       	add	r24, r25
    144a:	80 93 f3 00 	sts	0x00F3, r24
    144e:	82 81       	ldd	r24, Z+2	; 0x02
    1450:	82 95       	swap	r24
    1452:	88 0f       	add	r24, r24
    1454:	80 7e       	andi	r24, 0xE0	; 224
    1456:	80 93 f2 00 	sts	0x00F2, r24
    145a:	ef ee       	ldi	r30, 0xEF	; 239
    145c:	f0 e0       	ldi	r31, 0x00	; 0
    145e:	80 81       	ld	r24, Z
    1460:	8f 7e       	andi	r24, 0xEF	; 239
    1462:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1464:	f8 01       	movw	r30, r16
    1466:	86 81       	ldd	r24, Z+6	; 0x06
    1468:	88 23       	and	r24, r24
    146a:	79 f0       	breq	.+30     	; 0x148a <__stack+0x38b>
    146c:	80 e0       	ldi	r24, 0x00	; 0
    146e:	2a ef       	ldi	r18, 0xFA	; 250
    1470:	30 e0       	ldi	r19, 0x00	; 0
    1472:	f8 01       	movw	r30, r16
    1474:	a7 81       	ldd	r26, Z+7	; 0x07
    1476:	b0 85       	ldd	r27, Z+8	; 0x08
    1478:	a8 0f       	add	r26, r24
    147a:	b1 1d       	adc	r27, r1
    147c:	9c 91       	ld	r25, X
    147e:	d9 01       	movw	r26, r18
    1480:	9c 93       	st	X, r25
    1482:	8f 5f       	subi	r24, 0xFF	; 255
    1484:	96 81       	ldd	r25, Z+6	; 0x06
    1486:	89 17       	cp	r24, r25
    1488:	a0 f3       	brcs	.-24     	; 0x1472 <__stack+0x373>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    148a:	c8 01       	movw	r24, r16
    148c:	0e 94 9c 04 	call	0x938	; 0x938 <get_idmask>
    1490:	dc 01       	movw	r26, r24
    1492:	cb 01       	movw	r24, r22
    1494:	89 83       	std	Y+1, r24	; 0x01
    1496:	9a 83       	std	Y+2, r25	; 0x02
    1498:	ab 83       	std	Y+3, r26	; 0x03
    149a:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    149c:	9b 81       	ldd	r25, Y+3	; 0x03
    149e:	92 95       	swap	r25
    14a0:	96 95       	lsr	r25
    14a2:	97 70       	andi	r25, 0x07	; 7
    14a4:	8c 81       	ldd	r24, Y+4	; 0x04
    14a6:	88 0f       	add	r24, r24
    14a8:	88 0f       	add	r24, r24
    14aa:	88 0f       	add	r24, r24
    14ac:	89 0f       	add	r24, r25
    14ae:	80 93 f7 00 	sts	0x00F7, r24
    14b2:	9a 81       	ldd	r25, Y+2	; 0x02
    14b4:	92 95       	swap	r25
    14b6:	96 95       	lsr	r25
    14b8:	97 70       	andi	r25, 0x07	; 7
    14ba:	8b 81       	ldd	r24, Y+3	; 0x03
    14bc:	88 0f       	add	r24, r24
    14be:	88 0f       	add	r24, r24
    14c0:	88 0f       	add	r24, r24
    14c2:	89 0f       	add	r24, r25
    14c4:	80 93 f6 00 	sts	0x00F6, r24
    14c8:	99 81       	ldd	r25, Y+1	; 0x01
    14ca:	92 95       	swap	r25
    14cc:	96 95       	lsr	r25
    14ce:	97 70       	andi	r25, 0x07	; 7
    14d0:	8a 81       	ldd	r24, Y+2	; 0x02
    14d2:	88 0f       	add	r24, r24
    14d4:	88 0f       	add	r24, r24
    14d6:	88 0f       	add	r24, r24
    14d8:	89 0f       	add	r24, r25
    14da:	80 93 f5 00 	sts	0x00F5, r24
    14de:	89 81       	ldd	r24, Y+1	; 0x01
    14e0:	88 0f       	add	r24, r24
    14e2:	88 0f       	add	r24, r24
    14e4:	88 0f       	add	r24, r24
    14e6:	44 ef       	ldi	r20, 0xF4	; 244
    14e8:	50 e0       	ldi	r21, 0x00	; 0
    14ea:	fa 01       	movw	r30, r20
    14ec:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    14ee:	ef ee       	ldi	r30, 0xEF	; 239
    14f0:	f0 e0       	ldi	r31, 0x00	; 0
    14f2:	90 81       	ld	r25, Z
    14f4:	d8 01       	movw	r26, r16
    14f6:	16 96       	adiw	r26, 0x06	; 6
    14f8:	8c 91       	ld	r24, X
    14fa:	16 97       	sbiw	r26, 0x06	; 6
    14fc:	89 2b       	or	r24, r25
    14fe:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1500:	81 e0       	ldi	r24, 0x01	; 1
    1502:	1e 96       	adiw	r26, 0x0e	; 14
    1504:	8c 93       	st	X, r24
    1506:	da 01       	movw	r26, r20
    1508:	8c 91       	ld	r24, X
    150a:	84 60       	ori	r24, 0x04	; 4
    150c:	8c 93       	st	X, r24
    150e:	80 ef       	ldi	r24, 0xF0	; 240
    1510:	90 e0       	ldi	r25, 0x00	; 0
    1512:	dc 01       	movw	r26, r24
    1514:	2c 91       	ld	r18, X
    1516:	24 60       	ori	r18, 0x04	; 4
    1518:	2c 93       	st	X, r18
          Can_set_rplv();
    151a:	80 81       	ld	r24, Z
    151c:	80 62       	ori	r24, 0x20	; 32
    151e:	80 83       	st	Z, r24
          Can_set_idemsk();
    1520:	da 01       	movw	r26, r20
    1522:	8c 91       	ld	r24, X
    1524:	81 60       	ori	r24, 0x01	; 1
    1526:	8c 93       	st	X, r24
          Can_config_rx();       
    1528:	80 81       	ld	r24, Z
    152a:	8f 73       	andi	r24, 0x3F	; 63
    152c:	80 83       	st	Z, r24
    152e:	80 81       	ld	r24, Z
    1530:	80 68       	ori	r24, 0x80	; 128
    1532:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1534:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1536:	0a c0       	rjmp	.+20     	; 0x154c <__stack+0x44d>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    1538:	f8 01       	movw	r30, r16
    153a:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    153c:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    153e:	06 c0       	rjmp	.+12     	; 0x154c <__stack+0x44d>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1540:	8f e1       	ldi	r24, 0x1F	; 31
    1542:	d8 01       	movw	r26, r16
    1544:	19 96       	adiw	r26, 0x09	; 9
    1546:	8c 93       	st	X, r24
    1548:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    154a:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    154c:	0f 90       	pop	r0
    154e:	0f 90       	pop	r0
    1550:	0f 90       	pop	r0
    1552:	0f 90       	pop	r0
    1554:	df 91       	pop	r29
    1556:	cf 91       	pop	r28
    1558:	1f 91       	pop	r17
    155a:	0f 91       	pop	r16
    155c:	08 95       	ret

0000155e <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    155e:	ef 92       	push	r14
    1560:	ff 92       	push	r15
    1562:	1f 93       	push	r17
    1564:	cf 93       	push	r28
    1566:	df 93       	push	r29
    1568:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    156a:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    156c:	88 23       	and	r24, r24
    156e:	09 f4       	brne	.+2      	; 0x1572 <can_get_status+0x14>
    1570:	96 c0       	rjmp	.+300    	; 0x169e <can_get_status+0x140>
    1572:	8f 31       	cpi	r24, 0x1F	; 31
    1574:	09 f4       	brne	.+2      	; 0x1578 <can_get_status+0x1a>
    1576:	95 c0       	rjmp	.+298    	; 0x16a2 <can_get_status+0x144>
    1578:	8f 3f       	cpi	r24, 0xFF	; 255
    157a:	09 f4       	brne	.+2      	; 0x157e <can_get_status+0x20>
    157c:	94 c0       	rjmp	.+296    	; 0x16a6 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    157e:	88 81       	ld	r24, Y
    1580:	82 95       	swap	r24
    1582:	80 7f       	andi	r24, 0xF0	; 240
    1584:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    1588:	0e 94 1b 02 	call	0x436	; 0x436 <can_get_mob_status>
    158c:	18 2f       	mov	r17, r24
    
    switch (a_status)
    158e:	80 32       	cpi	r24, 0x20	; 32
    1590:	61 f0       	breq	.+24     	; 0x15aa <can_get_status+0x4c>
    1592:	81 32       	cpi	r24, 0x21	; 33
    1594:	20 f4       	brcc	.+8      	; 0x159e <can_get_status+0x40>
    1596:	88 23       	and	r24, r24
    1598:	09 f4       	brne	.+2      	; 0x159c <can_get_status+0x3e>
    159a:	87 c0       	rjmp	.+270    	; 0x16aa <can_get_status+0x14c>
    159c:	76 c0       	rjmp	.+236    	; 0x168a <can_get_status+0x12c>
    159e:	80 34       	cpi	r24, 0x40	; 64
    15a0:	09 f4       	brne	.+2      	; 0x15a4 <can_get_status+0x46>
    15a2:	68 c0       	rjmp	.+208    	; 0x1674 <can_get_status+0x116>
    15a4:	80 3a       	cpi	r24, 0xA0	; 160
    15a6:	09 f0       	breq	.+2      	; 0x15aa <can_get_status+0x4c>
    15a8:	70 c0       	rjmp	.+224    	; 0x168a <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    15aa:	0f 2e       	mov	r0, r31
    15ac:	ff ee       	ldi	r31, 0xEF	; 239
    15ae:	ef 2e       	mov	r14, r31
    15b0:	ff 24       	eor	r15, r15
    15b2:	f0 2d       	mov	r31, r0
    15b4:	f7 01       	movw	r30, r14
    15b6:	80 81       	ld	r24, Z
    15b8:	8f 70       	andi	r24, 0x0F	; 15
    15ba:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    15bc:	8f 81       	ldd	r24, Y+7	; 0x07
    15be:	98 85       	ldd	r25, Y+8	; 0x08
    15c0:	0e 94 2e 02 	call	0x45c	; 0x45c <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    15c4:	80 91 f0 00 	lds	r24, 0x00F0
    15c8:	90 e0       	ldi	r25, 0x00	; 0
    15ca:	84 70       	andi	r24, 0x04	; 4
    15cc:	90 70       	andi	r25, 0x00	; 0
    15ce:	95 95       	asr	r25
    15d0:	87 95       	ror	r24
    15d2:	95 95       	asr	r25
    15d4:	87 95       	ror	r24
    15d6:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    15d8:	f7 01       	movw	r30, r14
    15da:	80 81       	ld	r24, Z
    15dc:	84 ff       	sbrs	r24, 4
    15de:	2d c0       	rjmp	.+90     	; 0x163a <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    15e0:	81 e0       	ldi	r24, 0x01	; 1
    15e2:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    15e4:	e3 ef       	ldi	r30, 0xF3	; 243
    15e6:	f0 e0       	ldi	r31, 0x00	; 0
    15e8:	80 81       	ld	r24, Z
    15ea:	86 95       	lsr	r24
    15ec:	86 95       	lsr	r24
    15ee:	86 95       	lsr	r24
    15f0:	8d 83       	std	Y+5, r24	; 0x05
    15f2:	a2 ef       	ldi	r26, 0xF2	; 242
    15f4:	b0 e0       	ldi	r27, 0x00	; 0
    15f6:	8c 91       	ld	r24, X
    15f8:	90 81       	ld	r25, Z
    15fa:	92 95       	swap	r25
    15fc:	99 0f       	add	r25, r25
    15fe:	90 7e       	andi	r25, 0xE0	; 224
    1600:	86 95       	lsr	r24
    1602:	86 95       	lsr	r24
    1604:	86 95       	lsr	r24
    1606:	89 0f       	add	r24, r25
    1608:	8c 83       	std	Y+4, r24	; 0x04
    160a:	e1 ef       	ldi	r30, 0xF1	; 241
    160c:	f0 e0       	ldi	r31, 0x00	; 0
    160e:	80 81       	ld	r24, Z
    1610:	9c 91       	ld	r25, X
    1612:	92 95       	swap	r25
    1614:	99 0f       	add	r25, r25
    1616:	90 7e       	andi	r25, 0xE0	; 224
    1618:	86 95       	lsr	r24
    161a:	86 95       	lsr	r24
    161c:	86 95       	lsr	r24
    161e:	89 0f       	add	r24, r25
    1620:	8b 83       	std	Y+3, r24	; 0x03
    1622:	80 91 f0 00 	lds	r24, 0x00F0
    1626:	90 81       	ld	r25, Z
    1628:	92 95       	swap	r25
    162a:	99 0f       	add	r25, r25
    162c:	90 7e       	andi	r25, 0xE0	; 224
    162e:	86 95       	lsr	r24
    1630:	86 95       	lsr	r24
    1632:	86 95       	lsr	r24
    1634:	89 0f       	add	r24, r25
    1636:	8a 83       	std	Y+2, r24	; 0x02
    1638:	13 c0       	rjmp	.+38     	; 0x1660 <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    163a:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    163c:	e3 ef       	ldi	r30, 0xF3	; 243
    163e:	f0 e0       	ldi	r31, 0x00	; 0
    1640:	80 81       	ld	r24, Z
    1642:	82 95       	swap	r24
    1644:	86 95       	lsr	r24
    1646:	87 70       	andi	r24, 0x07	; 7
    1648:	8b 83       	std	Y+3, r24	; 0x03
    164a:	80 91 f2 00 	lds	r24, 0x00F2
    164e:	90 81       	ld	r25, Z
    1650:	99 0f       	add	r25, r25
    1652:	99 0f       	add	r25, r25
    1654:	99 0f       	add	r25, r25
    1656:	82 95       	swap	r24
    1658:	86 95       	lsr	r24
    165a:	87 70       	andi	r24, 0x07	; 7
    165c:	89 0f       	add	r24, r25
    165e:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1660:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1662:	ef ee       	ldi	r30, 0xEF	; 239
    1664:	f0 e0       	ldi	r31, 0x00	; 0
    1666:	80 81       	ld	r24, Z
    1668:	8f 73       	andi	r24, 0x3F	; 63
    166a:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    166c:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1670:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1672:	1c c0       	rjmp	.+56     	; 0x16ac <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    1674:	80 e4       	ldi	r24, 0x40	; 64
    1676:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    1678:	ef ee       	ldi	r30, 0xEF	; 239
    167a:	f0 e0       	ldi	r31, 0x00	; 0
    167c:	80 81       	ld	r24, Z
    167e:	8f 73       	andi	r24, 0x3F	; 63
    1680:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1682:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1686:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1688:	11 c0       	rjmp	.+34     	; 0x16ac <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    168a:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    168c:	ef ee       	ldi	r30, 0xEF	; 239
    168e:	f0 e0       	ldi	r31, 0x00	; 0
    1690:	80 81       	ld	r24, Z
    1692:	8f 73       	andi	r24, 0x3F	; 63
    1694:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1696:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    169a:	82 e0       	ldi	r24, 0x02	; 2
            break;
    169c:	07 c0       	rjmp	.+14     	; 0x16ac <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    169e:	82 e0       	ldi	r24, 0x02	; 2
    16a0:	05 c0       	rjmp	.+10     	; 0x16ac <can_get_status+0x14e>
    16a2:	82 e0       	ldi	r24, 0x02	; 2
    16a4:	03 c0       	rjmp	.+6      	; 0x16ac <can_get_status+0x14e>
    16a6:	82 e0       	ldi	r24, 0x02	; 2
    16a8:	01 c0       	rjmp	.+2      	; 0x16ac <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    16aa:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    16ac:	df 91       	pop	r29
    16ae:	cf 91       	pop	r28
    16b0:	1f 91       	pop	r17
    16b2:	ff 90       	pop	r15
    16b4:	ef 90       	pop	r14
    16b6:	08 95       	ret

000016b8 <display_test>:

void display_test(void){
	uint8_t test_data='A';	
	//SM1_SendBlock(&);
	
}
    16b8:	08 95       	ret

000016ba <display_init>:


void display_init(void){
//	SM1_Enable();
	
}
    16ba:	08 95       	ret

000016bc <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    16bc:	90 93 15 01 	sts	0x0115, r25
    16c0:	80 93 14 01 	sts	0x0114, r24
	CheckWDT();
    16c4:	0e 94 56 0f 	call	0x1eac	; 0x1eac <CheckWDT>
}
    16c8:	08 95       	ret

000016ca <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    16ca:	e0 91 14 01 	lds	r30, 0x0114
    16ce:	f0 91 15 01 	lds	r31, 0x0115
    16d2:	90 81       	ld	r25, Z
    16d4:	89 2b       	or	r24, r25
    16d6:	80 83       	st	Z, r24
}
    16d8:	08 95       	ret

000016da <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    16da:	e0 91 14 01 	lds	r30, 0x0114
    16de:	f0 91 15 01 	lds	r31, 0x0115
    16e2:	10 82       	st	Z, r1
    16e4:	08 95       	ret

000016e6 <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    16e6:	10 92 bd 01 	sts	0x01BD, r1
	event_queue_tail=0;
    16ea:	10 92 be 01 	sts	0x01BE, r1
}
    16ee:	08 95       	ret

000016f0 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    16f0:	cf 93       	push	r28
    16f2:	df 93       	push	r29
    16f4:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    16f6:	c0 91 bd 01 	lds	r28, 0x01BD
    16fa:	d0 e0       	ldi	r29, 0x00	; 0
    16fc:	ce 01       	movw	r24, r28
    16fe:	01 96       	adiw	r24, 0x01	; 1
    1700:	60 e1       	ldi	r22, 0x10	; 16
    1702:	70 e0       	ldi	r23, 0x00	; 0
    1704:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <__divmodhi4>
    1708:	40 91 be 01 	lds	r20, 0x01BE
    170c:	50 e0       	ldi	r21, 0x00	; 0
    170e:	84 17       	cp	r24, r20
    1710:	95 07       	cpc	r25, r21
    1712:	31 f0       	breq	.+12     	; 0x1720 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    1714:	c3 55       	subi	r28, 0x53	; 83
    1716:	de 4f       	sbci	r29, 0xFE	; 254
    1718:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    171a:	80 93 bd 01 	sts	0x01BD, r24
    171e:	03 c0       	rjmp	.+6      	; 0x1726 <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    1720:	88 e0       	ldi	r24, 0x08	; 8
    1722:	0e 94 65 0b 	call	0x16ca	; 0x16ca <AddError>
	}
}
    1726:	df 91       	pop	r29
    1728:	cf 91       	pop	r28
    172a:	08 95       	ret

0000172c <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    172c:	80 91 be 01 	lds	r24, 0x01BE
    1730:	90 91 bd 01 	lds	r25, 0x01BD
    1734:	98 17       	cp	r25, r24
    1736:	31 f0       	breq	.+12     	; 0x1744 <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    1738:	ed ea       	ldi	r30, 0xAD	; 173
    173a:	f1 e0       	ldi	r31, 0x01	; 1
    173c:	e8 0f       	add	r30, r24
    173e:	f1 1d       	adc	r31, r1
    1740:	80 81       	ld	r24, Z
    1742:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    1744:	8c e0       	ldi	r24, 0x0C	; 12
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    1746:	08 95       	ret

00001748 <EventHandleEvent>:
		break;
	}
}


void EventHandleEvent(void){
    1748:	cf 93       	push	r28
    174a:	df 93       	push	r29
	if(event_queue_head!=event_queue_tail){
    174c:	80 91 be 01 	lds	r24, 0x01BE
    1750:	90 91 bd 01 	lds	r25, 0x01BD
    1754:	98 17       	cp	r25, r24
    1756:	09 f4       	brne	.+2      	; 0x175a <EventHandleEvent+0x12>
    1758:	5e c0       	rjmp	.+188    	; 0x1816 <EventHandleEvent+0xce>
	}
}
#endif

static void Dashboard(void){
	switch(event_queue[event_queue_tail]){
    175a:	ed ea       	ldi	r30, 0xAD	; 173
    175c:	f1 e0       	ldi	r31, 0x01	; 1
    175e:	e8 0f       	add	r30, r24
    1760:	f1 1d       	adc	r31, r1
    1762:	80 81       	ld	r24, Z
    1764:	83 30       	cpi	r24, 0x03	; 3
    1766:	b1 f1       	breq	.+108    	; 0x17d4 <EventHandleEvent+0x8c>
    1768:	84 30       	cpi	r24, 0x04	; 4
    176a:	30 f4       	brcc	.+12     	; 0x1778 <EventHandleEvent+0x30>
    176c:	88 23       	and	r24, r24
    176e:	61 f0       	breq	.+24     	; 0x1788 <EventHandleEvent+0x40>
    1770:	81 30       	cpi	r24, 0x01	; 1
    1772:	09 f0       	breq	.+2      	; 0x1776 <EventHandleEvent+0x2e>
    1774:	46 c0       	rjmp	.+140    	; 0x1802 <EventHandleEvent+0xba>
    1776:	29 c0       	rjmp	.+82     	; 0x17ca <EventHandleEvent+0x82>
    1778:	8a 30       	cpi	r24, 0x0A	; 10
    177a:	a1 f1       	breq	.+104    	; 0x17e4 <EventHandleEvent+0x9c>
    177c:	8b 30       	cpi	r24, 0x0B	; 11
    177e:	e9 f1       	breq	.+122    	; 0x17fa <EventHandleEvent+0xb2>
    1780:	89 30       	cpi	r24, 0x09	; 9
    1782:	09 f0       	breq	.+2      	; 0x1786 <EventHandleEvent+0x3e>
    1784:	3e c0       	rjmp	.+124    	; 0x1802 <EventHandleEvent+0xba>
    1786:	2b c0       	rjmp	.+86     	; 0x17de <EventHandleEvent+0x96>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_50_tx,dashboard_50_data.dataBuf,CAN_TX_50_ID,CAN_TX_50_LEN);
    1788:	86 e1       	ldi	r24, 0x16	; 22
    178a:	91 e0       	ldi	r25, 0x01	; 1
    178c:	66 e2       	ldi	r22, 0x26	; 38
    178e:	71 e0       	ldi	r23, 0x01	; 1
    1790:	43 e0       	ldi	r20, 0x03	; 3
    1792:	55 e0       	ldi	r21, 0x05	; 5
    1794:	22 e0       	ldi	r18, 0x02	; 2
    1796:	0e 94 fc 00 	call	0x1f8	; 0x1f8 <CANGetStruct>
			/* Tx Frame 2 */
			CANGetStruct(&dashboard_200_tx,dashboard_200_data.dataBuf,CAN_TX_200_ID,CAN_TX_200_LEN);
    179a:	8e e2       	ldi	r24, 0x2E	; 46
    179c:	91 e0       	ldi	r25, 0x01	; 1
    179e:	6e e3       	ldi	r22, 0x3E	; 62
    17a0:	71 e0       	ldi	r23, 0x01	; 1
    17a2:	44 e0       	ldi	r20, 0x04	; 4
    17a4:	55 e0       	ldi	r21, 0x05	; 5
    17a6:	22 e0       	ldi	r18, 0x02	; 2
    17a8:	0e 94 fc 00 	call	0x1f8	; 0x1f8 <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    17ac:	c6 e4       	ldi	r28, 0x46	; 70
    17ae:	d1 e0       	ldi	r29, 0x01	; 1
    17b0:	ce 01       	movw	r24, r28
    17b2:	66 e5       	ldi	r22, 0x56	; 86
    17b4:	71 e0       	ldi	r23, 0x01	; 1
    17b6:	41 e0       	ldi	r20, 0x01	; 1
    17b8:	55 e0       	ldi	r21, 0x05	; 5
    17ba:	21 e0       	ldi	r18, 0x01	; 1
    17bc:	0e 94 fc 00 	call	0x1f8	; 0x1f8 <CANGetStruct>
			
			sei(); /* enable interrupts*/
    17c0:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    17c2:	ce 01       	movw	r24, r28
    17c4:	0e 94 0d 01 	call	0x21a	; 0x21a <CANStartRx>
    17c8:	1c c0       	rjmp	.+56     	; 0x1802 <EventHandleEvent+0xba>
		break;
		case EVENT_200HZ:
			/* Timer Stuff mit 200 Hz */
			
			/* 200 Hz CAN Tx, do your thing */
			CANAddSendData(&dashboard_200_tx);
    17ca:	8e e2       	ldi	r24, 0x2E	; 46
    17cc:	91 e0       	ldi	r25, 0x01	; 1
    17ce:	0e 94 60 01 	call	0x2c0	; 0x2c0 <CANAddSendData>
    17d2:	17 c0       	rjmp	.+46     	; 0x1802 <EventHandleEvent+0xba>
		break;
		case EVENT_50HZ:
			/* Timer Stuff mit 50 Hz */
			CANAddSendData(&dashboard_50_tx);
    17d4:	86 e1       	ldi	r24, 0x16	; 22
    17d6:	91 e0       	ldi	r25, 0x01	; 1
    17d8:	0e 94 60 01 	call	0x2c0	; 0x2c0 <CANAddSendData>
    17dc:	12 c0       	rjmp	.+36     	; 0x1802 <EventHandleEvent+0xba>
		break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    17de:	0e 94 b0 01 	call	0x360	; 0x360 <CANAbortCMD>
    17e2:	0f c0       	rjmp	.+30     	; 0x1802 <EventHandleEvent+0xba>
		break;
		case EVENT_CANTX:
			if(CANGetCurrentTx()==&dashboard_200_tx){//ErrorCode gesendet
    17e4:	0e 94 87 01 	call	0x30e	; 0x30e <CANGetCurrentTx>
    17e8:	21 e0       	ldi	r18, 0x01	; 1
    17ea:	8e 32       	cpi	r24, 0x2E	; 46
    17ec:	92 07       	cpc	r25, r18
    17ee:	11 f4       	brne	.+4      	; 0x17f4 <EventHandleEvent+0xac>
				ClearErrors();
    17f0:	0e 94 6d 0b 	call	0x16da	; 0x16da <ClearErrors>
			}
			CANSendNext();
    17f4:	0e 94 91 01 	call	0x322	; 0x322 <CANSendNext>
    17f8:	04 c0       	rjmp	.+8      	; 0x1802 <EventHandleEvent+0xba>
		break;
			case EVENT_CANRX:
			CANGetData(&dashboard_rx);
    17fa:	86 e4       	ldi	r24, 0x46	; 70
    17fc:	91 e0       	ldi	r25, 0x01	; 1
    17fe:	0e 94 1b 01 	call	0x236	; 0x236 <CANGetData>


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
		Dashboard();		
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    1802:	80 91 be 01 	lds	r24, 0x01BE
    1806:	90 e0       	ldi	r25, 0x00	; 0
    1808:	01 96       	adiw	r24, 0x01	; 1
    180a:	60 e1       	ldi	r22, 0x10	; 16
    180c:	70 e0       	ldi	r23, 0x00	; 0
    180e:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <__divmodhi4>
    1812:	80 93 be 01 	sts	0x01BE, r24
	}
}
    1816:	df 91       	pop	r29
    1818:	cf 91       	pop	r28
    181a:	08 95       	ret

0000181c <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    181c:	8c 30       	cpi	r24, 0x0C	; 12
    181e:	90 f4       	brcc	.+36     	; 0x1844 <led_set+0x28>
	led_port[led_id]|=((0x01)<<led_pins[led_id]);
    1820:	90 e0       	ldi	r25, 0x00	; 0
    1822:	fc 01       	movw	r30, r24
    1824:	e4 53       	subi	r30, 0x34	; 52
    1826:	fe 4f       	sbci	r31, 0xFE	; 254
    1828:	dc 01       	movw	r26, r24
    182a:	a1 54       	subi	r26, 0x41	; 65
    182c:	be 4f       	sbci	r27, 0xFE	; 254
    182e:	81 e0       	ldi	r24, 0x01	; 1
    1830:	90 e0       	ldi	r25, 0x00	; 0
    1832:	0c 90       	ld	r0, X
    1834:	02 c0       	rjmp	.+4      	; 0x183a <led_set+0x1e>
    1836:	88 0f       	add	r24, r24
    1838:	99 1f       	adc	r25, r25
    183a:	0a 94       	dec	r0
    183c:	e2 f7       	brpl	.-8      	; 0x1836 <led_set+0x1a>
    183e:	90 81       	ld	r25, Z
    1840:	89 2b       	or	r24, r25
    1842:	80 83       	st	Z, r24
    1844:	08 95       	ret

00001846 <led_clear>:
}

void led_clear(uint8_t led_id){
	led_port[led_id]&=~((0x01)<<led_pins[led_id]);
    1846:	90 e0       	ldi	r25, 0x00	; 0
    1848:	fc 01       	movw	r30, r24
    184a:	e4 53       	subi	r30, 0x34	; 52
    184c:	fe 4f       	sbci	r31, 0xFE	; 254
    184e:	dc 01       	movw	r26, r24
    1850:	a1 54       	subi	r26, 0x41	; 65
    1852:	be 4f       	sbci	r27, 0xFE	; 254
    1854:	81 e0       	ldi	r24, 0x01	; 1
    1856:	90 e0       	ldi	r25, 0x00	; 0
    1858:	0c 90       	ld	r0, X
    185a:	02 c0       	rjmp	.+4      	; 0x1860 <led_clear+0x1a>
    185c:	88 0f       	add	r24, r24
    185e:	99 1f       	adc	r25, r25
    1860:	0a 94       	dec	r0
    1862:	e2 f7       	brpl	.-8      	; 0x185c <led_clear+0x16>
    1864:	80 95       	com	r24
    1866:	90 81       	ld	r25, Z
    1868:	89 23       	and	r24, r25
    186a:	80 83       	st	Z, r24
}
    186c:	08 95       	ret

0000186e <led_state_set>:
	}
	
}


void led_state_set(uint16_t led_new_state){
    186e:	ef 92       	push	r14
    1870:	ff 92       	push	r15
    1872:	0f 93       	push	r16
    1874:	1f 93       	push	r17
    1876:	cf 93       	push	r28
    1878:	df 93       	push	r29
    187a:	7c 01       	movw	r14, r24
    187c:	c0 e0       	ldi	r28, 0x00	; 0
    187e:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    1880:	01 e0       	ldi	r16, 0x01	; 1
    1882:	10 e0       	ldi	r17, 0x00	; 0
	}
	
}


void led_state_set(uint16_t led_new_state){
    1884:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    1886:	98 01       	movw	r18, r16
    1888:	0c 2e       	mov	r0, r28
    188a:	02 c0       	rjmp	.+4      	; 0x1890 <led_state_set+0x22>
    188c:	22 0f       	add	r18, r18
    188e:	33 1f       	adc	r19, r19
    1890:	0a 94       	dec	r0
    1892:	e2 f7       	brpl	.-8      	; 0x188c <led_state_set+0x1e>
    1894:	2e 21       	and	r18, r14
    1896:	3f 21       	and	r19, r15
    1898:	21 15       	cp	r18, r1
    189a:	31 05       	cpc	r19, r1
    189c:	11 f0       	breq	.+4      	; 0x18a2 <led_state_set+0x34>
			led_set(i);
    189e:	0e 94 0e 0c 	call	0x181c	; 0x181c <led_set>
    18a2:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    18a4:	cb 30       	cpi	r28, 0x0B	; 11
    18a6:	d1 05       	cpc	r29, r1
    18a8:	69 f7       	brne	.-38     	; 0x1884 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
	
}
    18aa:	df 91       	pop	r29
    18ac:	cf 91       	pop	r28
    18ae:	1f 91       	pop	r17
    18b0:	0f 91       	pop	r16
    18b2:	ff 90       	pop	r15
    18b4:	ef 90       	pop	r14
    18b6:	08 95       	ret

000018b8 <led_init>:
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    18b8:	cf 93       	push	r28
    18ba:	df 93       	push	r29
	
	
	uint8_t led_id;

	led_pins[LED_ID_AMS]=LED_PIN_AMS;
    18bc:	2f eb       	ldi	r18, 0xBF	; 191
    18be:	31 e0       	ldi	r19, 0x01	; 1
    18c0:	41 e0       	ldi	r20, 0x01	; 1
    18c2:	40 93 bf 01 	sts	0x01BF, r20
	led_pins[LED_ID_TV]=LED_PIN_TV;
    18c6:	40 93 c4 01 	sts	0x01C4, r20
	led_pins[LED_ID_TC]=LED_PIN_TC;
    18ca:	92 e0       	ldi	r25, 0x02	; 2
    18cc:	90 93 c5 01 	sts	0x01C5, r25
	led_pins[LED_ID_RECUP]=LED_PIN_RECUP;
    18d0:	63 e0       	ldi	r22, 0x03	; 3
    18d2:	60 93 c6 01 	sts	0x01C6, r22
	led_pins[LED_ID_KOBI]=LED_PIN_KOBI;
    18d6:	84 e0       	ldi	r24, 0x04	; 4
    18d8:	80 93 c7 01 	sts	0x01C7, r24
	led_pins[LED_ID_AD]=LED_PIN_AD;
    18dc:	90 93 c8 01 	sts	0x01C8, r25
	led_pins[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    18e0:	80 93 c0 01 	sts	0x01C0, r24
	led_pins[LED_ID_IMD]=LED_PIN_IMD;
    18e4:	10 92 c1 01 	sts	0x01C1, r1
	led_pins[LED_ID_BRAKE]=LED_PIN_IMD;
    18e8:	10 92 c3 01 	sts	0x01C3, r1
	led_pins[LED_ID_OK]=LED_PIN_OK;
    18ec:	10 92 c2 01 	sts	0x01C2, r1
	led_pins[LED_ID_START]=LED_PIN_START;
    18f0:	57 e0       	ldi	r21, 0x07	; 7
    18f2:	50 93 c9 01 	sts	0x01C9, r21
	
	led_dd[LED_ID_AMS]=LED_PIN_AMS;
    18f6:	40 93 d7 01 	sts	0x01D7, r20
	led_dd[LED_ID_TV]=LED_PIN_TV;
    18fa:	40 93 dc 01 	sts	0x01DC, r20
	led_dd[LED_ID_TC]=LED_PIN_TC;
    18fe:	90 93 dd 01 	sts	0x01DD, r25
	led_dd[LED_ID_RECUP]=LED_PIN_RECUP;
    1902:	60 93 de 01 	sts	0x01DE, r22
	led_dd[LED_ID_KOBI]=LED_PIN_KOBI;
    1906:	80 93 df 01 	sts	0x01DF, r24
	led_dd[LED_ID_AD]=LED_PIN_AD;
    190a:	90 93 e0 01 	sts	0x01E0, r25
	led_dd[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    190e:	80 93 d8 01 	sts	0x01D8, r24
	led_dd[LED_ID_IMD]=LED_PIN_IMD;
    1912:	10 92 d9 01 	sts	0x01D9, r1
	led_dd[LED_ID_BRAKE]=LED_PIN_IMD;
    1916:	10 92 db 01 	sts	0x01DB, r1
	led_dd[LED_ID_OK]=LED_PIN_OK;
    191a:	10 92 da 01 	sts	0x01DA, r1
	led_dd[LED_ID_START]=LED_PIN_START;
    191e:	50 93 e1 01 	sts	0x01E1, r21
	
	led_port[LED_ID_AMS]=LED_PIN_AMS;
    1922:	40 93 cc 01 	sts	0x01CC, r20
	led_port[LED_ID_TV]=LED_PIN_TV;
    1926:	40 93 d1 01 	sts	0x01D1, r20
	led_port[LED_ID_TC]=LED_PIN_TC;
    192a:	90 93 d2 01 	sts	0x01D2, r25
	led_port[LED_ID_RECUP]=LED_PIN_RECUP;
    192e:	60 93 d3 01 	sts	0x01D3, r22
	led_port[LED_ID_KOBI]=LED_PIN_KOBI;
    1932:	80 93 d4 01 	sts	0x01D4, r24
	led_port[LED_ID_AD]=LED_PIN_AD;
    1936:	90 93 d5 01 	sts	0x01D5, r25
	led_port[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    193a:	80 93 cd 01 	sts	0x01CD, r24
	led_port[LED_ID_IMD]=LED_PIN_IMD;
    193e:	10 92 ce 01 	sts	0x01CE, r1
	led_port[LED_ID_BRAKE]=LED_PIN_IMD;
    1942:	10 92 d0 01 	sts	0x01D0, r1
	led_port[LED_ID_OK]=LED_PIN_OK;
    1946:	10 92 cf 01 	sts	0x01CF, r1
	led_port[LED_ID_START]=LED_PIN_START;
    194a:	50 93 d6 01 	sts	0x01D6, r21
    194e:	f9 01       	movw	r30, r18
    1950:	a7 ed       	ldi	r26, 0xD7	; 215
    1952:	b1 e0       	ldi	r27, 0x01	; 1
    1954:	cc ec       	ldi	r28, 0xCC	; 204
    1956:	d1 e0       	ldi	r29, 0x01	; 1
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    1958:	25 5f       	subi	r18, 0xF5	; 245
    195a:	3f 4f       	sbci	r19, 0xFF	; 255
	
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
		/* set data direction to output*/
		led_dd[led_id]|=((0x01)<<led_pins[led_id]);
    195c:	41 e0       	ldi	r20, 0x01	; 1
    195e:	50 e0       	ldi	r21, 0x00	; 0
    1960:	ca 01       	movw	r24, r20
    1962:	01 90       	ld	r0, Z+
    1964:	02 c0       	rjmp	.+4      	; 0x196a <led_init+0xb2>
    1966:	88 0f       	add	r24, r24
    1968:	99 1f       	adc	r25, r25
    196a:	0a 94       	dec	r0
    196c:	e2 f7       	brpl	.-8      	; 0x1966 <led_init+0xae>
    196e:	9c 91       	ld	r25, X
    1970:	98 2b       	or	r25, r24
    1972:	9d 93       	st	X+, r25
		/* turn on led */
		led_port[led_id]|=((0x01)<<led_pins[led_id]);
    1974:	98 81       	ld	r25, Y
    1976:	89 2b       	or	r24, r25
    1978:	89 93       	st	Y+, r24
	led_port[LED_ID_OK]=LED_PIN_OK;
	led_port[LED_ID_START]=LED_PIN_START;
	
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
    197a:	e2 17       	cp	r30, r18
    197c:	f3 07       	cpc	r31, r19
    197e:	81 f7       	brne	.-32     	; 0x1960 <led_init+0xa8>
		/* turn on led */
		led_port[led_id]|=((0x01)<<led_pins[led_id]);
	}


	led_state=0xFFFF;
    1980:	8f ef       	ldi	r24, 0xFF	; 255
    1982:	9f ef       	ldi	r25, 0xFF	; 255
    1984:	90 93 cb 01 	sts	0x01CB, r25
    1988:	80 93 ca 01 	sts	0x01CA, r24
	led_state_set(led_state);
    198c:	0e 94 37 0c 	call	0x186e	; 0x186e <led_state_set>
	
}
    1990:	df 91       	pop	r29
    1992:	cf 91       	pop	r28
    1994:	08 95       	ret

00001996 <led_is_set>:
		}
	return led_state;
}

uint8_t led_is_set(uint8_t led_id){
	return (uint8_t) led_port[led_id]&((0x01)<<led_pins[led_id]);
    1996:	28 2f       	mov	r18, r24
    1998:	30 e0       	ldi	r19, 0x00	; 0
    199a:	f9 01       	movw	r30, r18
    199c:	e1 54       	subi	r30, 0x41	; 65
    199e:	fe 4f       	sbci	r31, 0xFE	; 254
    19a0:	81 e0       	ldi	r24, 0x01	; 1
    19a2:	90 e0       	ldi	r25, 0x00	; 0
    19a4:	00 80       	ld	r0, Z
    19a6:	02 c0       	rjmp	.+4      	; 0x19ac <led_is_set+0x16>
    19a8:	88 0f       	add	r24, r24
    19aa:	99 1f       	adc	r25, r25
    19ac:	0a 94       	dec	r0
    19ae:	e2 f7       	brpl	.-8      	; 0x19a8 <led_is_set+0x12>
    19b0:	24 53       	subi	r18, 0x34	; 52
    19b2:	3e 4f       	sbci	r19, 0xFE	; 254
    19b4:	f9 01       	movw	r30, r18
    19b6:	90 81       	ld	r25, Z
}
    19b8:	89 23       	and	r24, r25
    19ba:	08 95       	ret

000019bc <led_state_return>:
		}
	}
	
}

uint16_t led_state_return(void){
    19bc:	0f 93       	push	r16
    19be:	1f 93       	push	r17
    19c0:	cf 93       	push	r28
    19c2:	df 93       	push	r29
    19c4:	c0 e0       	ldi	r28, 0x00	; 0
    19c6:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    19c8:	8c 2f       	mov	r24, r28
    19ca:	0e 94 cb 0c 	call	0x1996	; 0x1996 <led_is_set>
    19ce:	90 e0       	ldi	r25, 0x00	; 0
    19d0:	0c 2e       	mov	r0, r28
    19d2:	02 c0       	rjmp	.+4      	; 0x19d8 <led_state_return+0x1c>
    19d4:	88 0f       	add	r24, r24
    19d6:	99 1f       	adc	r25, r25
    19d8:	0a 94       	dec	r0
    19da:	e2 f7       	brpl	.-8      	; 0x19d4 <led_state_return+0x18>
    19dc:	08 2b       	or	r16, r24
    19de:	19 2b       	or	r17, r25
    19e0:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    19e2:	cb 30       	cpi	r28, 0x0B	; 11
    19e4:	d1 05       	cpc	r29, r1
    19e6:	81 f7       	brne	.-32     	; 0x19c8 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    19e8:	80 2f       	mov	r24, r16
    19ea:	91 2f       	mov	r25, r17
    19ec:	df 91       	pop	r29
    19ee:	cf 91       	pop	r28
    19f0:	1f 91       	pop	r17
    19f2:	0f 91       	pop	r16
    19f4:	08 95       	ret

000019f6 <led_toggle>:
void led_clear(uint8_t led_id){
	led_port[led_id]&=~((0x01)<<led_pins[led_id]);
}


void led_toggle(uint8_t led_id){
    19f6:	cf 93       	push	r28
    19f8:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    19fa:	0e 94 cb 0c 	call	0x1996	; 0x1996 <led_is_set>
    19fe:	88 23       	and	r24, r24
    1a00:	21 f0       	breq	.+8      	; 0x1a0a <led_toggle+0x14>
		led_clear(led_id);
    1a02:	8c 2f       	mov	r24, r28
    1a04:	0e 94 23 0c 	call	0x1846	; 0x1846 <led_clear>
    1a08:	03 c0       	rjmp	.+6      	; 0x1a10 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    1a0a:	8c 2f       	mov	r24, r28
    1a0c:	0e 94 0e 0c 	call	0x181c	; 0x181c <led_set>
	}
	
}
    1a10:	cf 91       	pop	r28
    1a12:	08 95       	ret

00001a14 <main_init>:

void main_init(){

	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    1a14:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    1a16:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    1a18:	87 b1       	in	r24, 0x07	; 7
    1a1a:	80 76       	andi	r24, 0x60	; 96
    1a1c:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    1a1e:	8f ef       	ldi	r24, 0xFF	; 255
    1a20:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    1a22:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    1a24:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    1a26:	93 b3       	in	r25, 0x13	; 19
    1a28:	90 7e       	andi	r25, 0xE0	; 224
    1a2a:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    1a2c:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    1a2e:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    1a30:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    1a32:	9b b1       	in	r25, 0x0b	; 11
    1a34:	9f 69       	ori	r25, 0x9F	; 159
    1a36:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    1a38:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    1a3a:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    1a3c:	84 b3       	in	r24, 0x14	; 20
    1a3e:	8f 61       	ori	r24, 0x1F	; 31
    1a40:	84 bb       	out	0x14, r24	; 20
	
	CANInit();
    1a42:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <CANInit>

	#if HAS_200HZ|HAS_100HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    1a46:	82 e0       	ldi	r24, 0x02	; 2
    1a48:	60 e0       	ldi	r22, 0x00	; 0
    1a4a:	0e 94 9f 0e 	call	0x1d3e	; 0x1d3e <Timer1_init>
	#if HAS_10HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
	#endif

	#if HAS_200HZ
	TIMER_Timer1_OCR1A_on();
    1a4e:	0e 94 a9 0e 	call	0x1d52	; 0x1d52 <TIMER_Timer1_OCR1A_on>
	#if HAS_100HZ
	TIMER_Timer1_OCR1B_on();
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1C_on();
    1a52:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <TIMER_Timer1_OCR1C_on>
	#if HAS_LEDS
	led_init();
	#endif
	
	
	InitWDT();
    1a56:	0e 94 4a 0f 	call	0x1e94	; 0x1e94 <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    1a5a:	80 e0       	ldi	r24, 0x00	; 0
    1a5c:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <EventAddEvent>
	
		
}
    1a60:	08 95       	ret

00001a62 <main_deinit>:

void main_deinit(){
	
}
    1a62:	08 95       	ret

00001a64 <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    1a64:	1f 92       	push	r1
    1a66:	0f 92       	push	r0
    1a68:	0f b6       	in	r0, 0x3f	; 63
    1a6a:	0f 92       	push	r0
    1a6c:	11 24       	eor	r1, r1
	return;
}
    1a6e:	0f 90       	pop	r0
    1a70:	0f be       	out	0x3f, r0	; 63
    1a72:	0f 90       	pop	r0
    1a74:	1f 90       	pop	r1
    1a76:	18 95       	reti

00001a78 <__vector_17>:

ISR(TIMER0_OVF_vect){
    1a78:	1f 92       	push	r1
    1a7a:	0f 92       	push	r0
    1a7c:	0f b6       	in	r0, 0x3f	; 63
    1a7e:	0f 92       	push	r0
    1a80:	0b b6       	in	r0, 0x3b	; 59
    1a82:	0f 92       	push	r0
    1a84:	11 24       	eor	r1, r1
    1a86:	2f 93       	push	r18
    1a88:	3f 93       	push	r19
    1a8a:	4f 93       	push	r20
    1a8c:	5f 93       	push	r21
    1a8e:	6f 93       	push	r22
    1a90:	7f 93       	push	r23
    1a92:	8f 93       	push	r24
    1a94:	9f 93       	push	r25
    1a96:	af 93       	push	r26
    1a98:	bf 93       	push	r27
    1a9a:	ef 93       	push	r30
    1a9c:	ff 93       	push	r31
	EventAddEvent(EVENT_PWM);
    1a9e:	87 e0       	ldi	r24, 0x07	; 7
    1aa0:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <EventAddEvent>
	return;
}
    1aa4:	ff 91       	pop	r31
    1aa6:	ef 91       	pop	r30
    1aa8:	bf 91       	pop	r27
    1aaa:	af 91       	pop	r26
    1aac:	9f 91       	pop	r25
    1aae:	8f 91       	pop	r24
    1ab0:	7f 91       	pop	r23
    1ab2:	6f 91       	pop	r22
    1ab4:	5f 91       	pop	r21
    1ab6:	4f 91       	pop	r20
    1ab8:	3f 91       	pop	r19
    1aba:	2f 91       	pop	r18
    1abc:	0f 90       	pop	r0
    1abe:	0b be       	out	0x3b, r0	; 59
    1ac0:	0f 90       	pop	r0
    1ac2:	0f be       	out	0x3f, r0	; 63
    1ac4:	0f 90       	pop	r0
    1ac6:	1f 90       	pop	r1
    1ac8:	18 95       	reti

00001aca <__vector_12>:

ISR(TIMER1_COMPA_vect){
    1aca:	1f 92       	push	r1
    1acc:	0f 92       	push	r0
    1ace:	0f b6       	in	r0, 0x3f	; 63
    1ad0:	0f 92       	push	r0
    1ad2:	0b b6       	in	r0, 0x3b	; 59
    1ad4:	0f 92       	push	r0
    1ad6:	11 24       	eor	r1, r1
    1ad8:	2f 93       	push	r18
    1ada:	3f 93       	push	r19
    1adc:	4f 93       	push	r20
    1ade:	5f 93       	push	r21
    1ae0:	6f 93       	push	r22
    1ae2:	7f 93       	push	r23
    1ae4:	8f 93       	push	r24
    1ae6:	9f 93       	push	r25
    1ae8:	af 93       	push	r26
    1aea:	bf 93       	push	r27
    1aec:	ef 93       	push	r30
    1aee:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    1af0:	e8 e8       	ldi	r30, 0x88	; 136
    1af2:	f0 e0       	ldi	r31, 0x00	; 0
    1af4:	80 81       	ld	r24, Z
    1af6:	91 81       	ldd	r25, Z+1	; 0x01
    1af8:	80 5f       	subi	r24, 0xF0	; 240
    1afa:	98 4d       	sbci	r25, 0xD8	; 216
    1afc:	91 83       	std	Z+1, r25	; 0x01
    1afe:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    1b00:	81 e0       	ldi	r24, 0x01	; 1
    1b02:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <EventAddEvent>
	return;
}
    1b06:	ff 91       	pop	r31
    1b08:	ef 91       	pop	r30
    1b0a:	bf 91       	pop	r27
    1b0c:	af 91       	pop	r26
    1b0e:	9f 91       	pop	r25
    1b10:	8f 91       	pop	r24
    1b12:	7f 91       	pop	r23
    1b14:	6f 91       	pop	r22
    1b16:	5f 91       	pop	r21
    1b18:	4f 91       	pop	r20
    1b1a:	3f 91       	pop	r19
    1b1c:	2f 91       	pop	r18
    1b1e:	0f 90       	pop	r0
    1b20:	0b be       	out	0x3b, r0	; 59
    1b22:	0f 90       	pop	r0
    1b24:	0f be       	out	0x3f, r0	; 63
    1b26:	0f 90       	pop	r0
    1b28:	1f 90       	pop	r1
    1b2a:	18 95       	reti

00001b2c <__vector_13>:

ISR(TIMER1_COMPB_vect){
    1b2c:	1f 92       	push	r1
    1b2e:	0f 92       	push	r0
    1b30:	0f b6       	in	r0, 0x3f	; 63
    1b32:	0f 92       	push	r0
    1b34:	0b b6       	in	r0, 0x3b	; 59
    1b36:	0f 92       	push	r0
    1b38:	11 24       	eor	r1, r1
    1b3a:	2f 93       	push	r18
    1b3c:	3f 93       	push	r19
    1b3e:	4f 93       	push	r20
    1b40:	5f 93       	push	r21
    1b42:	6f 93       	push	r22
    1b44:	7f 93       	push	r23
    1b46:	8f 93       	push	r24
    1b48:	9f 93       	push	r25
    1b4a:	af 93       	push	r26
    1b4c:	bf 93       	push	r27
    1b4e:	ef 93       	push	r30
    1b50:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    1b52:	ea e8       	ldi	r30, 0x8A	; 138
    1b54:	f0 e0       	ldi	r31, 0x00	; 0
    1b56:	80 81       	ld	r24, Z
    1b58:	91 81       	ldd	r25, Z+1	; 0x01
    1b5a:	80 5e       	subi	r24, 0xE0	; 224
    1b5c:	91 4b       	sbci	r25, 0xB1	; 177
    1b5e:	91 83       	std	Z+1, r25	; 0x01
    1b60:	80 83       	st	Z, r24
	EventAddEvent(EVENT_100HZ);
    1b62:	82 e0       	ldi	r24, 0x02	; 2
    1b64:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <EventAddEvent>
	return;
}
    1b68:	ff 91       	pop	r31
    1b6a:	ef 91       	pop	r30
    1b6c:	bf 91       	pop	r27
    1b6e:	af 91       	pop	r26
    1b70:	9f 91       	pop	r25
    1b72:	8f 91       	pop	r24
    1b74:	7f 91       	pop	r23
    1b76:	6f 91       	pop	r22
    1b78:	5f 91       	pop	r21
    1b7a:	4f 91       	pop	r20
    1b7c:	3f 91       	pop	r19
    1b7e:	2f 91       	pop	r18
    1b80:	0f 90       	pop	r0
    1b82:	0b be       	out	0x3b, r0	; 59
    1b84:	0f 90       	pop	r0
    1b86:	0f be       	out	0x3f, r0	; 63
    1b88:	0f 90       	pop	r0
    1b8a:	1f 90       	pop	r1
    1b8c:	18 95       	reti

00001b8e <__vector_14>:

ISR(TIMER1_COMPC_vect){
    1b8e:	1f 92       	push	r1
    1b90:	0f 92       	push	r0
    1b92:	0f b6       	in	r0, 0x3f	; 63
    1b94:	0f 92       	push	r0
    1b96:	0b b6       	in	r0, 0x3b	; 59
    1b98:	0f 92       	push	r0
    1b9a:	11 24       	eor	r1, r1
    1b9c:	2f 93       	push	r18
    1b9e:	3f 93       	push	r19
    1ba0:	4f 93       	push	r20
    1ba2:	5f 93       	push	r21
    1ba4:	6f 93       	push	r22
    1ba6:	7f 93       	push	r23
    1ba8:	8f 93       	push	r24
    1baa:	9f 93       	push	r25
    1bac:	af 93       	push	r26
    1bae:	bf 93       	push	r27
    1bb0:	ef 93       	push	r30
    1bb2:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    1bb4:	ec e8       	ldi	r30, 0x8C	; 140
    1bb6:	f0 e0       	ldi	r31, 0x00	; 0
    1bb8:	80 81       	ld	r24, Z
    1bba:	91 81       	ldd	r25, Z+1	; 0x01
    1bbc:	80 5c       	subi	r24, 0xC0	; 192
    1bbe:	93 46       	sbci	r25, 0x63	; 99
    1bc0:	91 83       	std	Z+1, r25	; 0x01
    1bc2:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    1bc4:	83 e0       	ldi	r24, 0x03	; 3
    1bc6:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <EventAddEvent>
	return;
}
    1bca:	ff 91       	pop	r31
    1bcc:	ef 91       	pop	r30
    1bce:	bf 91       	pop	r27
    1bd0:	af 91       	pop	r26
    1bd2:	9f 91       	pop	r25
    1bd4:	8f 91       	pop	r24
    1bd6:	7f 91       	pop	r23
    1bd8:	6f 91       	pop	r22
    1bda:	5f 91       	pop	r21
    1bdc:	4f 91       	pop	r20
    1bde:	3f 91       	pop	r19
    1be0:	2f 91       	pop	r18
    1be2:	0f 90       	pop	r0
    1be4:	0b be       	out	0x3b, r0	; 59
    1be6:	0f 90       	pop	r0
    1be8:	0f be       	out	0x3f, r0	; 63
    1bea:	0f 90       	pop	r0
    1bec:	1f 90       	pop	r1
    1bee:	18 95       	reti

00001bf0 <__vector_28>:

ISR(TIMER3_COMPA_vect){
    1bf0:	1f 92       	push	r1
    1bf2:	0f 92       	push	r0
    1bf4:	0f b6       	in	r0, 0x3f	; 63
    1bf6:	0f 92       	push	r0
    1bf8:	0b b6       	in	r0, 0x3b	; 59
    1bfa:	0f 92       	push	r0
    1bfc:	11 24       	eor	r1, r1
    1bfe:	2f 93       	push	r18
    1c00:	3f 93       	push	r19
    1c02:	4f 93       	push	r20
    1c04:	5f 93       	push	r21
    1c06:	6f 93       	push	r22
    1c08:	7f 93       	push	r23
    1c0a:	8f 93       	push	r24
    1c0c:	9f 93       	push	r25
    1c0e:	af 93       	push	r26
    1c10:	bf 93       	push	r27
    1c12:	ef 93       	push	r30
    1c14:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    1c16:	e8 e9       	ldi	r30, 0x98	; 152
    1c18:	f0 e0       	ldi	r31, 0x00	; 0
    1c1a:	80 81       	ld	r24, Z
    1c1c:	91 81       	ldd	r25, Z+1	; 0x01
    1c1e:	88 55       	subi	r24, 0x58	; 88
    1c20:	9e 49       	sbci	r25, 0x9E	; 158
    1c22:	91 83       	std	Z+1, r25	; 0x01
    1c24:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    1c26:	84 e0       	ldi	r24, 0x04	; 4
    1c28:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <EventAddEvent>
	return;
}
    1c2c:	ff 91       	pop	r31
    1c2e:	ef 91       	pop	r30
    1c30:	bf 91       	pop	r27
    1c32:	af 91       	pop	r26
    1c34:	9f 91       	pop	r25
    1c36:	8f 91       	pop	r24
    1c38:	7f 91       	pop	r23
    1c3a:	6f 91       	pop	r22
    1c3c:	5f 91       	pop	r21
    1c3e:	4f 91       	pop	r20
    1c40:	3f 91       	pop	r19
    1c42:	2f 91       	pop	r18
    1c44:	0f 90       	pop	r0
    1c46:	0b be       	out	0x3b, r0	; 59
    1c48:	0f 90       	pop	r0
    1c4a:	0f be       	out	0x3f, r0	; 63
    1c4c:	0f 90       	pop	r0
    1c4e:	1f 90       	pop	r1
    1c50:	18 95       	reti

00001c52 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    1c52:	1f 92       	push	r1
    1c54:	0f 92       	push	r0
    1c56:	0f b6       	in	r0, 0x3f	; 63
    1c58:	0f 92       	push	r0
    1c5a:	0b b6       	in	r0, 0x3b	; 59
    1c5c:	0f 92       	push	r0
    1c5e:	11 24       	eor	r1, r1
    1c60:	2f 93       	push	r18
    1c62:	3f 93       	push	r19
    1c64:	4f 93       	push	r20
    1c66:	5f 93       	push	r21
    1c68:	6f 93       	push	r22
    1c6a:	7f 93       	push	r23
    1c6c:	8f 93       	push	r24
    1c6e:	9f 93       	push	r25
    1c70:	af 93       	push	r26
    1c72:	bf 93       	push	r27
    1c74:	ef 93       	push	r30
    1c76:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    1c78:	ea e9       	ldi	r30, 0x9A	; 154
    1c7a:	f0 e0       	ldi	r31, 0x00	; 0
    1c7c:	80 81       	ld	r24, Z
    1c7e:	91 81       	ldd	r25, Z+1	; 0x01
    1c80:	80 5b       	subi	r24, 0xB0	; 176
    1c82:	9c 43       	sbci	r25, 0x3C	; 60
    1c84:	91 83       	std	Z+1, r25	; 0x01
    1c86:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    1c88:	85 e0       	ldi	r24, 0x05	; 5
    1c8a:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <EventAddEvent>
	return;
}
    1c8e:	ff 91       	pop	r31
    1c90:	ef 91       	pop	r30
    1c92:	bf 91       	pop	r27
    1c94:	af 91       	pop	r26
    1c96:	9f 91       	pop	r25
    1c98:	8f 91       	pop	r24
    1c9a:	7f 91       	pop	r23
    1c9c:	6f 91       	pop	r22
    1c9e:	5f 91       	pop	r21
    1ca0:	4f 91       	pop	r20
    1ca2:	3f 91       	pop	r19
    1ca4:	2f 91       	pop	r18
    1ca6:	0f 90       	pop	r0
    1ca8:	0b be       	out	0x3b, r0	; 59
    1caa:	0f 90       	pop	r0
    1cac:	0f be       	out	0x3f, r0	; 63
    1cae:	0f 90       	pop	r0
    1cb0:	1f 90       	pop	r1
    1cb2:	18 95       	reti

00001cb4 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    1cb4:	1f 92       	push	r1
    1cb6:	0f 92       	push	r0
    1cb8:	0f b6       	in	r0, 0x3f	; 63
    1cba:	0f 92       	push	r0
    1cbc:	0b b6       	in	r0, 0x3b	; 59
    1cbe:	0f 92       	push	r0
    1cc0:	11 24       	eor	r1, r1
    1cc2:	2f 93       	push	r18
    1cc4:	3f 93       	push	r19
    1cc6:	4f 93       	push	r20
    1cc8:	5f 93       	push	r21
    1cca:	6f 93       	push	r22
    1ccc:	7f 93       	push	r23
    1cce:	8f 93       	push	r24
    1cd0:	9f 93       	push	r25
    1cd2:	af 93       	push	r26
    1cd4:	bf 93       	push	r27
    1cd6:	ef 93       	push	r30
    1cd8:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    1cda:	ec e9       	ldi	r30, 0x9C	; 156
    1cdc:	f0 e0       	ldi	r31, 0x00	; 0
    1cde:	80 81       	ld	r24, Z
    1ce0:	91 81       	ldd	r25, Z+1	; 0x01
    1ce2:	8c 5d       	subi	r24, 0xDC	; 220
    1ce4:	9b 40       	sbci	r25, 0x0B	; 11
    1ce6:	91 83       	std	Z+1, r25	; 0x01
    1ce8:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    1cea:	86 e0       	ldi	r24, 0x06	; 6
    1cec:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <EventAddEvent>
	return;
}
    1cf0:	ff 91       	pop	r31
    1cf2:	ef 91       	pop	r30
    1cf4:	bf 91       	pop	r27
    1cf6:	af 91       	pop	r26
    1cf8:	9f 91       	pop	r25
    1cfa:	8f 91       	pop	r24
    1cfc:	7f 91       	pop	r23
    1cfe:	6f 91       	pop	r22
    1d00:	5f 91       	pop	r21
    1d02:	4f 91       	pop	r20
    1d04:	3f 91       	pop	r19
    1d06:	2f 91       	pop	r18
    1d08:	0f 90       	pop	r0
    1d0a:	0b be       	out	0x3b, r0	; 59
    1d0c:	0f 90       	pop	r0
    1d0e:	0f be       	out	0x3f, r0	; 63
    1d10:	0f 90       	pop	r0
    1d12:	1f 90       	pop	r1
    1d14:	18 95       	reti

00001d16 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    1d16:	1f 92       	push	r1
    1d18:	0f 92       	push	r0
    1d1a:	0f b6       	in	r0, 0x3f	; 63
    1d1c:	0f 92       	push	r0
    1d1e:	11 24       	eor	r1, r1
    1d20:	0f 90       	pop	r0
    1d22:	0f be       	out	0x3f, r0	; 63
    1d24:	0f 90       	pop	r0
    1d26:	1f 90       	pop	r1
    1d28:	18 95       	reti

00001d2a <__vector_31>:

ISR(TIMER3_OVF_vect){}
    1d2a:	1f 92       	push	r1
    1d2c:	0f 92       	push	r0
    1d2e:	0f b6       	in	r0, 0x3f	; 63
    1d30:	0f 92       	push	r0
    1d32:	11 24       	eor	r1, r1
    1d34:	0f 90       	pop	r0
    1d36:	0f be       	out	0x3f, r0	; 63
    1d38:	0f 90       	pop	r0
    1d3a:	1f 90       	pop	r1
    1d3c:	18 95       	reti

00001d3e <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    1d3e:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    1d42:	60 93 6f 00 	sts	0x006F, r22
}
    1d46:	08 95       	ret

00001d48 <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    1d48:	80 93 91 00 	sts	0x0091, r24
	
	TIMSK3 = (interruptOverflow<<TOIE3);
    1d4c:	60 93 71 00 	sts	0x0071, r22
}
    1d50:	08 95       	ret

00001d52 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    1d52:	80 91 84 00 	lds	r24, 0x0084
    1d56:	90 91 85 00 	lds	r25, 0x0085
    1d5a:	80 5f       	subi	r24, 0xF0	; 240
    1d5c:	98 4d       	sbci	r25, 0xD8	; 216
    1d5e:	90 93 89 00 	sts	0x0089, r25
    1d62:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    1d66:	ef e6       	ldi	r30, 0x6F	; 111
    1d68:	f0 e0       	ldi	r31, 0x00	; 0
    1d6a:	80 81       	ld	r24, Z
    1d6c:	82 60       	ori	r24, 0x02	; 2
    1d6e:	80 83       	st	Z, r24
}
    1d70:	08 95       	ret

00001d72 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    1d72:	80 91 84 00 	lds	r24, 0x0084
    1d76:	90 91 85 00 	lds	r25, 0x0085
    1d7a:	80 5e       	subi	r24, 0xE0	; 224
    1d7c:	91 4b       	sbci	r25, 0xB1	; 177
    1d7e:	90 93 8b 00 	sts	0x008B, r25
    1d82:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    1d86:	ef e6       	ldi	r30, 0x6F	; 111
    1d88:	f0 e0       	ldi	r31, 0x00	; 0
    1d8a:	80 81       	ld	r24, Z
    1d8c:	84 60       	ori	r24, 0x04	; 4
    1d8e:	80 83       	st	Z, r24
}
    1d90:	08 95       	ret

00001d92 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    1d92:	80 91 84 00 	lds	r24, 0x0084
    1d96:	90 91 85 00 	lds	r25, 0x0085
    1d9a:	80 5c       	subi	r24, 0xC0	; 192
    1d9c:	93 46       	sbci	r25, 0x63	; 99
    1d9e:	90 93 8d 00 	sts	0x008D, r25
    1da2:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    1da6:	ef e6       	ldi	r30, 0x6F	; 111
    1da8:	f0 e0       	ldi	r31, 0x00	; 0
    1daa:	80 81       	ld	r24, Z
    1dac:	88 60       	ori	r24, 0x08	; 8
    1dae:	80 83       	st	Z, r24
}
    1db0:	08 95       	ret

00001db2 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    1db2:	80 91 94 00 	lds	r24, 0x0094
    1db6:	90 91 95 00 	lds	r25, 0x0095
    1dba:	88 55       	subi	r24, 0x58	; 88
    1dbc:	9e 49       	sbci	r25, 0x9E	; 158
    1dbe:	90 93 99 00 	sts	0x0099, r25
    1dc2:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    1dc6:	e1 e7       	ldi	r30, 0x71	; 113
    1dc8:	f0 e0       	ldi	r31, 0x00	; 0
    1dca:	80 81       	ld	r24, Z
    1dcc:	82 60       	ori	r24, 0x02	; 2
    1dce:	80 83       	st	Z, r24
}
    1dd0:	08 95       	ret

00001dd2 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    1dd2:	80 91 94 00 	lds	r24, 0x0094
    1dd6:	90 91 95 00 	lds	r25, 0x0095
    1dda:	80 5b       	subi	r24, 0xB0	; 176
    1ddc:	9c 43       	sbci	r25, 0x3C	; 60
    1dde:	90 93 9b 00 	sts	0x009B, r25
    1de2:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    1de6:	e1 e7       	ldi	r30, 0x71	; 113
    1de8:	f0 e0       	ldi	r31, 0x00	; 0
    1dea:	80 81       	ld	r24, Z
    1dec:	84 60       	ori	r24, 0x04	; 4
    1dee:	80 83       	st	Z, r24
}
    1df0:	08 95       	ret

00001df2 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    1df2:	80 91 94 00 	lds	r24, 0x0094
    1df6:	90 91 95 00 	lds	r25, 0x0095
    1dfa:	8c 5d       	subi	r24, 0xDC	; 220
    1dfc:	9b 40       	sbci	r25, 0x0B	; 11
    1dfe:	90 93 9d 00 	sts	0x009D, r25
    1e02:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    1e06:	e1 e7       	ldi	r30, 0x71	; 113
    1e08:	f0 e0       	ldi	r31, 0x00	; 0
    1e0a:	80 81       	ld	r24, Z
    1e0c:	88 60       	ori	r24, 0x08	; 8
    1e0e:	80 83       	st	Z, r24
}
    1e10:	08 95       	ret

00001e12 <PWM_init>:

void PWM_init(void){
	pwmVal=0xFF;
    1e12:	8f ef       	ldi	r24, 0xFF	; 255
    1e14:	90 e0       	ldi	r25, 0x00	; 0
    1e16:	90 93 5f 01 	sts	0x015F, r25
    1e1a:	80 93 5e 01 	sts	0x015E, r24
	OCR0A=0xFF;
    1e1e:	8f ef       	ldi	r24, 0xFF	; 255
    1e20:	87 bd       	out	0x27, r24	; 39
	TCCR0A=0b01111010;
    1e22:	8a e7       	ldi	r24, 0x7A	; 122
    1e24:	84 bd       	out	0x24, r24	; 36
	TIMSK0|=(0<<OCIE0A)|(1<<TOIE0);
    1e26:	ee e6       	ldi	r30, 0x6E	; 110
    1e28:	f0 e0       	ldi	r31, 0x00	; 0
    1e2a:	80 81       	ld	r24, Z
    1e2c:	81 60       	ori	r24, 0x01	; 1
    1e2e:	80 83       	st	Z, r24
}
    1e30:	08 95       	ret

00001e32 <TIMER_SetPWMVal>:

void TIMER_SetPWMVal(U8 pwm){
	delta=((S16)pwm-pwmVal);
    1e32:	68 2f       	mov	r22, r24
    1e34:	70 e0       	ldi	r23, 0x00	; 0
    1e36:	40 91 5e 01 	lds	r20, 0x015E
    1e3a:	50 91 5f 01 	lds	r21, 0x015F
    1e3e:	cb 01       	movw	r24, r22
    1e40:	84 1b       	sub	r24, r20
    1e42:	95 0b       	sbc	r25, r21
	pwmVal=pwmVal+delta/4;
    1e44:	9c 01       	movw	r18, r24
    1e46:	12 f4       	brpl	.+4      	; 0x1e4c <TIMER_SetPWMVal+0x1a>
    1e48:	2d 5f       	subi	r18, 0xFD	; 253
    1e4a:	3f 4f       	sbci	r19, 0xFF	; 255
    1e4c:	35 95       	asr	r19
    1e4e:	27 95       	ror	r18
    1e50:	35 95       	asr	r19
    1e52:	27 95       	ror	r18
    1e54:	24 0f       	add	r18, r20
    1e56:	35 1f       	adc	r19, r21
    1e58:	30 93 5f 01 	sts	0x015F, r19
    1e5c:	20 93 5e 01 	sts	0x015E, r18
	delta=(S16)pwm+delta/2;
    1e60:	9c 01       	movw	r18, r24
    1e62:	99 23       	and	r25, r25
    1e64:	14 f4       	brge	.+4      	; 0x1e6a <TIMER_SetPWMVal+0x38>
    1e66:	2f 5f       	subi	r18, 0xFF	; 255
    1e68:	3f 4f       	sbci	r19, 0xFF	; 255
    1e6a:	35 95       	asr	r19
    1e6c:	27 95       	ror	r18
    1e6e:	62 0f       	add	r22, r18
    1e70:	73 1f       	adc	r23, r19
    1e72:	70 93 61 01 	sts	0x0161, r23
    1e76:	60 93 60 01 	sts	0x0160, r22
	if(delta>255){
    1e7a:	6f 3f       	cpi	r22, 0xFF	; 255
    1e7c:	71 05       	cpc	r23, r1
    1e7e:	21 f0       	breq	.+8      	; 0x1e88 <TIMER_SetPWMVal+0x56>
    1e80:	1c f0       	brlt	.+6      	; 0x1e88 <TIMER_SetPWMVal+0x56>
		OCR0A=255;
    1e82:	8f ef       	ldi	r24, 0xFF	; 255
    1e84:	87 bd       	out	0x27, r24	; 39
    1e86:	08 95       	ret
	}else if(delta<0){
    1e88:	77 23       	and	r23, r23
    1e8a:	14 f4       	brge	.+4      	; 0x1e90 <TIMER_SetPWMVal+0x5e>
		OCR0A=0;
    1e8c:	17 bc       	out	0x27, r1	; 39
    1e8e:	08 95       	ret
	}else{
		OCR0A=delta;
    1e90:	67 bd       	out	0x27, r22	; 39
    1e92:	08 95       	ret

00001e94 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    1e94:	2b e0       	ldi	r18, 0x0B	; 11
    1e96:	88 e1       	ldi	r24, 0x18	; 24
    1e98:	90 e0       	ldi	r25, 0x00	; 0
    1e9a:	0f b6       	in	r0, 0x3f	; 63
    1e9c:	f8 94       	cli
    1e9e:	a8 95       	wdr
    1ea0:	80 93 60 00 	sts	0x0060, r24
    1ea4:	0f be       	out	0x3f, r0	; 63
    1ea6:	20 93 60 00 	sts	0x0060, r18
}
    1eaa:	08 95       	ret

00001eac <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    1eac:	04 b6       	in	r0, 0x34	; 52
    1eae:	03 fe       	sbrs	r0, 3
    1eb0:	06 c0       	rjmp	.+12     	; 0x1ebe <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    1eb2:	84 b7       	in	r24, 0x34	; 52
    1eb4:	87 7f       	andi	r24, 0xF7	; 247
    1eb6:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    1eb8:	80 e1       	ldi	r24, 0x10	; 16
    1eba:	0e 94 65 0b 	call	0x16ca	; 0x16ca <AddError>
	}
}
    1ebe:	08 95       	ret

00001ec0 <__divmodhi4>:
    1ec0:	97 fb       	bst	r25, 7
    1ec2:	09 2e       	mov	r0, r25
    1ec4:	07 26       	eor	r0, r23
    1ec6:	0a d0       	rcall	.+20     	; 0x1edc <__divmodhi4_neg1>
    1ec8:	77 fd       	sbrc	r23, 7
    1eca:	04 d0       	rcall	.+8      	; 0x1ed4 <__divmodhi4_neg2>
    1ecc:	0c d0       	rcall	.+24     	; 0x1ee6 <__udivmodhi4>
    1ece:	06 d0       	rcall	.+12     	; 0x1edc <__divmodhi4_neg1>
    1ed0:	00 20       	and	r0, r0
    1ed2:	1a f4       	brpl	.+6      	; 0x1eda <__divmodhi4_exit>

00001ed4 <__divmodhi4_neg2>:
    1ed4:	70 95       	com	r23
    1ed6:	61 95       	neg	r22
    1ed8:	7f 4f       	sbci	r23, 0xFF	; 255

00001eda <__divmodhi4_exit>:
    1eda:	08 95       	ret

00001edc <__divmodhi4_neg1>:
    1edc:	f6 f7       	brtc	.-4      	; 0x1eda <__divmodhi4_exit>
    1ede:	90 95       	com	r25
    1ee0:	81 95       	neg	r24
    1ee2:	9f 4f       	sbci	r25, 0xFF	; 255
    1ee4:	08 95       	ret

00001ee6 <__udivmodhi4>:
    1ee6:	aa 1b       	sub	r26, r26
    1ee8:	bb 1b       	sub	r27, r27
    1eea:	51 e1       	ldi	r21, 0x11	; 17
    1eec:	07 c0       	rjmp	.+14     	; 0x1efc <__udivmodhi4_ep>

00001eee <__udivmodhi4_loop>:
    1eee:	aa 1f       	adc	r26, r26
    1ef0:	bb 1f       	adc	r27, r27
    1ef2:	a6 17       	cp	r26, r22
    1ef4:	b7 07       	cpc	r27, r23
    1ef6:	10 f0       	brcs	.+4      	; 0x1efc <__udivmodhi4_ep>
    1ef8:	a6 1b       	sub	r26, r22
    1efa:	b7 0b       	sbc	r27, r23

00001efc <__udivmodhi4_ep>:
    1efc:	88 1f       	adc	r24, r24
    1efe:	99 1f       	adc	r25, r25
    1f00:	5a 95       	dec	r21
    1f02:	a9 f7       	brne	.-22     	; 0x1eee <__udivmodhi4_loop>
    1f04:	80 95       	com	r24
    1f06:	90 95       	com	r25
    1f08:	bc 01       	movw	r22, r24
    1f0a:	cd 01       	movw	r24, r26
    1f0c:	08 95       	ret

00001f0e <_exit>:
    1f0e:	f8 94       	cli

00001f10 <__stop_program>:
    1f10:	ff cf       	rjmp	.-2      	; 0x1f10 <__stop_program>
