Time resolution is 1 ps
Note: First byte of RAM: 00200113
Time: 0 ps  Iteration: 0  Process: /testbench/UUT/mem_inst/sim_init_block/line__115  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/mem.vhd
Note: Initializing memory and SoC
Time: 0 ps  Iteration: 0  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Memory and SoC initialized, SoC started
Time: 20 ns  Iteration: 0  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000000100000000000010010011
Time: 30 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 30 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000001000000000000100010011
Time: 40 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 40 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 11111111111100000000000110010011
Time: 50 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 50 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 10000000000000000000001000010011
Time: 60 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 60 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 01111111111100000000001010010011
Time: 70 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 70 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000111100000000001100010011
Time: 80 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 80 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00001111000000000000001110010011
Time: 90 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 90 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00010000000000000000010000010011
Time: 100 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 100 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000001000001000010010110011
Time: 110 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 110 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000010000101000010100110011
Time: 120 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 120 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000001100011000010110110011
Time: 130 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 130 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 01000000000100010000011000110011
Time: 140 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 140 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 01000000001000001000011010110011
Time: 150 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 150 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 01000000010100011000011100110011
Time: 160 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 160 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000001000001010011110110011
Time: 170 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 170 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000000100010010100000110011
Time: 180 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 180 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000010100100010100010110011
Time: 190 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 190 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000010000101010100100110011
Time: 200 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 200 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000000000011010100110110011
Time: 210 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 210 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000001000001011101000110011
Time: 220 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 220 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000000100010011101010110011
Time: 230 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 230 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000000000011011101100110011
Time: 240 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 240 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000001100000011101110110011
Time: 250 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 250 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000011100110111110000110011
Time: 260 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 260 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000010100011111110010110011
Time: 270 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 270 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000011100110110110100110011
Time: 280 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 280 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000000000011110110110110011
Time: 290 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 290 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000011100110100111000110011
Time: 300 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 300 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000010100011100111010110011
Time: 310 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 310 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000000100110001111100110011
Time: 320 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 320 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000001000111001111110110011
Time: 330 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 330 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000000100111101010100110011
Time: 340 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 340 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000001001000101010110110011
Time: 350 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 350 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000010100011101011000110011
Time: 360 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 360 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 01000000000100100101011010110011
Time: 370 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 370 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 01000000001000011101011100110011
Time: 380 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 380 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 01000000000100101101011110110011
Time: 390 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 390 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000000100011001100000110011
Time: 400 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 400 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000000100011101100010110011
Time: 410 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 410 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 01000000000100011101100100110011
Time: 420 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 420 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000000000000111100110110011
Time: 430 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 430 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000000000000110101000110011
Time: 440 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 440 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000000000000100101010110011
Time: 450 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 450 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000000100000001101100110011
Time: 460 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 460 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000000100000101101110110011
Time: 470 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 470 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 01000000000100000101110000110011
Time: 480 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 480 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Instruction fetched: 00000000000000000000000000000000
Time: 490 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Unknown instruction fetched, exiting testbench: 00000000000000000000000000000000
Time: 490 ns  Iteration: 12  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Testbench completed.
Time: 500 ns  Iteration: 0  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
