# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../DHT11_FINAL.srcs/sources_1/new/DHT11_control.v" \
"../../../../DHT11_FINAL.srcs/sources_1/new/fifo.v" \
"../../../../DHT11_FINAL.srcs/sources_1/new/fnd_controller.v" \
"../../../../DHT11_FINAL.srcs/sources_1/new/uart.v" \
"../../../../DHT11_FINAL.srcs/sources_1/new/top_dht11.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
