Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,6
design__inferred_latch__count,0
design__instance__count,2610
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0002277309977216646
power__switching__total,0.00004617808008333668
power__leakage__total,0.0000010380992989666993
power__total,0.0002749471750576049
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25758751416505843
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3907773937269511
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11397030863867891
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.265866225449221
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.113970
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.033384
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2595301824684899
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5790164067652996
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6059195539034943
timing__setup__ws__corner:nom_slow_1p08V_125C,12.159170015006884
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.605920
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.642919
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2578373698638167
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.46042554405648195
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2887082876707842
timing__setup__ws__corner:nom_typ_1p20V_25C,13.480647202310063
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.288708
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.160067
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25758751416505843
clock__skew__worst_setup,0.3907773937269511
timing__hold__ws,0.11397030863867891
timing__setup__ws,12.159170015006884
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113970
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.642919
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1034
design__instance__area__stdcell,14399.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.497524
design__instance__utilization__stdcell,0.497524
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,4
design__instance__area__class:buffer,29.0304
design__instance__count__class:inverter,43
design__instance__area__class:inverter,268.531
design__instance__count__class:sequential_cell,71
design__instance__area__class:sequential_cell,3579.81
design__instance__count__class:multi_input_combinational_cell,731
design__instance__area__class:multi_input_combinational_cell,7293.89
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,153
design__instance__area__class:timing_repair_buffer,2743.37
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,20182.8
design__violations,0
design__instance__count__class:clock_buffer,18
design__instance__area__class:clock_buffer,408.24
design__instance__count__class:clock_inverter,14
design__instance__area__class:clock_inverter,76.2048
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,93
global_route__vias,6654
global_route__wirelength,35217
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1038
route__net__special,2
route__drc_errors__iter:0,249
route__wirelength__iter:0,22766
route__drc_errors__iter:1,77
route__wirelength__iter:1,22616
route__drc_errors__iter:2,56
route__wirelength__iter:2,22566
route__drc_errors__iter:3,0
route__wirelength__iter:3,22552
route__drc_errors,0
route__wirelength,22552
route__vias,6114
route__vias__singlecut,6114
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,374.91
design__instance__count__class:fill_cell,1576
design__instance__area__class:fill_cell,14542.4
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,32
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,32
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,32
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19996
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000197528
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000163496
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000411027
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000163496
design_powergrid__voltage__worst,0.000163496
design_powergrid__voltage__worst__net:VPWR,1.1998
design_powergrid__drop__worst,0.000197528
design_powergrid__drop__worst__net:VPWR,0.000197528
design_powergrid__voltage__worst__net:VGND,0.000163496
design_powergrid__drop__worst__net:VGND,0.000163496
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000042899999999999999223364299805183463831781409680843353271484375
ir__drop__worst,0.0001979999999999999880755108261354280330124311149120330810546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
