Simple dual port RAM
============================================

## Description

Parametrized simple dual port SRAM with independent address, data, and write-enable that allow simulatanous read and write operations.

## Parameters

- DW: memory width
- AW: address width

## Original Sources

- https://github.com/zeroasiccorp/logikbench/logikbench/ramsdp

## License

- MIT (See LICENSE for more details)

## Modifications

- N/A