<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>full_sys</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./full_sys.sdb</name><userFileType>SDB</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="SAVED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module module_class="ComponentModule" name="CLK_1MHZ::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="CLK_26MHZ::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="CLK_6_5MHZ::work" state="GOOD" type="1"/><module file="hdl\clock_div_1MHZ_100KHZ.v" module_class="HdlModule" name="clock_div_1MHZ_100KHZ" state="GOOD" type="2"/><module file="hdl\clock_div_1MHZ_10HZ.v" module_class="HdlModule" name="clock_div_1MHZ_10HZ" state="GOOD" type="2"/><module file="hdl\clock_div_1MHZ_1KHZ.v" module_class="HdlModule" name="clock_div_1MHZ_1KHZ" state="GOOD" type="2"/><module file="hdl\geig_data_handling.v" module_class="HdlModule" name="geig_data_handling" state="GOOD" type="2"/><module file="hdl\reset_pulse.v" module_class="HdlModule" name="reset_pulse" state="GOOD" type="2"/><module file="hdl\sdram_interface.v" module_class="HdlModule" name="sdram_interface" state="CHANGED_MODULE" type="2"/><module file="hdl\SPI_Master.v" module_class="HdlModule" name="spi_master" state="GOOD" type="2"/><module file="hdl\test_harness_geiger_stack.v" module_class="HdlModule" name="test_harness_geiger_stack" state="GOOD" type="2"/><module file="hdl\timestamp.v" module_class="HdlModule" name="timestamp" state="GOOD" type="2"/></dependentModules></vendorExtensions><model><signals><signal><name>CLK_48MHZ</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>GEIG_DATA</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESET_IN_L8</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>