Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Sep 28 17:07:37 2022
| Host         : LAPTOP-D0N4R0A7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_basicIO_timing_summary_routed.rpt -pb fpga_basicIO_timing_summary_routed.pb -rpx fpga_basicIO_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_basicIO
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     23          
TIMING-18  Warning           Missing input or output delay   7           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_clkdiv/cnt_reg[16]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: inst_clkdiv/cnt_reg[23]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.881        0.000                      0                  124        0.174        0.000                      0                  124        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.881        0.000                      0                  124        0.174        0.000                      0                  124        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/do_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/do_mult/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 4.257ns (63.332%)  route 2.465ns (36.668%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.647     5.168    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.177 r  inst_circuito/inst_datapath/do_mult/P[11]
                         net (fo=1, routed)           1.151    10.328    inst_circuito/inst_datapath/do_mult_n_94
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.452 r  inst_circuito/inst_datapath/do_mult_i_15/O
                         net (fo=1, routed)           0.264    10.716    inst_circuito/inst_datapath/do_mult_i_15_n_0
    SLICE_X53Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.840 r  inst_circuito/inst_datapath/do_mult_i_3/O
                         net (fo=20, routed)          1.050    11.890    inst_circuito/inst_datapath/p_0_out[11]
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.530    14.871    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
                         clock pessimism              0.297    15.168    
                         clock uncertainty           -0.035    15.132    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    14.770    inst_circuito/inst_datapath/do_mult
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -11.890    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/do_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/do_mult/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 4.257ns (63.332%)  route 2.465ns (36.668%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.647     5.168    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.177 r  inst_circuito/inst_datapath/do_mult/P[11]
                         net (fo=1, routed)           1.151    10.328    inst_circuito/inst_datapath/do_mult_n_94
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.452 r  inst_circuito/inst_datapath/do_mult_i_15/O
                         net (fo=1, routed)           0.264    10.716    inst_circuito/inst_datapath/do_mult_i_15_n_0
    SLICE_X53Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.840 r  inst_circuito/inst_datapath/do_mult_i_3/O
                         net (fo=20, routed)          1.050    11.890    inst_circuito/inst_datapath/p_0_out[11]
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.530    14.871    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
                         clock pessimism              0.297    15.168    
                         clock uncertainty           -0.035    15.132    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362    14.770    inst_circuito/inst_datapath/do_mult
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -11.890    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/do_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/do_mult/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 4.257ns (63.332%)  route 2.465ns (36.668%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.647     5.168    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.177 r  inst_circuito/inst_datapath/do_mult/P[11]
                         net (fo=1, routed)           1.151    10.328    inst_circuito/inst_datapath/do_mult_n_94
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.452 r  inst_circuito/inst_datapath/do_mult_i_15/O
                         net (fo=1, routed)           0.264    10.716    inst_circuito/inst_datapath/do_mult_i_15_n_0
    SLICE_X53Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.840 r  inst_circuito/inst_datapath/do_mult_i_3/O
                         net (fo=20, routed)          1.050    11.890    inst_circuito/inst_datapath/p_0_out[11]
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.530    14.871    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
                         clock pessimism              0.297    15.168    
                         clock uncertainty           -0.035    15.132    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362    14.770    inst_circuito/inst_datapath/do_mult
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -11.890    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/do_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/do_mult/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 4.257ns (63.498%)  route 2.447ns (36.502%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.647     5.168    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     9.177 r  inst_circuito/inst_datapath/do_mult/P[4]
                         net (fo=1, routed)           1.158    10.335    inst_circuito/inst_datapath/do_mult_n_101
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.459 r  inst_circuito/inst_datapath/do_mult_i_24/O
                         net (fo=1, routed)           0.570    11.029    inst_circuito/inst_datapath/do_mult_i_24_n_0
    SLICE_X55Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.153 r  inst_circuito/inst_datapath/do_mult_i_10/O
                         net (fo=2, routed)           0.719    11.872    inst_circuito/inst_datapath/p_0_out[4]
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.530    14.871    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
                         clock pessimism              0.297    15.168    
                         clock uncertainty           -0.035    15.132    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    14.770    inst_circuito/inst_datapath/do_mult
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/do_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/do_mult/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 4.257ns (63.814%)  route 2.414ns (36.186%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.647     5.168    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.177 r  inst_circuito/inst_datapath/do_mult/P[2]
                         net (fo=1, routed)           1.137    10.314    inst_circuito/inst_datapath/do_mult_n_103
    SLICE_X54Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.438 r  inst_circuito/inst_datapath/do_mult_i_26/O
                         net (fo=1, routed)           0.593    11.031    inst_circuito/inst_datapath/do_mult_i_26_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.124    11.155 r  inst_circuito/inst_datapath/do_mult_i_12/O
                         net (fo=2, routed)           0.683    11.839    inst_circuito/inst_datapath/p_0_out[2]
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.530    14.871    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
                         clock pessimism              0.297    15.168    
                         clock uncertainty           -0.035    15.132    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    14.770    inst_circuito/inst_datapath/do_mult
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/do_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/register1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 4.257ns (62.508%)  route 2.553ns (37.492%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.647     5.168    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.177 r  inst_circuito/inst_datapath/do_mult/P[2]
                         net (fo=1, routed)           1.137    10.314    inst_circuito/inst_datapath/do_mult_n_103
    SLICE_X54Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.438 r  inst_circuito/inst_datapath/do_mult_i_26/O
                         net (fo=1, routed)           0.593    11.031    inst_circuito/inst_datapath/do_mult_i_26_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.124    11.155 r  inst_circuito/inst_datapath/do_mult_i_12/O
                         net (fo=2, routed)           0.823    11.978    inst_circuito/inst_datapath/p_0_out[2]
    SLICE_X54Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.441    14.782    inst_circuito/inst_datapath/CLK
    SLICE_X54Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[2]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y19         FDRE (Setup_fdre_C_D)       -0.063    14.958    inst_circuito/inst_datapath/register1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/do_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/do_mult/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 4.257ns (64.857%)  route 2.307ns (35.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.647     5.168    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.177 r  inst_circuito/inst_datapath/do_mult/P[11]
                         net (fo=1, routed)           1.151    10.328    inst_circuito/inst_datapath/do_mult_n_94
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.452 r  inst_circuito/inst_datapath/do_mult_i_15/O
                         net (fo=1, routed)           0.264    10.716    inst_circuito/inst_datapath/do_mult_i_15_n_0
    SLICE_X53Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.840 r  inst_circuito/inst_datapath/do_mult_i_3/O
                         net (fo=20, routed)          0.892    11.731    inst_circuito/inst_datapath/p_0_out[11]
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.530    14.871    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
                         clock pessimism              0.297    15.168    
                         clock uncertainty           -0.035    15.132    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362    14.770    inst_circuito/inst_datapath/do_mult
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/do_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/do_mult/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 4.257ns (64.857%)  route 2.307ns (35.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.647     5.168    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.177 r  inst_circuito/inst_datapath/do_mult/P[11]
                         net (fo=1, routed)           1.151    10.328    inst_circuito/inst_datapath/do_mult_n_94
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.452 r  inst_circuito/inst_datapath/do_mult_i_15/O
                         net (fo=1, routed)           0.264    10.716    inst_circuito/inst_datapath/do_mult_i_15_n_0
    SLICE_X53Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.840 r  inst_circuito/inst_datapath/do_mult_i_3/O
                         net (fo=20, routed)          0.892    11.731    inst_circuito/inst_datapath/p_0_out[11]
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.530    14.871    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
                         clock pessimism              0.297    15.168    
                         clock uncertainty           -0.035    15.132    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362    14.770    inst_circuito/inst_datapath/do_mult
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/do_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/do_mult/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 4.257ns (64.857%)  route 2.307ns (35.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.647     5.168    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.177 r  inst_circuito/inst_datapath/do_mult/P[11]
                         net (fo=1, routed)           1.151    10.328    inst_circuito/inst_datapath/do_mult_n_94
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.452 r  inst_circuito/inst_datapath/do_mult_i_15/O
                         net (fo=1, routed)           0.264    10.716    inst_circuito/inst_datapath/do_mult_i_15_n_0
    SLICE_X53Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.840 r  inst_circuito/inst_datapath/do_mult_i_3/O
                         net (fo=20, routed)          0.892    11.731    inst_circuito/inst_datapath/p_0_out[11]
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.530    14.871    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
                         clock pessimism              0.297    15.168    
                         clock uncertainty           -0.035    15.132    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    14.770    inst_circuito/inst_datapath/do_mult
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/do_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/do_mult/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 4.257ns (64.857%)  route 2.307ns (35.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.647     5.168    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.177 r  inst_circuito/inst_datapath/do_mult/P[11]
                         net (fo=1, routed)           1.151    10.328    inst_circuito/inst_datapath/do_mult_n_94
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.452 r  inst_circuito/inst_datapath/do_mult_i_15/O
                         net (fo=1, routed)           0.264    10.716    inst_circuito/inst_datapath/do_mult_i_15_n_0
    SLICE_X53Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.840 r  inst_circuito/inst_datapath/do_mult_i_3/O
                         net (fo=20, routed)          0.892    11.731    inst_circuito/inst_datapath/p_0_out[11]
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.530    14.871    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK
                         clock pessimism              0.297    15.168    
                         clock uncertainty           -0.035    15.132    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    14.770    inst_circuito/inst_datapath/do_mult
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  3.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.561     1.444    inst_circuito/inst_control/CLK
    SLICE_X51Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/Q
                         net (fo=13, routed)          0.121     1.707    inst_circuito/inst_control/currstate[2]
    SLICE_X50Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.752 r  inst_circuito/inst_control/FSM_sequential_currstate[3]_i_2/O
                         net (fo=1, routed)           0.000     1.752    inst_circuito/inst_control/nextstate[3]
    SLICE_X50Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.957    inst_circuito/inst_control/CLK
    SLICE_X50Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X50Y16         FDRE (Hold_fdre_C_D)         0.120     1.577    inst_circuito/inst_control/FSM_sequential_currstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    inst_clkdiv/clk
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_clkdiv/cnt_reg[2]/Q
                         net (fo=2, routed)           0.125     1.735    inst_clkdiv/cnt_reg[2]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  inst_clkdiv/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.845    inst_clkdiv/cnt_reg[0]_i_2_n_5
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    inst_clkdiv/clk
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    inst_clkdiv/clk
    SLICE_X34Y47         FDRE                                         r  inst_clkdiv/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  inst_clkdiv/cnt_reg[18]/Q
                         net (fo=2, routed)           0.126     1.736    inst_clkdiv/cnt_reg[18]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  inst_clkdiv/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    inst_clkdiv/cnt_reg[16]_i_1_n_5
    SLICE_X34Y47         FDRE                                         r  inst_clkdiv/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    inst_clkdiv/clk
    SLICE_X34Y47         FDRE                                         r  inst_clkdiv/cnt_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    inst_clkdiv/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    inst_clkdiv/clk
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_clkdiv/cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.736    inst_clkdiv/cnt_reg[10]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  inst_clkdiv/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    inst_clkdiv/cnt_reg[8]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    inst_clkdiv/clk
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    inst_clkdiv/clk
    SLICE_X34Y46         FDRE                                         r  inst_clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_clkdiv/cnt_reg[14]/Q
                         net (fo=2, routed)           0.127     1.736    inst_clkdiv/cnt_reg[14]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  inst_clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    inst_clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  inst_clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    inst_clkdiv/clk
    SLICE_X34Y46         FDRE                                         r  inst_clkdiv/cnt_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    inst_clkdiv/clk
    SLICE_X34Y48         FDRE                                         r  inst_clkdiv/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  inst_clkdiv/cnt_reg[22]/Q
                         net (fo=2, routed)           0.127     1.737    inst_clkdiv/cnt_reg[22]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  inst_clkdiv/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    inst_clkdiv/cnt_reg[20]_i_1_n_5
    SLICE_X34Y48         FDRE                                         r  inst_clkdiv/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    inst_clkdiv/clk
    SLICE_X34Y48         FDRE                                         r  inst_clkdiv/cnt_reg[22]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    inst_clkdiv/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    inst_clkdiv/clk
    SLICE_X34Y44         FDRE                                         r  inst_clkdiv/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_clkdiv/cnt_reg[6]/Q
                         net (fo=2, routed)           0.127     1.736    inst_clkdiv/cnt_reg[6]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  inst_clkdiv/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    inst_clkdiv/cnt_reg[4]_i_1_n_5
    SLICE_X34Y44         FDRE                                         r  inst_clkdiv/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    inst_clkdiv/clk
    SLICE_X34Y44         FDRE                                         r  inst_clkdiv/cnt_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    inst_clkdiv/clk
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_clkdiv/cnt_reg[2]/Q
                         net (fo=2, routed)           0.125     1.735    inst_clkdiv/cnt_reg[2]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.881 r  inst_clkdiv/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.881    inst_clkdiv/cnt_reg[0]_i_2_n_4
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    inst_clkdiv/clk
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    inst_clkdiv/clk
    SLICE_X34Y47         FDRE                                         r  inst_clkdiv/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  inst_clkdiv/cnt_reg[18]/Q
                         net (fo=2, routed)           0.126     1.736    inst_clkdiv/cnt_reg[18]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.882 r  inst_clkdiv/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    inst_clkdiv/cnt_reg[16]_i_1_n_4
    SLICE_X34Y47         FDRE                                         r  inst_clkdiv/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    inst_clkdiv/clk
    SLICE_X34Y47         FDRE                                         r  inst_clkdiv/cnt_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    inst_clkdiv/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    inst_clkdiv/clk
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_clkdiv/cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.736    inst_clkdiv/cnt_reg[10]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.882 r  inst_clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    inst_clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    inst_clkdiv/clk
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   inst_circuito/inst_datapath/register1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   inst_circuito/inst_datapath/register1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   inst_circuito/inst_datapath/register1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   inst_circuito/inst_datapath/register1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   inst_circuito/inst_datapath/register1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   inst_circuito/inst_datapath/register1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   inst_circuito/inst_datapath/register1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y16   inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   inst_circuito/inst_datapath/register1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   inst_circuito/inst_datapath/register1_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_circuito/inst_control/s_disp_reg/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.145ns (48.372%)  route 5.492ns (51.628%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         LDCE                         0.000     0.000 r  inst_circuito/inst_control/s_disp_reg/G
    SLICE_X52Y18         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  inst_circuito/inst_control/s_disp_reg/Q
                         net (fo=30, routed)          1.474     2.099    inst_circuito/inst_datapath/st_disp
    SLICE_X56Y19         LUT3 (Prop_lut3_I2_O)        0.150     2.249 r  inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_8/O
                         net (fo=7, routed)           0.998     3.248    inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_8_n_0
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.328     3.576 f  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.576    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y18         MUXF7 (Prop_muxf7_I0_O)      0.212     3.788 f  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.847     4.635    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.299     4.934 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.172     7.106    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.637 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.637    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_control/s_disp_reg/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.112ns  (logic 4.756ns (47.034%)  route 5.356ns (52.966%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         LDCE                         0.000     0.000 r  inst_circuito/inst_control/s_disp_reg/G
    SLICE_X52Y18         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  inst_circuito/inst_control/s_disp_reg/Q
                         net (fo=30, routed)          1.474     2.099    inst_circuito/inst_datapath/st_disp
    SLICE_X56Y19         LUT3 (Prop_lut3_I2_O)        0.150     2.249 r  inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_8/O
                         net (fo=7, routed)           0.887     3.136    inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_8_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.328     3.464 f  inst_circuito/inst_datapath/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.949     4.413    inst_circuito/inst_datapath/inst_hex0/seg__32[1]
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.537 r  inst_circuito/inst_datapath/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.046     6.583    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.112 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.112    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_control/s_disp_reg/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.915ns  (logic 4.736ns (47.764%)  route 5.179ns (52.236%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         LDCE                         0.000     0.000 r  inst_circuito/inst_control/s_disp_reg/G
    SLICE_X52Y18         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  inst_circuito/inst_control/s_disp_reg/Q
                         net (fo=30, routed)          1.382     2.007    inst_circuito/inst_datapath/st_disp
    SLICE_X55Y22         LUT3 (Prop_lut3_I2_O)        0.150     2.157 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.033     3.190    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.326     3.516 f  inst_circuito/inst_datapath/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.798     4.315    inst_circuito/inst_datapath/inst_hex2/seg__32[0]
    SLICE_X57Y20         LUT5 (Prop_lut5_I2_O)        0.124     4.439 r  inst_circuito/inst_datapath/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.966     6.404    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.915 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.915    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_control/s_disp_reg/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.859ns  (logic 4.761ns (48.285%)  route 5.099ns (51.715%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         LDCE                         0.000     0.000 r  inst_circuito/inst_control/s_disp_reg/G
    SLICE_X52Y18         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  inst_circuito/inst_control/s_disp_reg/Q
                         net (fo=30, routed)          1.382     2.007    inst_circuito/inst_datapath/st_disp
    SLICE_X55Y22         LUT3 (Prop_lut3_I2_O)        0.150     2.157 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.870     3.027    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.326     3.353 f  inst_circuito/inst_datapath/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.799     4.152    inst_circuito/inst_datapath/inst_hex2/seg__32[3]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.124     4.276 r  inst_circuito/inst_datapath/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.047     6.324    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.859 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.859    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_control/s_disp_reg/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.796ns  (logic 4.760ns (48.594%)  route 5.036ns (51.406%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         LDCE                         0.000     0.000 r  inst_circuito/inst_control/s_disp_reg/G
    SLICE_X52Y18         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  inst_circuito/inst_control/s_disp_reg/Q
                         net (fo=30, routed)          1.382     2.007    inst_circuito/inst_datapath/st_disp
    SLICE_X55Y22         LUT3 (Prop_lut3_I2_O)        0.150     2.157 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.023     3.180    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.326     3.506 f  inst_circuito/inst_datapath/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.583     4.089    inst_circuito/inst_datapath/inst_hex2/seg__32[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I2_O)        0.124     4.213 r  inst_circuito/inst_datapath/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.047     6.261    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.796 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.796    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_control/s_disp_reg/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.626ns  (logic 4.745ns (49.293%)  route 4.881ns (50.707%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         LDCE                         0.000     0.000 r  inst_circuito/inst_control/s_disp_reg/G
    SLICE_X52Y18         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  inst_circuito/inst_control/s_disp_reg/Q
                         net (fo=30, routed)          1.382     2.007    inst_circuito/inst_datapath/st_disp
    SLICE_X55Y22         LUT3 (Prop_lut3_I2_O)        0.150     2.157 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.879     3.036    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I4_O)        0.326     3.362 f  inst_circuito/inst_datapath/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.568     3.930    inst_circuito/inst_datapath/inst_hex2/seg__32[4]
    SLICE_X56Y18         LUT5 (Prop_lut5_I2_O)        0.124     4.054 r  inst_circuito/inst_datapath/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.052     6.106    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.626 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.626    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_control/s_disp_reg/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.507ns  (logic 4.729ns (49.748%)  route 4.777ns (50.252%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         LDCE                         0.000     0.000 r  inst_circuito/inst_control/s_disp_reg/G
    SLICE_X52Y18         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  inst_circuito/inst_control/s_disp_reg/Q
                         net (fo=30, routed)          1.382     2.007    inst_circuito/inst_datapath/st_disp
    SLICE_X55Y22         LUT3 (Prop_lut3_I2_O)        0.150     2.157 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.449     2.606    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I1_O)        0.326     2.932 f  inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           1.002     3.934    inst_circuito/inst_datapath/inst_hex2/seg__32[5]
    SLICE_X55Y17         LUT5 (Prop_lut5_I2_O)        0.124     4.058 r  inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.944     6.002    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.507 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.507    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.341ns  (logic 4.022ns (48.222%)  route 4.319ns (51.778%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDRE                         0.000     0.000 r  sw_reg_reg[8]/C
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sw_reg_reg[8]/Q
                         net (fo=5, routed)           4.319     4.837    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.341 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.341    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7/ndisp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.168ns  (logic 4.140ns (50.681%)  route 4.028ns (49.319%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE                         0.000     0.000 r  inst_disp7/ndisp_reg[0]/C
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inst_disp7/ndisp_reg[0]/Q
                         net (fo=14, routed)          1.662     2.180    inst_disp7/Q[0]
    SLICE_X51Y16         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  inst_disp7/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.366     4.670    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498     8.168 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     8.168    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7/ndisp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 4.397ns (59.892%)  route 2.944ns (40.108%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE                         0.000     0.000 r  inst_disp7/ndisp_reg[1]/C
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inst_disp7/ndisp_reg[1]/Q
                         net (fo=15, routed)          0.687     1.205    inst_disp7/Q[1]
    SLICE_X56Y25         LUT2 (Prop_lut2_I0_O)        0.152     1.357 r  inst_disp7/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.257     3.614    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727     7.341 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.341    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_disp7/ndisp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_disp7/ndisp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE                         0.000     0.000 r  inst_disp7/ndisp_reg[0]/C
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  inst_disp7/ndisp_reg[0]/Q
                         net (fo=14, routed)          0.197     0.361    inst_disp7/Q[0]
    SLICE_X56Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.406 r  inst_disp7/ndisp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.406    inst_disp7/plusOp[0]
    SLICE_X56Y25         FDRE                                         r  inst_disp7/ndisp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7/ndisp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_disp7/ndisp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE                         0.000     0.000 r  inst_disp7/ndisp_reg[0]/C
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inst_disp7/ndisp_reg[0]/Q
                         net (fo=14, routed)          0.197     0.361    inst_disp7/Q[0]
    SLICE_X56Y25         LUT2 (Prop_lut2_I0_O)        0.045     0.406 r  inst_disp7/ndisp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    inst_disp7/plusOp[1]
    SLICE_X56Y25         FDRE                                         r  inst_disp7/ndisp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.218ns (42.107%)  route 0.300ns (57.893%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.300     0.517    sw_IBUF[6]
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.221ns (42.448%)  route 0.300ns (57.552%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.300     0.521    sw_IBUF[0]
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            sw_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.227ns (43.101%)  route 0.300ns (56.899%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.300     0.527    sw_IBUF[7]
    SLICE_X0Y6           FDRE                                         r  sw_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.234ns (43.859%)  route 0.300ns (56.141%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.300     0.534    sw_IBUF[5]
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sw_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.232ns (41.064%)  route 0.333ns (58.936%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.333     0.564    sw_IBUF[2]
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.224ns (39.234%)  route 0.347ns (60.766%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.347     0.572    sw_IBUF[15]
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            sw_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.219ns (37.062%)  route 0.372ns (62.938%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.372     0.591    sw_IBUF[4]
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sw_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.220ns (37.147%)  route 0.373ns (62.853%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.373     0.593    sw_IBUF[9]
    SLICE_X65Y40         FDRE                                         r  sw_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_circuito/inst_datapath/register1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.898ns  (logic 4.981ns (50.326%)  route 4.917ns (49.674%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.559     5.080    inst_circuito/inst_datapath/CLK
    SLICE_X55Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  inst_circuito/inst_datapath/register1_reg[5]/Q
                         net (fo=11, routed)          1.081     6.617    inst_circuito/inst_datapath/do_rtr[4]
    SLICE_X56Y18         LUT3 (Prop_lut3_I1_O)        0.150     6.767 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.817     7.584    inst_circuito/inst_datapath/sel0[1]
    SLICE_X55Y18         LUT5 (Prop_lut5_I0_O)        0.328     7.912 f  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.912    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X55Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.129 f  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.847     8.976    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.299     9.275 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.172    11.447    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.979 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.979    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_datapath/register1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.613ns  (logic 4.652ns (48.394%)  route 4.961ns (51.606%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.559     5.080    inst_circuito/inst_datapath/CLK
    SLICE_X54Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  inst_circuito/inst_datapath/register1_reg[0]/Q
                         net (fo=5, routed)           0.821     6.420    inst_circuito/inst_datapath/do_rtr[11]
    SLICE_X55Y18         LUT3 (Prop_lut3_I1_O)        0.154     6.574 r  inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_10/O
                         net (fo=7, routed)           1.145     7.718    inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_10_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I4_O)        0.327     8.045 f  inst_circuito/inst_datapath/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.949     8.994    inst_circuito/inst_datapath/inst_hex0/seg__32[1]
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.124     9.118 r  inst_circuito/inst_datapath/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.046    11.164    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.693 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.693    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_datapath/register1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.347ns  (logic 4.634ns (49.572%)  route 4.714ns (50.428%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.559     5.080    inst_circuito/inst_datapath/CLK
    SLICE_X54Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  inst_circuito/inst_datapath/register1_reg[0]/Q
                         net (fo=5, routed)           0.821     6.420    inst_circuito/inst_datapath/do_rtr[11]
    SLICE_X55Y18         LUT3 (Prop_lut3_I1_O)        0.154     6.574 r  inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_10/O
                         net (fo=7, routed)           1.146     7.719    inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_10_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.327     8.046 f  inst_circuito/inst_datapath/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.781     8.827    inst_circuito/inst_datapath/inst_hex0/seg__32[0]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.951 r  inst_circuito/inst_datapath/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.966    10.917    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.428 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.428    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_datapath/register1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.286ns  (logic 4.624ns (49.798%)  route 4.662ns (50.202%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.557     5.078    inst_circuito/inst_datapath/CLK
    SLICE_X54Y21         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  inst_circuito/inst_datapath/register1_reg[8]/Q
                         net (fo=5, routed)           0.880     6.477    inst_circuito/inst_datapath/do_rtr[7]
    SLICE_X55Y21         LUT3 (Prop_lut3_I1_O)        0.152     6.629 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.835     7.464    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I2_O)        0.326     7.790 f  inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           1.002     8.792    inst_circuito/inst_datapath/inst_hex2/seg__32[5]
    SLICE_X55Y17         LUT5 (Prop_lut5_I2_O)        0.124     8.916 r  inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.944    10.860    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.365 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.365    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_datapath/register1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.109ns  (logic 4.654ns (51.089%)  route 4.455ns (48.911%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.557     5.078    inst_circuito/inst_datapath/CLK
    SLICE_X54Y21         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  inst_circuito/inst_datapath/register1_reg[10]/Q
                         net (fo=5, routed)           0.738     6.335    inst_circuito/inst_datapath/do_rtr[9]
    SLICE_X55Y22         LUT3 (Prop_lut3_I1_O)        0.150     6.485 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.870     7.355    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.326     7.681 f  inst_circuito/inst_datapath/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.799     8.480    inst_circuito/inst_datapath/inst_hex2/seg__32[3]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  inst_circuito/inst_datapath/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.047    10.652    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.187 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.187    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_datapath/register1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.077ns  (logic 4.658ns (51.318%)  route 4.419ns (48.682%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.559     5.080    inst_circuito/inst_datapath/CLK
    SLICE_X54Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  inst_circuito/inst_datapath/register1_reg[0]/Q
                         net (fo=5, routed)           0.821     6.420    inst_circuito/inst_datapath/do_rtr[11]
    SLICE_X55Y18         LUT3 (Prop_lut3_I1_O)        0.154     6.574 f  inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_10/O
                         net (fo=7, routed)           1.006     7.579    inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_10_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.327     7.906 f  inst_circuito/inst_datapath/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.544     8.451    inst_circuito/inst_datapath/inst_hex0/seg__32[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.575 r  inst_circuito/inst_datapath/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.047    10.622    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.157 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.157    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_datapath/register1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.041ns  (logic 4.640ns (51.319%)  route 4.401ns (48.681%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.559     5.080    inst_circuito/inst_datapath/CLK
    SLICE_X54Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  inst_circuito/inst_datapath/register1_reg[2]/Q
                         net (fo=5, routed)           0.841     6.439    inst_circuito/inst_datapath/do_rtr[1]
    SLICE_X55Y17         LUT3 (Prop_lut3_I1_O)        0.152     6.591 r  inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_9/O
                         net (fo=7, routed)           0.840     7.431    inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_9_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I4_O)        0.326     7.757 f  inst_circuito/inst_datapath/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.669     8.426    inst_circuito/inst_datapath/inst_hex0/seg__32[4]
    SLICE_X56Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.550 r  inst_circuito/inst_datapath/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.052    10.602    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.122 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.122    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/s_disp_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.443ns  (logic 0.580ns (23.745%)  route 1.863ns (76.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.563     5.084    inst_circuito/inst_control/CLK
    SLICE_X51Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/Q
                         net (fo=15, routed)          1.275     6.816    inst_circuito/inst_control/currstate[1]
    SLICE_X52Y18         LUT3 (Prop_lut3_I1_O)        0.124     6.940 r  inst_circuito/inst_control/s_disp_reg_i_1/O
                         net (fo=1, routed)           0.587     7.527    inst_circuito/inst_control/s_disp_reg_i_1_n_0
    SLICE_X52Y18         LDCE                                         r  inst_circuito/inst_control/s_disp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/en_r2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.993ns  (logic 0.744ns (37.330%)  route 1.249ns (62.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.563     5.084    inst_circuito/inst_control/CLK
    SLICE_X51Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/Q
                         net (fo=12, routed)          0.916     6.419    inst_circuito/inst_control/currstate[0]
    SLICE_X50Y16         LUT4 (Prop_lut4_I2_O)        0.325     6.744 r  inst_circuito/inst_control/en_r2_reg_i_1/O
                         net (fo=1, routed)           0.333     7.077    inst_circuito/inst_control/en_r2_reg_i_1_n_0
    SLICE_X50Y17         LDCE                                         r  inst_circuito/inst_control/en_r2_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/en_r2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.189ns (44.586%)  route 0.235ns (55.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.561     1.444    inst_circuito/inst_control/CLK
    SLICE_X51Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/Q
                         net (fo=13, routed)          0.121     1.707    inst_circuito/inst_control/currstate[2]
    SLICE_X50Y16         LUT4 (Prop_lut4_I1_O)        0.048     1.755 r  inst_circuito/inst_control/en_r2_reg_i_1/O
                         net (fo=1, routed)           0.113     1.868    inst_circuito/inst_control/en_r2_reg_i_1_n_0
    SLICE_X50Y17         LDCE                                         r  inst_circuito/inst_control/en_r2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/s_disp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.209ns (26.692%)  route 0.574ns (73.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.561     1.444    inst_circuito/inst_control/CLK
    SLICE_X50Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/Q
                         net (fo=15, routed)          0.385     1.993    inst_circuito/inst_control/currstate[3]
    SLICE_X52Y18         LUT3 (Prop_lut3_I2_O)        0.045     2.038 r  inst_circuito/inst_control/s_disp_reg_i_1/O
                         net (fo=1, routed)           0.189     2.227    inst_circuito/inst_control/s_disp_reg_i_1_n_0
    SLICE_X52Y18         LDCE                                         r  inst_circuito/inst_control/s_disp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_datapath/register2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.490ns (68.763%)  route 0.677ns (31.237%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.559     1.442    inst_circuito/inst_datapath/CLK
    SLICE_X56Y20         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  inst_circuito/inst_datapath/register2_reg[5]/Q
                         net (fo=9, routed)           0.118     1.725    inst_circuito/inst_datapath/register2_reg_n_0_[5]
    SLICE_X57Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.770 f  inst_circuito/inst_datapath/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.822    inst_circuito/inst_datapath/inst_hex1/seg__32[2]
    SLICE_X57Y20         LUT5 (Prop_lut5_I0_O)        0.045     1.867 r  inst_circuito/inst_datapath/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.506     2.373    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.609 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.609    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_datapath/register1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.437ns (64.736%)  route 0.783ns (35.264%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.558     1.441    inst_circuito/inst_datapath/CLK
    SLICE_X55Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  inst_circuito/inst_datapath/register1_reg[5]/Q
                         net (fo=11, routed)          0.163     1.746    inst_circuito/inst_datapath/do_rtr[4]
    SLICE_X55Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.791 f  inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.136     1.927    inst_circuito/inst_datapath/inst_hex1/seg__32[5]
    SLICE_X55Y17         LUT5 (Prop_lut5_I0_O)        0.045     1.972 r  inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.483     2.455    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.660 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.660    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_datapath/register2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.461ns (65.038%)  route 0.785ns (34.962%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.556     1.439    inst_circuito/inst_datapath/CLK
    SLICE_X55Y21         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  inst_circuito/inst_datapath/register2_reg[9]/Q
                         net (fo=9, routed)           0.211     1.792    inst_circuito/inst_datapath/register2_reg_n_0_[9]
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.837 f  inst_circuito/inst_datapath/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.888    inst_circuito/inst_datapath/inst_hex2/seg__32[1]
    SLICE_X56Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.933 r  inst_circuito/inst_datapath/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.522     2.456    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.686 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.686    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_datapath/register2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.466ns (63.918%)  route 0.827ns (36.082%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.559     1.442    inst_circuito/inst_datapath/CLK
    SLICE_X56Y20         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  inst_circuito/inst_datapath/register2_reg[5]/Q
                         net (fo=9, routed)           0.117     1.724    inst_circuito/inst_datapath/register2_reg_n_0_[5]
    SLICE_X57Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.769 f  inst_circuito/inst_datapath/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.210     1.979    inst_circuito/inst_datapath/inst_hex1/seg__32[0]
    SLICE_X57Y20         LUT5 (Prop_lut5_I0_O)        0.045     2.024 r  inst_circuito/inst_datapath/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.500     2.524    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.735 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.735    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_datapath/register1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.467ns (62.942%)  route 0.864ns (37.058%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.558     1.441    inst_circuito/inst_datapath/CLK
    SLICE_X55Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  inst_circuito/inst_datapath/register1_reg[5]/Q
                         net (fo=11, routed)          0.220     1.802    inst_circuito/inst_datapath/do_rtr[4]
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.847 f  inst_circuito/inst_datapath/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.137     1.985    inst_circuito/inst_datapath/inst_hex1/seg__32[3]
    SLICE_X57Y19         LUT5 (Prop_lut5_I0_O)        0.045     2.030 r  inst_circuito/inst_datapath/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.506     2.536    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.773 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.773    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_datapath/register2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.452ns (61.911%)  route 0.893ns (38.089%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.556     1.439    inst_circuito/inst_datapath/CLK
    SLICE_X55Y21         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  inst_circuito/inst_datapath/register2_reg[9]/Q
                         net (fo=9, routed)           0.173     1.753    inst_circuito/inst_datapath/register2_reg_n_0_[9]
    SLICE_X56Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.798 f  inst_circuito/inst_datapath/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.193     1.992    inst_circuito/inst_datapath/inst_hex2/seg__32[4]
    SLICE_X56Y18         LUT5 (Prop_lut5_I2_O)        0.045     2.037 r  inst_circuito/inst_datapath/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.527     2.563    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.784 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.784    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_datapath/register2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.528ns (60.245%)  route 1.009ns (39.755%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.556     1.439    inst_circuito/inst_datapath/CLK
    SLICE_X55Y21         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  inst_circuito/inst_datapath/register2_reg[10]/Q
                         net (fo=3, routed)           0.234     1.814    inst_circuito/inst_datapath/register2_reg_n_0_[10]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.048     1.862 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.189     2.051    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.107     2.158 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.586     2.744    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.976 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.976    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuito/inst_datapath/register1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.213ns  (logic 0.704ns (13.505%)  route 4.509ns (86.495%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  sw_reg_reg[2]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sw_reg_reg[2]/Q
                         net (fo=5, routed)           3.093     3.549    inst_circuito/inst_datapath/Q[2]
    SLICE_X54Y18         LUT6 (Prop_lut6_I0_O)        0.124     3.673 r  inst_circuito/inst_datapath/do_mult_i_26/O
                         net (fo=1, routed)           0.593     4.266    inst_circuito/inst_datapath/do_mult_i_26_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.124     4.390 r  inst_circuito/inst_datapath/do_mult_i_12/O
                         net (fo=2, routed)           0.823     5.213    inst_circuito/inst_datapath/p_0_out[2]
    SLICE_X54Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.441     4.782    inst_circuito/inst_datapath/CLK
    SLICE_X54Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[2]/C

Slack:                    inf
  Source:                 sw_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuito/inst_datapath/register1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.209ns  (logic 0.704ns (13.516%)  route 4.505ns (86.484%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  sw_reg_reg[3]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sw_reg_reg[3]/Q
                         net (fo=5, routed)           3.412     3.868    inst_circuito/inst_datapath/Q[3]
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.992 r  inst_circuito/inst_datapath/do_mult_i_25/O
                         net (fo=1, routed)           0.411     4.403    inst_circuito/inst_datapath/do_mult_i_25_n_0
    SLICE_X55Y19         LUT5 (Prop_lut5_I0_O)        0.124     4.527 r  inst_circuito/inst_datapath/do_mult_i_11/O
                         net (fo=2, routed)           0.682     5.209    inst_circuito/inst_datapath/p_0_out[3]
    SLICE_X54Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.441     4.782    inst_circuito/inst_datapath/CLK
    SLICE_X54Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[3]/C

Slack:                    inf
  Source:                 sw_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuito/inst_datapath/do_mult/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.074ns  (logic 0.704ns (13.876%)  route 4.370ns (86.124%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  sw_reg_reg[2]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sw_reg_reg[2]/Q
                         net (fo=5, routed)           3.093     3.549    inst_circuito/inst_datapath/Q[2]
    SLICE_X54Y18         LUT6 (Prop_lut6_I0_O)        0.124     3.673 r  inst_circuito/inst_datapath/do_mult_i_26/O
                         net (fo=1, routed)           0.593     4.266    inst_circuito/inst_datapath/do_mult_i_26_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.124     4.390 r  inst_circuito/inst_datapath/do_mult_i_12/O
                         net (fo=2, routed)           0.683     5.074    inst_circuito/inst_datapath/p_0_out[2]
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.530     4.871    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK

Slack:                    inf
  Source:                 sw_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuito/inst_datapath/do_mult/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.055ns  (logic 0.704ns (13.926%)  route 4.351ns (86.074%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  sw_reg_reg[3]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sw_reg_reg[3]/Q
                         net (fo=5, routed)           3.412     3.868    inst_circuito/inst_datapath/Q[3]
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.992 r  inst_circuito/inst_datapath/do_mult_i_25/O
                         net (fo=1, routed)           0.411     4.403    inst_circuito/inst_datapath/do_mult_i_25_n_0
    SLICE_X55Y19         LUT5 (Prop_lut5_I0_O)        0.124     4.527 r  inst_circuito/inst_datapath/do_mult_i_11/O
                         net (fo=2, routed)           0.528     5.055    inst_circuito/inst_datapath/p_0_out[3]
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.530     4.871    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK

Slack:                    inf
  Source:                 sw_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuito/inst_datapath/register1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.985ns  (logic 0.704ns (14.122%)  route 4.281ns (85.878%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  sw_reg_reg[1]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sw_reg_reg[1]/Q
                         net (fo=5, routed)           3.215     3.671    inst_circuito/inst_datapath/Q[1]
    SLICE_X54Y18         LUT6 (Prop_lut6_I0_O)        0.124     3.795 r  inst_circuito/inst_datapath/do_mult_i_27/O
                         net (fo=1, routed)           0.466     4.261    inst_circuito/inst_datapath/do_mult_i_27_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.124     4.385 r  inst_circuito/inst_datapath/do_mult_i_13/O
                         net (fo=2, routed)           0.600     4.985    inst_circuito/inst_datapath/p_0_out[1]
    SLICE_X54Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.441     4.782    inst_circuito/inst_datapath/CLK
    SLICE_X54Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[1]/C

Slack:                    inf
  Source:                 sw_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuito/inst_datapath/do_mult/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.929ns  (logic 0.704ns (14.284%)  route 4.225ns (85.716%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  sw_reg_reg[1]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sw_reg_reg[1]/Q
                         net (fo=5, routed)           3.215     3.671    inst_circuito/inst_datapath/Q[1]
    SLICE_X54Y18         LUT6 (Prop_lut6_I0_O)        0.124     3.795 r  inst_circuito/inst_datapath/do_mult_i_27/O
                         net (fo=1, routed)           0.466     4.261    inst_circuito/inst_datapath/do_mult_i_27_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.124     4.385 r  inst_circuito/inst_datapath/do_mult_i_13/O
                         net (fo=2, routed)           0.544     4.929    inst_circuito/inst_datapath/p_0_out[1]
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.530     4.871    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK

Slack:                    inf
  Source:                 sw_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuito/inst_datapath/register1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.734ns  (logic 0.704ns (14.870%)  route 4.030ns (85.130%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  sw_reg_reg[6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sw_reg_reg[6]/Q
                         net (fo=5, routed)           3.242     3.698    inst_circuito/inst_datapath/Q[6]
    SLICE_X56Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.822 r  inst_circuito/inst_datapath/do_mult_i_22/O
                         net (fo=1, routed)           0.302     4.125    inst_circuito/inst_datapath/do_mult_i_22_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.124     4.249 r  inst_circuito/inst_datapath/do_mult_i_8/O
                         net (fo=2, routed)           0.486     4.734    inst_circuito/inst_datapath/p_0_out[6]
    SLICE_X55Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.441     4.782    inst_circuito/inst_datapath/CLK
    SLICE_X55Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[6]/C

Slack:                    inf
  Source:                 sw_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuito/inst_datapath/do_mult/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.654ns  (logic 0.704ns (15.126%)  route 3.950ns (84.874%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  sw_reg_reg[6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sw_reg_reg[6]/Q
                         net (fo=5, routed)           3.242     3.698    inst_circuito/inst_datapath/Q[6]
    SLICE_X56Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.822 r  inst_circuito/inst_datapath/do_mult_i_22/O
                         net (fo=1, routed)           0.302     4.125    inst_circuito/inst_datapath/do_mult_i_22_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.124     4.249 r  inst_circuito/inst_datapath/do_mult_i_8/O
                         net (fo=2, routed)           0.406     4.654    inst_circuito/inst_datapath/p_0_out[6]
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.530     4.871    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK

Slack:                    inf
  Source:                 sw_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuito/inst_datapath/do_mult/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.544ns  (logic 0.704ns (15.493%)  route 3.840ns (84.507%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  sw_reg_reg[5]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sw_reg_reg[5]/Q
                         net (fo=5, routed)           2.696     3.152    inst_circuito/inst_datapath/Q[5]
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.276 r  inst_circuito/inst_datapath/do_mult_i_23/O
                         net (fo=1, routed)           0.459     3.735    inst_circuito/inst_datapath/do_mult_i_23_n_0
    SLICE_X55Y17         LUT5 (Prop_lut5_I0_O)        0.124     3.859 r  inst_circuito/inst_datapath/do_mult_i_9/O
                         net (fo=2, routed)           0.685     4.544    inst_circuito/inst_datapath/p_0_out[5]
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.530     4.871    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK

Slack:                    inf
  Source:                 sw_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuito/inst_datapath/register1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.343ns  (logic 0.704ns (16.210%)  route 3.639ns (83.790%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  sw_reg_reg[5]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sw_reg_reg[5]/Q
                         net (fo=5, routed)           2.696     3.152    inst_circuito/inst_datapath/Q[5]
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.276 r  inst_circuito/inst_datapath/do_mult_i_23/O
                         net (fo=1, routed)           0.459     3.735    inst_circuito/inst_datapath/do_mult_i_23_n_0
    SLICE_X55Y17         LUT5 (Prop_lut5_I0_O)        0.124     3.859 r  inst_circuito/inst_datapath/do_mult_i_9/O
                         net (fo=2, routed)           0.484     4.343    inst_circuito/inst_datapath/p_0_out[5]
    SLICE_X55Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.441     4.782    inst_circuito/inst_datapath/CLK
    SLICE_X55Y19         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnRreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.867%)  route 0.238ns (56.133%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE                         0.000     0.000 r  btnRreg_reg/C
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btnRreg_reg/Q
                         net (fo=6, routed)           0.238     0.379    inst_circuito/inst_control/instr[1]
    SLICE_X51Y16         LUT6 (Prop_lut6_I3_O)        0.045     0.424 r  inst_circuito/inst_control/FSM_sequential_currstate[2]_i_1/O
                         net (fo=1, routed)           0.000     0.424    inst_circuito/inst_control/nextstate[2]
    SLICE_X51Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.957    inst_circuito/inst_control/CLK
    SLICE_X51Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C

Slack:                    inf
  Source:                 inst_circuito/inst_control/en_r2_reg/G
                            (positive level-sensitive latch)
  Destination:            inst_circuito/inst_datapath/do_mult/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.181ns (41.372%)  route 0.256ns (58.628%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         LDCE                         0.000     0.000 r  inst_circuito/inst_control/en_r2_reg/G
    SLICE_X50Y17         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  inst_circuito/inst_control/en_r2_reg/Q
                         net (fo=13, routed)          0.256     0.437    inst_circuito/inst_datapath/register2_reg[11]_0[0]
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.914     2.042    inst_circuito/inst_datapath/CLK
    DSP48_X1Y8           DSP48E1                                      r  inst_circuito/inst_datapath/do_mult/CLK

Slack:                    inf
  Source:                 inst_circuito/inst_control/en_r2_reg/G
                            (positive level-sensitive latch)
  Destination:            inst_circuito/inst_datapath/register2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.181ns (35.929%)  route 0.323ns (64.071%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         LDCE                         0.000     0.000 r  inst_circuito/inst_control/en_r2_reg/G
    SLICE_X50Y17         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  inst_circuito/inst_control/en_r2_reg/Q
                         net (fo=13, routed)          0.323     0.504    inst_circuito/inst_datapath/register2_reg[11]_0[0]
    SLICE_X55Y18         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.828     1.955    inst_circuito/inst_datapath/CLK
    SLICE_X55Y18         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[0]/C

Slack:                    inf
  Source:                 inst_circuito/inst_control/en_r2_reg/G
                            (positive level-sensitive latch)
  Destination:            inst_circuito/inst_datapath/register2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.181ns (35.929%)  route 0.323ns (64.071%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         LDCE                         0.000     0.000 r  inst_circuito/inst_control/en_r2_reg/G
    SLICE_X50Y17         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  inst_circuito/inst_control/en_r2_reg/Q
                         net (fo=13, routed)          0.323     0.504    inst_circuito/inst_datapath/register2_reg[11]_0[0]
    SLICE_X54Y18         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.828     1.955    inst_circuito/inst_datapath/CLK
    SLICE_X54Y18         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[1]/C

Slack:                    inf
  Source:                 inst_circuito/inst_control/en_r2_reg/G
                            (positive level-sensitive latch)
  Destination:            inst_circuito/inst_datapath/register2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.181ns (35.929%)  route 0.323ns (64.071%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         LDCE                         0.000     0.000 r  inst_circuito/inst_control/en_r2_reg/G
    SLICE_X50Y17         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  inst_circuito/inst_control/en_r2_reg/Q
                         net (fo=13, routed)          0.323     0.504    inst_circuito/inst_datapath/register2_reg[11]_0[0]
    SLICE_X54Y18         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.828     1.955    inst_circuito/inst_datapath/CLK
    SLICE_X54Y18         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[2]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.180%)  route 0.280ns (54.820%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  btnDreg_reg/Q
                         net (fo=6, routed)           0.171     0.312    inst_circuito/inst_control/instr[0]
    SLICE_X50Y16         LUT6 (Prop_lut6_I3_O)        0.045     0.357 f  inst_circuito/inst_control/FSM_sequential_currstate[3]_i_3/O
                         net (fo=1, routed)           0.054     0.411    inst_circuito/inst_control/FSM_sequential_currstate[3]_i_3_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.456 r  inst_circuito/inst_control/FSM_sequential_currstate[3]_i_1/O
                         net (fo=4, routed)           0.056     0.511    inst_circuito/inst_control/FSM_sequential_currstate[3]_i_1_n_0
    SLICE_X51Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.957    inst_circuito/inst_control/CLK
    SLICE_X51Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.180%)  route 0.280ns (54.820%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  btnDreg_reg/Q
                         net (fo=6, routed)           0.171     0.312    inst_circuito/inst_control/instr[0]
    SLICE_X50Y16         LUT6 (Prop_lut6_I3_O)        0.045     0.357 f  inst_circuito/inst_control/FSM_sequential_currstate[3]_i_3/O
                         net (fo=1, routed)           0.054     0.411    inst_circuito/inst_control/FSM_sequential_currstate[3]_i_3_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.456 r  inst_circuito/inst_control/FSM_sequential_currstate[3]_i_1/O
                         net (fo=4, routed)           0.056     0.511    inst_circuito/inst_control/FSM_sequential_currstate[3]_i_1_n_0
    SLICE_X51Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.957    inst_circuito/inst_control/CLK
    SLICE_X51Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.180%)  route 0.280ns (54.820%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  btnDreg_reg/Q
                         net (fo=6, routed)           0.171     0.312    inst_circuito/inst_control/instr[0]
    SLICE_X50Y16         LUT6 (Prop_lut6_I3_O)        0.045     0.357 f  inst_circuito/inst_control/FSM_sequential_currstate[3]_i_3/O
                         net (fo=1, routed)           0.054     0.411    inst_circuito/inst_control/FSM_sequential_currstate[3]_i_3_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.456 r  inst_circuito/inst_control/FSM_sequential_currstate[3]_i_1/O
                         net (fo=4, routed)           0.056     0.511    inst_circuito/inst_control/FSM_sequential_currstate[3]_i_1_n_0
    SLICE_X51Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.957    inst_circuito/inst_control/CLK
    SLICE_X51Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C

Slack:                    inf
  Source:                 inst_circuito/inst_control/en_r2_reg/G
                            (positive level-sensitive latch)
  Destination:            inst_circuito/inst_datapath/register2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.181ns (28.265%)  route 0.459ns (71.735%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         LDCE                         0.000     0.000 r  inst_circuito/inst_control/en_r2_reg/G
    SLICE_X50Y17         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  inst_circuito/inst_control/en_r2_reg/Q
                         net (fo=13, routed)          0.459     0.640    inst_circuito/inst_datapath/register2_reg[11]_0[0]
    SLICE_X56Y19         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.827     1.954    inst_circuito/inst_datapath/CLK
    SLICE_X56Y19         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[3]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.231ns (34.839%)  route 0.432ns (65.161%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  btnDreg_reg/Q
                         net (fo=6, routed)           0.171     0.312    inst_circuito/inst_control/instr[0]
    SLICE_X50Y16         LUT6 (Prop_lut6_I3_O)        0.045     0.357 f  inst_circuito/inst_control/FSM_sequential_currstate[3]_i_3/O
                         net (fo=1, routed)           0.054     0.411    inst_circuito/inst_control/FSM_sequential_currstate[3]_i_3_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.456 r  inst_circuito/inst_control/FSM_sequential_currstate[3]_i_1/O
                         net (fo=4, routed)           0.208     0.663    inst_circuito/inst_control/FSM_sequential_currstate[3]_i_1_n_0
    SLICE_X50Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.957    inst_circuito/inst_control/CLK
    SLICE_X50Y16         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/C





