Classic Timing Analyzer report for Ozy_Janus
Mon Feb 23 21:13:49 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'MCLK_12MHZ'
  9. Clock Setup: 'SPI_SCK'
 10. Clock Setup: 'FX2_CLK'
 11. Clock Hold: 'IFCLK'
 12. Clock Hold: 'CLK_12MHZ'
 13. Clock Hold: 'PCLK_12MHZ'
 14. Clock Hold: 'MCLK_12MHZ'
 15. Clock Hold: 'SPI_SCK'
 16. Clock Hold: 'FX2_CLK'
 17. tsu
 18. tco
 19. tpd
 20. th
 21. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                              ;
+------------------------------+------------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack      ; Required Time                    ; Actual Time                      ; From                                                                                            ; To                                                      ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+------------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A        ; None                             ; 10.196 ns                        ; FLAGC                                                                                           ; state_FX[2]                                             ; --         ; IFCLK      ; 0            ;
; Worst-case tco               ; N/A        ; None                             ; 26.872 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0] ; DEBUG_LED3                                              ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A        ; None                             ; 12.431 ns                        ; MCLK_12MHZ                                                                                      ; CLK_MCLK                                                ; --         ; --         ; 0            ;
; Worst-case th                ; N/A        ; None                             ; 9.657 ns                         ; ADC_OVERLOAD                                                                                    ; Tx_control_1[0]_OTERM25                                 ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; -4.017 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 34.64 MHz ( period = 28.868 ns ) ; LRCLK_96                                                                                        ; spectrum_state~7                                        ; IFCLK      ; IFCLK      ; 120          ;
; Clock Setup: 'MCLK_12MHZ'    ; -2.394 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 39.03 MHz ( period = 25.622 ns ) ; LRCLK_96                                                                                        ; spectrum_state~7                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 26           ;
; Clock Setup: 'SPI_SCK'       ; 15.595 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 190.91 MHz ( period = 5.238 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]                                         ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 17.612 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 310.46 MHz ( period = 3.221 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                           ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 27.009 ns  ; 12.50 MHz ( period = 80.000 ns ) ; 38.49 MHz ( period = 25.982 ns ) ; LRCLK_96                                                                                        ; spectrum_state~7                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 27.543 ns  ; 12.29 MHz ( period = 81.380 ns ) ; 38.03 MHz ( period = 26.294 ns ) ; LRCLK_96                                                                                        ; spectrum_state~7                                        ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; -12.041 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; temp_Merc_serialno[2]                                                                           ; Merc_serialno[2]                                        ; IFCLK      ; IFCLK      ; 2525         ;
; Clock Hold: 'CLK_12MHZ'      ; -10.754 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; temp_Merc_serialno[2]                                                                           ; Merc_serialno[2]                                        ; CLK_12MHZ  ; CLK_12MHZ  ; 1664         ;
; Clock Hold: 'PCLK_12MHZ'     ; -10.598 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; temp_Merc_serialno[2]                                                                           ; Merc_serialno[2]                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 1588         ;
; Clock Hold: 'MCLK_12MHZ'     ; -10.418 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; temp_Merc_serialno[2]                                                                           ; Merc_serialno[2]                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 1447         ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns   ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                                         ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.264 ns   ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2   ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;            ;                                  ;                                  ;                                                                                                 ;                                                         ;            ;            ; 7370         ;
+------------------------------+------------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                    ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                      ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                                      ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                                      ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                                      ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                                      ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                                      ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Clock Settings                                                      ; PCLK_12MHZ         ;                 ; PCLK_12MHZ                ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe7|dffe8a   ; dcfifo_17m1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe12|dffe13a ; dcfifo_17m1 ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a   ; dcfifo_qqj1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a   ; dcfifo_qqj1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; MCLK_12MHZ      ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                            ; To                                                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -4.017 ns                               ; 34.64 MHz ( period = 28.868 ns )                    ; LRCLK_96                                                                                        ; spectrum_state~7                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.502 ns                  ; 10.519 ns               ;
; -3.978 ns                               ; 34.73 MHz ( period = 28.790 ns )                    ; LRCLK_96                                                                                        ; bits[0]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.501 ns                  ; 10.479 ns               ;
; -3.646 ns                               ; 35.55 MHz ( period = 28.126 ns )                    ; LRCLK_96                                                                                        ; spectrum_state~8                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.502 ns                  ; 10.148 ns               ;
; -3.539 ns                               ; 35.83 MHz ( period = 27.912 ns )                    ; Penny_power[10]                                                                                 ; Tx_control_1[2]_OTERM41                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -2.634 ns                 ; 0.905 ns                ;
; -3.538 ns                               ; 35.83 MHz ( period = 27.910 ns )                    ; Penny_power[11]                                                                                 ; Tx_control_1[3]_OTERM39                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -2.634 ns                 ; 0.904 ns                ;
; -3.527 ns                               ; 35.86 MHz ( period = 27.888 ns )                    ; Penny_power[9]                                                                                  ; Tx_control_1[1]_OTERM43                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -2.634 ns                 ; 0.893 ns                ;
; -3.398 ns                               ; 36.19 MHz ( period = 27.630 ns )                    ; Penny_power[3]                                                                                  ; Tx_control_2[3]_OTERM31                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -2.634 ns                 ; 0.764 ns                ;
; -3.390 ns                               ; 36.21 MHz ( period = 27.614 ns )                    ; Penny_power[5]                                                                                  ; Tx_control_2[5]_OTERM15                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -2.634 ns                 ; 0.756 ns                ;
; -3.386 ns                               ; 36.22 MHz ( period = 27.606 ns )                    ; Penny_power[1]                                                                                  ; Tx_control_2[1]_OTERM7                                                                                                                                    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -2.634 ns                 ; 0.752 ns                ;
; -3.386 ns                               ; 36.22 MHz ( period = 27.606 ns )                    ; Penny_power[6]                                                                                  ; Tx_control_2[6]_OTERM11                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -2.634 ns                 ; 0.752 ns                ;
; -3.382 ns                               ; 36.23 MHz ( period = 27.598 ns )                    ; Penny_power[0]                                                                                  ; Tx_control_2[0]_OTERM27                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -2.634 ns                 ; 0.748 ns                ;
; -3.380 ns                               ; 36.24 MHz ( period = 27.594 ns )                    ; Penny_power[4]                                                                                  ; Tx_control_2[4]_OTERM19                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -2.634 ns                 ; 0.746 ns                ;
; -3.379 ns                               ; 36.24 MHz ( period = 27.592 ns )                    ; Penny_power[7]                                                                                  ; Tx_control_2[7]_OTERM3                                                                                                                                    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -2.634 ns                 ; 0.745 ns                ;
; -3.378 ns                               ; 36.25 MHz ( period = 27.590 ns )                    ; Penny_power[2]                                                                                  ; Tx_control_2[2]_OTERM35                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -2.634 ns                 ; 0.744 ns                ;
; -3.368 ns                               ; 36.27 MHz ( period = 27.570 ns )                    ; Penny_power[8]                                                                                  ; Tx_control_1[0]_OTERM23                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; -2.634 ns                 ; 0.734 ns                ;
; -3.258 ns                               ; 36.56 MHz ( period = 27.350 ns )                    ; LRCLK_48                                                                                        ; spectrum_state~7                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.138 ns                  ; 10.396 ns               ;
; -3.219 ns                               ; 36.67 MHz ( period = 27.272 ns )                    ; LRCLK_48                                                                                        ; bits[0]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.137 ns                  ; 10.356 ns               ;
; -3.138 ns                               ; 36.89 MHz ( period = 27.110 ns )                    ; LRCLK_96                                                                                        ; AD_state[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.459 ns                  ; 9.597 ns                ;
; -2.887 ns                               ; 37.58 MHz ( period = 26.608 ns )                    ; LRCLK_48                                                                                        ; spectrum_state~8                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.138 ns                  ; 10.025 ns               ;
; -2.463 ns                               ; 38.82 MHz ( period = 25.760 ns )                    ; LRCLK_96                                                                                        ; AD_state[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.459 ns                  ; 8.922 ns                ;
; -2.449 ns                               ; 38.86 MHz ( period = 25.732 ns )                    ; LRCLK_96                                                                                        ; bits[3]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.501 ns                  ; 8.950 ns                ;
; -2.379 ns                               ; 39.07 MHz ( period = 25.592 ns )                    ; LRCLK_48                                                                                        ; AD_state[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.095 ns                  ; 9.474 ns                ;
; -1.790 ns                               ; 40.96 MHz ( period = 24.414 ns )                    ; LRCLK_192                                                                                       ; spectrum_state~7                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.153 ns                  ; 10.943 ns               ;
; -1.751 ns                               ; 41.09 MHz ( period = 24.336 ns )                    ; LRCLK_192                                                                                       ; bits[0]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.152 ns                  ; 10.903 ns               ;
; -1.704 ns                               ; 41.25 MHz ( period = 24.242 ns )                    ; LRCLK_48                                                                                        ; AD_state[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.095 ns                  ; 8.799 ns                ;
; -1.690 ns                               ; 41.30 MHz ( period = 24.214 ns )                    ; LRCLK_48                                                                                        ; bits[3]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.137 ns                  ; 8.827 ns                ;
; -1.419 ns                               ; 42.24 MHz ( period = 23.672 ns )                    ; LRCLK_192                                                                                       ; spectrum_state~8                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.153 ns                  ; 10.572 ns               ;
; -0.999 ns                               ; 43.80 MHz ( period = 22.832 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.891 ns                  ; 6.890 ns                ;
; -0.913 ns                               ; 44.13 MHz ( period = 22.660 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.891 ns                  ; 6.804 ns                ;
; -0.911 ns                               ; 44.14 MHz ( period = 22.656 ns )                    ; LRCLK_192                                                                                       ; AD_state[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.110 ns                  ; 10.021 ns               ;
; -0.909 ns                               ; 44.15 MHz ( period = 22.652 ns )                    ; LRCLK_96                                                                                        ; spectrum_state~9                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.502 ns                  ; 7.411 ns                ;
; -0.827 ns                               ; 44.47 MHz ( period = 22.488 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.891 ns                  ; 6.718 ns                ;
; -0.757 ns                               ; 44.75 MHz ( period = 22.348 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.891 ns                  ; 6.648 ns                ;
; -0.741 ns                               ; 44.81 MHz ( period = 22.316 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.891 ns                  ; 6.632 ns                ;
; -0.655 ns                               ; 45.16 MHz ( period = 22.144 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.891 ns                  ; 6.546 ns                ;
; -0.569 ns                               ; 45.51 MHz ( period = 21.972 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.891 ns                  ; 6.460 ns                ;
; -0.415 ns                               ; 46.16 MHz ( period = 21.662 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0] ; state_PWM~10                                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.882 ns                  ; 6.297 ns                ;
; -0.379 ns                               ; 46.31 MHz ( period = 21.592 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.891 ns                  ; 6.270 ns                ;
; -0.298 ns                               ; 46.67 MHz ( period = 21.428 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3] ; state_PWM~10                                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.882 ns                  ; 6.180 ns                ;
; -0.293 ns                               ; 46.69 MHz ( period = 21.420 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.891 ns                  ; 6.184 ns                ;
; -0.242 ns                               ; 46.91 MHz ( period = 21.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0] ; state_PWM~10                                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.882 ns                  ; 6.124 ns                ;
; -0.236 ns                               ; 46.94 MHz ( period = 21.306 ns )                    ; LRCLK_192                                                                                       ; AD_state[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.110 ns                  ; 9.346 ns                ;
; -0.234 ns                               ; 46.94 MHz ( period = 21.302 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.881 ns                  ; 6.115 ns                ;
; -0.234 ns                               ; 46.94 MHz ( period = 21.302 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.881 ns                  ; 6.115 ns                ;
; -0.234 ns                               ; 46.94 MHz ( period = 21.302 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.881 ns                  ; 6.115 ns                ;
; -0.234 ns                               ; 46.94 MHz ( period = 21.302 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.881 ns                  ; 6.115 ns                ;
; -0.234 ns                               ; 46.94 MHz ( period = 21.302 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.881 ns                  ; 6.115 ns                ;
; -0.234 ns                               ; 46.94 MHz ( period = 21.302 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.881 ns                  ; 6.115 ns                ;
; -0.234 ns                               ; 46.94 MHz ( period = 21.302 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.881 ns                  ; 6.115 ns                ;
; -0.234 ns                               ; 46.94 MHz ( period = 21.302 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.881 ns                  ; 6.115 ns                ;
; -0.234 ns                               ; 46.94 MHz ( period = 21.302 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.881 ns                  ; 6.115 ns                ;
; -0.234 ns                               ; 46.94 MHz ( period = 21.302 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.881 ns                  ; 6.115 ns                ;
; -0.234 ns                               ; 46.94 MHz ( period = 21.302 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.881 ns                  ; 6.115 ns                ;
; -0.234 ns                               ; 46.94 MHz ( period = 21.302 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.881 ns                  ; 6.115 ns                ;
; -0.229 ns                               ; 46.97 MHz ( period = 21.290 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg1     ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.726 ns                  ; 3.955 ns                ;
; -0.229 ns                               ; 46.97 MHz ( period = 21.290 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg10   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.746 ns                  ; 3.975 ns                ;
; -0.229 ns                               ; 46.97 MHz ( period = 21.290 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.746 ns                  ; 3.975 ns                ;
; -0.229 ns                               ; 46.97 MHz ( period = 21.290 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg8    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.746 ns                  ; 3.975 ns                ;
; -0.229 ns                               ; 46.97 MHz ( period = 21.290 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg7    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.746 ns                  ; 3.975 ns                ;
; -0.229 ns                               ; 46.97 MHz ( period = 21.290 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg6    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.746 ns                  ; 3.975 ns                ;
; -0.229 ns                               ; 46.97 MHz ( period = 21.290 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.746 ns                  ; 3.975 ns                ;
; -0.229 ns                               ; 46.97 MHz ( period = 21.290 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.746 ns                  ; 3.975 ns                ;
; -0.229 ns                               ; 46.97 MHz ( period = 21.290 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.746 ns                  ; 3.975 ns                ;
; -0.229 ns                               ; 46.97 MHz ( period = 21.290 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.746 ns                  ; 3.975 ns                ;
; -0.229 ns                               ; 46.97 MHz ( period = 21.290 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.746 ns                  ; 3.975 ns                ;
; -0.229 ns                               ; 46.97 MHz ( period = 21.290 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.746 ns                  ; 3.975 ns                ;
; -0.229 ns                               ; 46.97 MHz ( period = 21.290 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg0     ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.726 ns                  ; 3.955 ns                ;
; -0.229 ns                               ; 46.97 MHz ( period = 21.290 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_we_reg          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.746 ns                  ; 3.975 ns                ;
; -0.222 ns                               ; 47.00 MHz ( period = 21.278 ns )                    ; LRCLK_192                                                                                       ; bits[3]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.152 ns                  ; 9.374 ns                ;
; -0.218 ns                               ; 47.02 MHz ( period = 21.268 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.730 ns                  ; 3.948 ns                ;
; -0.218 ns                               ; 47.02 MHz ( period = 21.268 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.750 ns                  ; 3.968 ns                ;
; -0.218 ns                               ; 47.02 MHz ( period = 21.268 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.750 ns                  ; 3.968 ns                ;
; -0.218 ns                               ; 47.02 MHz ( period = 21.268 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.750 ns                  ; 3.968 ns                ;
; -0.218 ns                               ; 47.02 MHz ( period = 21.268 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.750 ns                  ; 3.968 ns                ;
; -0.218 ns                               ; 47.02 MHz ( period = 21.268 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.750 ns                  ; 3.968 ns                ;
; -0.218 ns                               ; 47.02 MHz ( period = 21.268 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.750 ns                  ; 3.968 ns                ;
; -0.218 ns                               ; 47.02 MHz ( period = 21.268 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.750 ns                  ; 3.968 ns                ;
; -0.218 ns                               ; 47.02 MHz ( period = 21.268 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.750 ns                  ; 3.968 ns                ;
; -0.218 ns                               ; 47.02 MHz ( period = 21.268 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.750 ns                  ; 3.968 ns                ;
; -0.218 ns                               ; 47.02 MHz ( period = 21.268 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.750 ns                  ; 3.968 ns                ;
; -0.218 ns                               ; 47.02 MHz ( period = 21.268 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.750 ns                  ; 3.968 ns                ;
; -0.218 ns                               ; 47.02 MHz ( period = 21.268 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.730 ns                  ; 3.948 ns                ;
; -0.218 ns                               ; 47.02 MHz ( period = 21.268 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.750 ns                  ; 3.968 ns                ;
; -0.212 ns                               ; 47.04 MHz ( period = 21.258 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.875 ns                  ; 6.087 ns                ;
; -0.212 ns                               ; 47.04 MHz ( period = 21.258 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.875 ns                  ; 6.087 ns                ;
; -0.212 ns                               ; 47.04 MHz ( period = 21.258 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.875 ns                  ; 6.087 ns                ;
; -0.212 ns                               ; 47.04 MHz ( period = 21.258 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.875 ns                  ; 6.087 ns                ;
; -0.212 ns                               ; 47.04 MHz ( period = 21.258 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.875 ns                  ; 6.087 ns                ;
; -0.212 ns                               ; 47.04 MHz ( period = 21.258 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.875 ns                  ; 6.087 ns                ;
; -0.212 ns                               ; 47.04 MHz ( period = 21.258 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.875 ns                  ; 6.087 ns                ;
; -0.212 ns                               ; 47.04 MHz ( period = 21.258 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.875 ns                  ; 6.087 ns                ;
; -0.212 ns                               ; 47.04 MHz ( period = 21.258 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.875 ns                  ; 6.087 ns                ;
; -0.212 ns                               ; 47.04 MHz ( period = 21.258 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.875 ns                  ; 6.087 ns                ;
; -0.212 ns                               ; 47.04 MHz ( period = 21.258 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.875 ns                  ; 6.087 ns                ;
; -0.212 ns                               ; 47.04 MHz ( period = 21.258 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.875 ns                  ; 6.087 ns                ;
; -0.207 ns                               ; 47.06 MHz ( period = 21.248 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.891 ns                  ; 6.098 ns                ;
; -0.171 ns                               ; 47.23 MHz ( period = 21.174 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.732 ns                  ; 3.903 ns                ;
; -0.171 ns                               ; 47.23 MHz ( period = 21.174 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.752 ns                  ; 3.923 ns                ;
; -0.171 ns                               ; 47.23 MHz ( period = 21.174 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.752 ns                  ; 3.923 ns                ;
; -0.171 ns                               ; 47.23 MHz ( period = 21.174 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.752 ns                  ; 3.923 ns                ;
; -0.171 ns                               ; 47.23 MHz ( period = 21.174 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.752 ns                  ; 3.923 ns                ;
; -0.171 ns                               ; 47.23 MHz ( period = 21.174 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.752 ns                  ; 3.923 ns                ;
; -0.171 ns                               ; 47.23 MHz ( period = 21.174 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.752 ns                  ; 3.923 ns                ;
; -0.171 ns                               ; 47.23 MHz ( period = 21.174 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.752 ns                  ; 3.923 ns                ;
; -0.171 ns                               ; 47.23 MHz ( period = 21.174 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.752 ns                  ; 3.923 ns                ;
; -0.171 ns                               ; 47.23 MHz ( period = 21.174 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.752 ns                  ; 3.923 ns                ;
; -0.171 ns                               ; 47.23 MHz ( period = 21.174 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.752 ns                  ; 3.923 ns                ;
; -0.171 ns                               ; 47.23 MHz ( period = 21.174 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.752 ns                  ; 3.923 ns                ;
; -0.171 ns                               ; 47.23 MHz ( period = 21.174 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.732 ns                  ; 3.903 ns                ;
; -0.171 ns                               ; 47.23 MHz ( period = 21.174 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.752 ns                  ; 3.923 ns                ;
; -0.156 ns                               ; 47.29 MHz ( period = 21.144 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1] ; state_PWM~10                                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.882 ns                  ; 6.038 ns                ;
; -0.150 ns                               ; 47.32 MHz ( period = 21.134 ns )                    ; LRCLK_48                                                                                        ; spectrum_state~9                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.138 ns                  ; 7.288 ns                ;
; -0.121 ns                               ; 47.45 MHz ( period = 21.076 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.891 ns                  ; 6.012 ns                ;
; -0.106 ns                               ; 47.52 MHz ( period = 21.044 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1] ; state_PWM~10                                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.882 ns                  ; 5.988 ns                ;
; -0.070 ns                               ; 47.68 MHz ( period = 20.972 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2] ; state_PWM~10                                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.882 ns                  ; 5.952 ns                ;
; -0.035 ns                               ; 47.84 MHz ( period = 20.904 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.891 ns                  ; 5.926 ns                ;
; -0.034 ns                               ; 47.85 MHz ( period = 20.900 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4] ; state_PWM~10                                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.882 ns                  ; 5.916 ns                ;
; -0.013 ns                               ; 47.94 MHz ( period = 20.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5] ; state_PWM~10                                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.882 ns                  ; 5.895 ns                ;
; -0.012 ns                               ; 47.95 MHz ( period = 20.856 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2] ; state_PWM~10                                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.882 ns                  ; 5.894 ns                ;
; -0.001 ns                               ; 47.99 MHz ( period = 20.836 ns )                    ; LRCLK_96                                                                                        ; bits[2]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.501 ns                  ; 6.502 ns                ;
; 0.011 ns                                ; 48.05 MHz ( period = 20.812 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.906 ns                  ; 5.895 ns                ;
; 0.011 ns                                ; 48.05 MHz ( period = 20.812 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.906 ns                  ; 5.895 ns                ;
; 0.011 ns                                ; 48.05 MHz ( period = 20.812 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.906 ns                  ; 5.895 ns                ;
; 0.011 ns                                ; 48.05 MHz ( period = 20.812 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.906 ns                  ; 5.895 ns                ;
; 0.011 ns                                ; 48.05 MHz ( period = 20.812 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.906 ns                  ; 5.895 ns                ;
; 0.011 ns                                ; 48.05 MHz ( period = 20.812 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.906 ns                  ; 5.895 ns                ;
; 0.011 ns                                ; 48.05 MHz ( period = 20.812 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.906 ns                  ; 5.895 ns                ;
; 0.011 ns                                ; 48.05 MHz ( period = 20.812 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.906 ns                  ; 5.895 ns                ;
; 0.011 ns                                ; 48.05 MHz ( period = 20.812 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.906 ns                  ; 5.895 ns                ;
; 0.011 ns                                ; 48.05 MHz ( period = 20.812 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.906 ns                  ; 5.895 ns                ;
; 0.011 ns                                ; 48.05 MHz ( period = 20.812 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.906 ns                  ; 5.895 ns                ;
; 0.011 ns                                ; 48.05 MHz ( period = 20.812 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.906 ns                  ; 5.895 ns                ;
; 0.051 ns                                ; 48.23 MHz ( period = 20.732 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                             ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.891 ns                  ; 5.840 ns                ;
; 0.060 ns                                ; 48.28 MHz ( period = 20.712 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3] ; state_PWM~10                                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.882 ns                  ; 5.822 ns                ;
; 0.060 ns                                ; 48.28 MHz ( period = 20.712 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.703 ns                  ; 3.643 ns                ;
; 0.060 ns                                ; 48.28 MHz ( period = 20.712 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.723 ns                  ; 3.663 ns                ;
; 0.060 ns                                ; 48.28 MHz ( period = 20.712 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.723 ns                  ; 3.663 ns                ;
; 0.060 ns                                ; 48.28 MHz ( period = 20.712 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.723 ns                  ; 3.663 ns                ;
; 0.060 ns                                ; 48.28 MHz ( period = 20.712 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.723 ns                  ; 3.663 ns                ;
; 0.060 ns                                ; 48.28 MHz ( period = 20.712 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.723 ns                  ; 3.663 ns                ;
; 0.060 ns                                ; 48.28 MHz ( period = 20.712 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.723 ns                  ; 3.663 ns                ;
; 0.060 ns                                ; 48.28 MHz ( period = 20.712 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.723 ns                  ; 3.663 ns                ;
; 0.060 ns                                ; 48.28 MHz ( period = 20.712 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.723 ns                  ; 3.663 ns                ;
; 0.060 ns                                ; 48.28 MHz ( period = 20.712 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.723 ns                  ; 3.663 ns                ;
; 0.060 ns                                ; 48.28 MHz ( period = 20.712 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.723 ns                  ; 3.663 ns                ;
; 0.060 ns                                ; 48.28 MHz ( period = 20.712 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.723 ns                  ; 3.663 ns                ;
; 0.060 ns                                ; 48.28 MHz ( period = 20.712 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.703 ns                  ; 3.643 ns                ;
; 0.060 ns                                ; 48.28 MHz ( period = 20.712 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.723 ns                  ; 3.663 ns                ;
; 0.090 ns                                ; 48.42 MHz ( period = 20.652 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.722 ns                  ; 3.632 ns                ;
; 0.090 ns                                ; 48.42 MHz ( period = 20.652 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.742 ns                  ; 3.652 ns                ;
; 0.090 ns                                ; 48.42 MHz ( period = 20.652 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.742 ns                  ; 3.652 ns                ;
; 0.090 ns                                ; 48.42 MHz ( period = 20.652 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.742 ns                  ; 3.652 ns                ;
; 0.090 ns                                ; 48.42 MHz ( period = 20.652 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.742 ns                  ; 3.652 ns                ;
; 0.090 ns                                ; 48.42 MHz ( period = 20.652 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.742 ns                  ; 3.652 ns                ;
; 0.090 ns                                ; 48.42 MHz ( period = 20.652 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.742 ns                  ; 3.652 ns                ;
; 0.090 ns                                ; 48.42 MHz ( period = 20.652 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.742 ns                  ; 3.652 ns                ;
; 0.090 ns                                ; 48.42 MHz ( period = 20.652 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.742 ns                  ; 3.652 ns                ;
; 0.090 ns                                ; 48.42 MHz ( period = 20.652 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.742 ns                  ; 3.652 ns                ;
; 0.090 ns                                ; 48.42 MHz ( period = 20.652 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.742 ns                  ; 3.652 ns                ;
; 0.090 ns                                ; 48.42 MHz ( period = 20.652 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.742 ns                  ; 3.652 ns                ;
; 0.090 ns                                ; 48.42 MHz ( period = 20.652 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.722 ns                  ; 3.632 ns                ;
; 0.090 ns                                ; 48.42 MHz ( period = 20.652 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.742 ns                  ; 3.652 ns                ;
; 0.111 ns                                ; 48.52 MHz ( period = 20.612 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.856 ns                  ; 5.745 ns                ;
; 0.111 ns                                ; 48.52 MHz ( period = 20.612 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.856 ns                  ; 5.745 ns                ;
; 0.111 ns                                ; 48.52 MHz ( period = 20.612 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.856 ns                  ; 5.745 ns                ;
; 0.111 ns                                ; 48.52 MHz ( period = 20.612 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.856 ns                  ; 5.745 ns                ;
; 0.111 ns                                ; 48.52 MHz ( period = 20.612 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.856 ns                  ; 5.745 ns                ;
; 0.111 ns                                ; 48.52 MHz ( period = 20.612 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.856 ns                  ; 5.745 ns                ;
; 0.111 ns                                ; 48.52 MHz ( period = 20.612 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.856 ns                  ; 5.745 ns                ;
; 0.111 ns                                ; 48.52 MHz ( period = 20.612 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.856 ns                  ; 5.745 ns                ;
; 0.111 ns                                ; 48.52 MHz ( period = 20.612 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.856 ns                  ; 5.745 ns                ;
; 0.111 ns                                ; 48.52 MHz ( period = 20.612 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.856 ns                  ; 5.745 ns                ;
; 0.111 ns                                ; 48.52 MHz ( period = 20.612 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.856 ns                  ; 5.745 ns                ;
; 0.111 ns                                ; 48.52 MHz ( period = 20.612 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.856 ns                  ; 5.745 ns                ;
; 0.115 ns                                ; 48.54 MHz ( period = 20.602 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.731 ns                  ; 3.616 ns                ;
; 0.115 ns                                ; 48.54 MHz ( period = 20.602 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.751 ns                  ; 3.636 ns                ;
; 0.115 ns                                ; 48.54 MHz ( period = 20.602 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.751 ns                  ; 3.636 ns                ;
; 0.115 ns                                ; 48.54 MHz ( period = 20.602 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.751 ns                  ; 3.636 ns                ;
; 0.115 ns                                ; 48.54 MHz ( period = 20.602 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.751 ns                  ; 3.636 ns                ;
; 0.115 ns                                ; 48.54 MHz ( period = 20.602 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.751 ns                  ; 3.636 ns                ;
; 0.115 ns                                ; 48.54 MHz ( period = 20.602 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.751 ns                  ; 3.636 ns                ;
; 0.115 ns                                ; 48.54 MHz ( period = 20.602 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.751 ns                  ; 3.636 ns                ;
; 0.115 ns                                ; 48.54 MHz ( period = 20.602 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.751 ns                  ; 3.636 ns                ;
; 0.115 ns                                ; 48.54 MHz ( period = 20.602 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.751 ns                  ; 3.636 ns                ;
; 0.115 ns                                ; 48.54 MHz ( period = 20.602 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.751 ns                  ; 3.636 ns                ;
; 0.115 ns                                ; 48.54 MHz ( period = 20.602 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.751 ns                  ; 3.636 ns                ;
; 0.115 ns                                ; 48.54 MHz ( period = 20.602 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.731 ns                  ; 3.616 ns                ;
; 0.115 ns                                ; 48.54 MHz ( period = 20.602 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 3.751 ns                  ; 3.636 ns                ;
; 0.133 ns                                ; 48.62 MHz ( period = 20.568 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.884 ns                  ; 5.751 ns                ;
; 0.133 ns                                ; 48.62 MHz ( period = 20.568 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.884 ns                  ; 5.751 ns                ;
; 0.133 ns                                ; 48.62 MHz ( period = 20.568 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.884 ns                  ; 5.751 ns                ;
; 0.133 ns                                ; 48.62 MHz ( period = 20.568 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.884 ns                  ; 5.751 ns                ;
; 0.133 ns                                ; 48.62 MHz ( period = 20.568 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.884 ns                  ; 5.751 ns                ;
; 0.133 ns                                ; 48.62 MHz ( period = 20.568 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.884 ns                  ; 5.751 ns                ;
; 0.133 ns                                ; 48.62 MHz ( period = 20.568 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.884 ns                  ; 5.751 ns                ;
; 0.133 ns                                ; 48.62 MHz ( period = 20.568 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.884 ns                  ; 5.751 ns                ;
; 0.133 ns                                ; 48.62 MHz ( period = 20.568 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.884 ns                  ; 5.751 ns                ;
; 0.133 ns                                ; 48.62 MHz ( period = 20.568 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.884 ns                  ; 5.751 ns                ;
; 0.133 ns                                ; 48.62 MHz ( period = 20.568 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.884 ns                  ; 5.751 ns                ;
; 0.133 ns                                ; 48.62 MHz ( period = 20.568 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 5.884 ns                  ; 5.751 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                 ;                                                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                            ; To                                                                                                                                                        ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 27.543 ns                               ; 38.03 MHz ( period = 26.294 ns )                    ; LRCLK_96                                                                                        ; spectrum_state~7                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.062 ns                 ; 10.519 ns               ;
; 27.582 ns                               ; 38.14 MHz ( period = 26.216 ns )                    ; LRCLK_96                                                                                        ; bits[0]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.061 ns                 ; 10.479 ns               ;
; 27.914 ns                               ; 39.14 MHz ( period = 25.552 ns )                    ; LRCLK_96                                                                                        ; spectrum_state~8                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.062 ns                 ; 10.148 ns               ;
; 28.021 ns                               ; 39.47 MHz ( period = 25.338 ns )                    ; Penny_power[10]                                                                                 ; Tx_control_1[2]_OTERM41                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 28.926 ns                 ; 0.905 ns                ;
; 28.022 ns                               ; 39.47 MHz ( period = 25.336 ns )                    ; Penny_power[11]                                                                                 ; Tx_control_1[3]_OTERM39                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 28.926 ns                 ; 0.904 ns                ;
; 28.033 ns                               ; 39.50 MHz ( period = 25.314 ns )                    ; Penny_power[9]                                                                                  ; Tx_control_1[1]_OTERM43                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 28.926 ns                 ; 0.893 ns                ;
; 28.162 ns                               ; 39.91 MHz ( period = 25.056 ns )                    ; Penny_power[3]                                                                                  ; Tx_control_2[3]_OTERM31                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 28.926 ns                 ; 0.764 ns                ;
; 28.170 ns                               ; 39.94 MHz ( period = 25.040 ns )                    ; Penny_power[5]                                                                                  ; Tx_control_2[5]_OTERM15                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 28.926 ns                 ; 0.756 ns                ;
; 28.174 ns                               ; 39.95 MHz ( period = 25.032 ns )                    ; Penny_power[1]                                                                                  ; Tx_control_2[1]_OTERM7                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 28.926 ns                 ; 0.752 ns                ;
; 28.174 ns                               ; 39.95 MHz ( period = 25.032 ns )                    ; Penny_power[6]                                                                                  ; Tx_control_2[6]_OTERM11                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 28.926 ns                 ; 0.752 ns                ;
; 28.178 ns                               ; 39.96 MHz ( period = 25.024 ns )                    ; Penny_power[0]                                                                                  ; Tx_control_2[0]_OTERM27                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 28.926 ns                 ; 0.748 ns                ;
; 28.180 ns                               ; 39.97 MHz ( period = 25.020 ns )                    ; Penny_power[4]                                                                                  ; Tx_control_2[4]_OTERM19                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 28.926 ns                 ; 0.746 ns                ;
; 28.181 ns                               ; 39.97 MHz ( period = 25.018 ns )                    ; Penny_power[7]                                                                                  ; Tx_control_2[7]_OTERM3                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 28.926 ns                 ; 0.745 ns                ;
; 28.182 ns                               ; 39.97 MHz ( period = 25.016 ns )                    ; Penny_power[2]                                                                                  ; Tx_control_2[2]_OTERM35                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 28.926 ns                 ; 0.744 ns                ;
; 28.192 ns                               ; 40.01 MHz ( period = 24.996 ns )                    ; Penny_power[8]                                                                                  ; Tx_control_1[0]_OTERM23                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 28.926 ns                 ; 0.734 ns                ;
; 28.302 ns                               ; 40.36 MHz ( period = 24.776 ns )                    ; LRCLK_48                                                                                        ; spectrum_state~7                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.698 ns                 ; 10.396 ns               ;
; 28.341 ns                               ; 40.49 MHz ( period = 24.698 ns )                    ; LRCLK_48                                                                                        ; bits[0]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.697 ns                 ; 10.356 ns               ;
; 28.422 ns                               ; 40.76 MHz ( period = 24.536 ns )                    ; LRCLK_96                                                                                        ; AD_state[0]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.019 ns                 ; 9.597 ns                ;
; 28.673 ns                               ; 41.61 MHz ( period = 24.034 ns )                    ; LRCLK_48                                                                                        ; spectrum_state~8                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.698 ns                 ; 10.025 ns               ;
; 29.097 ns                               ; 43.13 MHz ( period = 23.186 ns )                    ; LRCLK_96                                                                                        ; AD_state[1]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.019 ns                 ; 8.922 ns                ;
; 29.111 ns                               ; 43.18 MHz ( period = 23.158 ns )                    ; LRCLK_96                                                                                        ; bits[3]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.061 ns                 ; 8.950 ns                ;
; 29.181 ns                               ; 43.44 MHz ( period = 23.018 ns )                    ; LRCLK_48                                                                                        ; AD_state[0]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.655 ns                 ; 9.474 ns                ;
; 29.770 ns                               ; 45.79 MHz ( period = 21.840 ns )                    ; LRCLK_192                                                                                       ; spectrum_state~7                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.713 ns                 ; 10.943 ns               ;
; 29.809 ns                               ; 45.95 MHz ( period = 21.762 ns )                    ; LRCLK_192                                                                                       ; bits[0]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.712 ns                 ; 10.903 ns               ;
; 29.856 ns                               ; 46.15 MHz ( period = 21.668 ns )                    ; LRCLK_48                                                                                        ; AD_state[1]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.655 ns                 ; 8.799 ns                ;
; 29.870 ns                               ; 46.21 MHz ( period = 21.640 ns )                    ; LRCLK_48                                                                                        ; bits[3]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.697 ns                 ; 8.827 ns                ;
; 30.141 ns                               ; 47.40 MHz ( period = 21.098 ns )                    ; LRCLK_192                                                                                       ; spectrum_state~8                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.713 ns                 ; 10.572 ns               ;
; 30.561 ns                               ; 49.36 MHz ( period = 20.258 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.451 ns                 ; 6.890 ns                ;
; 30.647 ns                               ; 49.79 MHz ( period = 20.086 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.451 ns                 ; 6.804 ns                ;
; 30.649 ns                               ; 49.80 MHz ( period = 20.082 ns )                    ; LRCLK_192                                                                                       ; AD_state[0]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.670 ns                 ; 10.021 ns               ;
; 30.651 ns                               ; 49.81 MHz ( period = 20.078 ns )                    ; LRCLK_96                                                                                        ; spectrum_state~9                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.062 ns                 ; 7.411 ns                ;
; 30.733 ns                               ; 50.22 MHz ( period = 19.914 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.451 ns                 ; 6.718 ns                ;
; 30.803 ns                               ; 50.57 MHz ( period = 19.774 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.451 ns                 ; 6.648 ns                ;
; 30.819 ns                               ; 50.65 MHz ( period = 19.742 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.451 ns                 ; 6.632 ns                ;
; 30.905 ns                               ; 51.10 MHz ( period = 19.570 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.451 ns                 ; 6.546 ns                ;
; 30.991 ns                               ; 51.55 MHz ( period = 19.398 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.451 ns                 ; 6.460 ns                ;
; 31.146 ns                               ; 52.39 MHz ( period = 19.088 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0] ; state_PWM~10                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.443 ns                 ; 6.297 ns                ;
; 31.181 ns                               ; 52.58 MHz ( period = 19.018 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.451 ns                 ; 6.270 ns                ;
; 31.263 ns                               ; 53.04 MHz ( period = 18.854 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3] ; state_PWM~10                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.443 ns                 ; 6.180 ns                ;
; 31.267 ns                               ; 53.06 MHz ( period = 18.846 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.451 ns                 ; 6.184 ns                ;
; 31.319 ns                               ; 53.36 MHz ( period = 18.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0] ; state_PWM~10                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.443 ns                 ; 6.124 ns                ;
; 31.324 ns                               ; 53.38 MHz ( period = 18.732 ns )                    ; LRCLK_192                                                                                       ; AD_state[1]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.670 ns                 ; 9.346 ns                ;
; 31.326 ns                               ; 53.40 MHz ( period = 18.728 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.441 ns                 ; 6.115 ns                ;
; 31.326 ns                               ; 53.40 MHz ( period = 18.728 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.441 ns                 ; 6.115 ns                ;
; 31.326 ns                               ; 53.40 MHz ( period = 18.728 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.441 ns                 ; 6.115 ns                ;
; 31.326 ns                               ; 53.40 MHz ( period = 18.728 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.441 ns                 ; 6.115 ns                ;
; 31.326 ns                               ; 53.40 MHz ( period = 18.728 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.441 ns                 ; 6.115 ns                ;
; 31.326 ns                               ; 53.40 MHz ( period = 18.728 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.441 ns                 ; 6.115 ns                ;
; 31.326 ns                               ; 53.40 MHz ( period = 18.728 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.441 ns                 ; 6.115 ns                ;
; 31.326 ns                               ; 53.40 MHz ( period = 18.728 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.441 ns                 ; 6.115 ns                ;
; 31.326 ns                               ; 53.40 MHz ( period = 18.728 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.441 ns                 ; 6.115 ns                ;
; 31.326 ns                               ; 53.40 MHz ( period = 18.728 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.441 ns                 ; 6.115 ns                ;
; 31.326 ns                               ; 53.40 MHz ( period = 18.728 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.441 ns                 ; 6.115 ns                ;
; 31.326 ns                               ; 53.40 MHz ( period = 18.728 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.441 ns                 ; 6.115 ns                ;
; 31.332 ns                               ; 53.43 MHz ( period = 18.716 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg1     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.287 ns                 ; 3.955 ns                ;
; 31.332 ns                               ; 53.43 MHz ( period = 18.716 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg10   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.307 ns                 ; 3.975 ns                ;
; 31.332 ns                               ; 53.43 MHz ( period = 18.716 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.307 ns                 ; 3.975 ns                ;
; 31.332 ns                               ; 53.43 MHz ( period = 18.716 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg8    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.307 ns                 ; 3.975 ns                ;
; 31.332 ns                               ; 53.43 MHz ( period = 18.716 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg7    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.307 ns                 ; 3.975 ns                ;
; 31.332 ns                               ; 53.43 MHz ( period = 18.716 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg6    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.307 ns                 ; 3.975 ns                ;
; 31.332 ns                               ; 53.43 MHz ( period = 18.716 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.307 ns                 ; 3.975 ns                ;
; 31.332 ns                               ; 53.43 MHz ( period = 18.716 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.307 ns                 ; 3.975 ns                ;
; 31.332 ns                               ; 53.43 MHz ( period = 18.716 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.307 ns                 ; 3.975 ns                ;
; 31.332 ns                               ; 53.43 MHz ( period = 18.716 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.307 ns                 ; 3.975 ns                ;
; 31.332 ns                               ; 53.43 MHz ( period = 18.716 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.307 ns                 ; 3.975 ns                ;
; 31.332 ns                               ; 53.43 MHz ( period = 18.716 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.307 ns                 ; 3.975 ns                ;
; 31.332 ns                               ; 53.43 MHz ( period = 18.716 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg0     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.287 ns                 ; 3.955 ns                ;
; 31.332 ns                               ; 53.43 MHz ( period = 18.716 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_we_reg          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.307 ns                 ; 3.975 ns                ;
; 31.338 ns                               ; 53.46 MHz ( period = 18.704 ns )                    ; LRCLK_192                                                                                       ; bits[3]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.712 ns                 ; 9.374 ns                ;
; 31.343 ns                               ; 53.49 MHz ( period = 18.694 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.291 ns                 ; 3.948 ns                ;
; 31.343 ns                               ; 53.49 MHz ( period = 18.694 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.311 ns                 ; 3.968 ns                ;
; 31.343 ns                               ; 53.49 MHz ( period = 18.694 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.311 ns                 ; 3.968 ns                ;
; 31.343 ns                               ; 53.49 MHz ( period = 18.694 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.311 ns                 ; 3.968 ns                ;
; 31.343 ns                               ; 53.49 MHz ( period = 18.694 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.311 ns                 ; 3.968 ns                ;
; 31.343 ns                               ; 53.49 MHz ( period = 18.694 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.311 ns                 ; 3.968 ns                ;
; 31.343 ns                               ; 53.49 MHz ( period = 18.694 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.311 ns                 ; 3.968 ns                ;
; 31.343 ns                               ; 53.49 MHz ( period = 18.694 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.311 ns                 ; 3.968 ns                ;
; 31.343 ns                               ; 53.49 MHz ( period = 18.694 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.311 ns                 ; 3.968 ns                ;
; 31.343 ns                               ; 53.49 MHz ( period = 18.694 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.311 ns                 ; 3.968 ns                ;
; 31.343 ns                               ; 53.49 MHz ( period = 18.694 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.311 ns                 ; 3.968 ns                ;
; 31.343 ns                               ; 53.49 MHz ( period = 18.694 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.311 ns                 ; 3.968 ns                ;
; 31.343 ns                               ; 53.49 MHz ( period = 18.694 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.291 ns                 ; 3.948 ns                ;
; 31.343 ns                               ; 53.49 MHz ( period = 18.694 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.311 ns                 ; 3.968 ns                ;
; 31.348 ns                               ; 53.52 MHz ( period = 18.684 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.435 ns                 ; 6.087 ns                ;
; 31.348 ns                               ; 53.52 MHz ( period = 18.684 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.435 ns                 ; 6.087 ns                ;
; 31.348 ns                               ; 53.52 MHz ( period = 18.684 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.435 ns                 ; 6.087 ns                ;
; 31.348 ns                               ; 53.52 MHz ( period = 18.684 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.435 ns                 ; 6.087 ns                ;
; 31.348 ns                               ; 53.52 MHz ( period = 18.684 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.435 ns                 ; 6.087 ns                ;
; 31.348 ns                               ; 53.52 MHz ( period = 18.684 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.435 ns                 ; 6.087 ns                ;
; 31.348 ns                               ; 53.52 MHz ( period = 18.684 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.435 ns                 ; 6.087 ns                ;
; 31.348 ns                               ; 53.52 MHz ( period = 18.684 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.435 ns                 ; 6.087 ns                ;
; 31.348 ns                               ; 53.52 MHz ( period = 18.684 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.435 ns                 ; 6.087 ns                ;
; 31.348 ns                               ; 53.52 MHz ( period = 18.684 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.435 ns                 ; 6.087 ns                ;
; 31.348 ns                               ; 53.52 MHz ( period = 18.684 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.435 ns                 ; 6.087 ns                ;
; 31.348 ns                               ; 53.52 MHz ( period = 18.684 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.435 ns                 ; 6.087 ns                ;
; 31.353 ns                               ; 53.55 MHz ( period = 18.674 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.451 ns                 ; 6.098 ns                ;
; 31.390 ns                               ; 53.76 MHz ( period = 18.600 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.293 ns                 ; 3.903 ns                ;
; 31.390 ns                               ; 53.76 MHz ( period = 18.600 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.313 ns                 ; 3.923 ns                ;
; 31.390 ns                               ; 53.76 MHz ( period = 18.600 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.313 ns                 ; 3.923 ns                ;
; 31.390 ns                               ; 53.76 MHz ( period = 18.600 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.313 ns                 ; 3.923 ns                ;
; 31.390 ns                               ; 53.76 MHz ( period = 18.600 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.313 ns                 ; 3.923 ns                ;
; 31.390 ns                               ; 53.76 MHz ( period = 18.600 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.313 ns                 ; 3.923 ns                ;
; 31.390 ns                               ; 53.76 MHz ( period = 18.600 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.313 ns                 ; 3.923 ns                ;
; 31.390 ns                               ; 53.76 MHz ( period = 18.600 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.313 ns                 ; 3.923 ns                ;
; 31.390 ns                               ; 53.76 MHz ( period = 18.600 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.313 ns                 ; 3.923 ns                ;
; 31.390 ns                               ; 53.76 MHz ( period = 18.600 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.313 ns                 ; 3.923 ns                ;
; 31.390 ns                               ; 53.76 MHz ( period = 18.600 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.313 ns                 ; 3.923 ns                ;
; 31.390 ns                               ; 53.76 MHz ( period = 18.600 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.313 ns                 ; 3.923 ns                ;
; 31.390 ns                               ; 53.76 MHz ( period = 18.600 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.293 ns                 ; 3.903 ns                ;
; 31.390 ns                               ; 53.76 MHz ( period = 18.600 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.313 ns                 ; 3.923 ns                ;
; 31.405 ns                               ; 53.85 MHz ( period = 18.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1] ; state_PWM~10                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.443 ns                 ; 6.038 ns                ;
; 31.410 ns                               ; 53.88 MHz ( period = 18.560 ns )                    ; LRCLK_48                                                                                        ; spectrum_state~9                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.698 ns                 ; 7.288 ns                ;
; 31.439 ns                               ; 54.05 MHz ( period = 18.502 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.451 ns                 ; 6.012 ns                ;
; 31.455 ns                               ; 54.14 MHz ( period = 18.470 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1] ; state_PWM~10                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.443 ns                 ; 5.988 ns                ;
; 31.491 ns                               ; 54.35 MHz ( period = 18.398 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2] ; state_PWM~10                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.443 ns                 ; 5.952 ns                ;
; 31.525 ns                               ; 54.56 MHz ( period = 18.330 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.451 ns                 ; 5.926 ns                ;
; 31.527 ns                               ; 54.57 MHz ( period = 18.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4] ; state_PWM~10                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.443 ns                 ; 5.916 ns                ;
; 31.548 ns                               ; 54.69 MHz ( period = 18.284 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5] ; state_PWM~10                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.443 ns                 ; 5.895 ns                ;
; 31.549 ns                               ; 54.70 MHz ( period = 18.282 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2] ; state_PWM~10                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.443 ns                 ; 5.894 ns                ;
; 31.559 ns                               ; 54.76 MHz ( period = 18.262 ns )                    ; LRCLK_96                                                                                        ; bits[2]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.061 ns                 ; 6.502 ns                ;
; 31.571 ns                               ; 54.83 MHz ( period = 18.238 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 5.895 ns                ;
; 31.571 ns                               ; 54.83 MHz ( period = 18.238 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 5.895 ns                ;
; 31.571 ns                               ; 54.83 MHz ( period = 18.238 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 5.895 ns                ;
; 31.571 ns                               ; 54.83 MHz ( period = 18.238 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 5.895 ns                ;
; 31.571 ns                               ; 54.83 MHz ( period = 18.238 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 5.895 ns                ;
; 31.571 ns                               ; 54.83 MHz ( period = 18.238 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 5.895 ns                ;
; 31.571 ns                               ; 54.83 MHz ( period = 18.238 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 5.895 ns                ;
; 31.571 ns                               ; 54.83 MHz ( period = 18.238 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 5.895 ns                ;
; 31.571 ns                               ; 54.83 MHz ( period = 18.238 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 5.895 ns                ;
; 31.571 ns                               ; 54.83 MHz ( period = 18.238 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 5.895 ns                ;
; 31.571 ns                               ; 54.83 MHz ( period = 18.238 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 5.895 ns                ;
; 31.571 ns                               ; 54.83 MHz ( period = 18.238 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 5.895 ns                ;
; 31.611 ns                               ; 55.07 MHz ( period = 18.158 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.451 ns                 ; 5.840 ns                ;
; 31.621 ns                               ; 55.13 MHz ( period = 18.138 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3] ; state_PWM~10                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.443 ns                 ; 5.822 ns                ;
; 31.621 ns                               ; 55.13 MHz ( period = 18.138 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.264 ns                 ; 3.643 ns                ;
; 31.621 ns                               ; 55.13 MHz ( period = 18.138 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.284 ns                 ; 3.663 ns                ;
; 31.621 ns                               ; 55.13 MHz ( period = 18.138 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.284 ns                 ; 3.663 ns                ;
; 31.621 ns                               ; 55.13 MHz ( period = 18.138 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.284 ns                 ; 3.663 ns                ;
; 31.621 ns                               ; 55.13 MHz ( period = 18.138 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.284 ns                 ; 3.663 ns                ;
; 31.621 ns                               ; 55.13 MHz ( period = 18.138 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.284 ns                 ; 3.663 ns                ;
; 31.621 ns                               ; 55.13 MHz ( period = 18.138 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.284 ns                 ; 3.663 ns                ;
; 31.621 ns                               ; 55.13 MHz ( period = 18.138 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.284 ns                 ; 3.663 ns                ;
; 31.621 ns                               ; 55.13 MHz ( period = 18.138 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.284 ns                 ; 3.663 ns                ;
; 31.621 ns                               ; 55.13 MHz ( period = 18.138 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.284 ns                 ; 3.663 ns                ;
; 31.621 ns                               ; 55.13 MHz ( period = 18.138 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.284 ns                 ; 3.663 ns                ;
; 31.621 ns                               ; 55.13 MHz ( period = 18.138 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.284 ns                 ; 3.663 ns                ;
; 31.621 ns                               ; 55.13 MHz ( period = 18.138 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.264 ns                 ; 3.643 ns                ;
; 31.621 ns                               ; 55.13 MHz ( period = 18.138 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.284 ns                 ; 3.663 ns                ;
; 31.651 ns                               ; 55.32 MHz ( period = 18.078 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.283 ns                 ; 3.632 ns                ;
; 31.651 ns                               ; 55.32 MHz ( period = 18.078 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.303 ns                 ; 3.652 ns                ;
; 31.651 ns                               ; 55.32 MHz ( period = 18.078 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.303 ns                 ; 3.652 ns                ;
; 31.651 ns                               ; 55.32 MHz ( period = 18.078 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.303 ns                 ; 3.652 ns                ;
; 31.651 ns                               ; 55.32 MHz ( period = 18.078 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.303 ns                 ; 3.652 ns                ;
; 31.651 ns                               ; 55.32 MHz ( period = 18.078 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.303 ns                 ; 3.652 ns                ;
; 31.651 ns                               ; 55.32 MHz ( period = 18.078 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.303 ns                 ; 3.652 ns                ;
; 31.651 ns                               ; 55.32 MHz ( period = 18.078 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.303 ns                 ; 3.652 ns                ;
; 31.651 ns                               ; 55.32 MHz ( period = 18.078 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.303 ns                 ; 3.652 ns                ;
; 31.651 ns                               ; 55.32 MHz ( period = 18.078 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.303 ns                 ; 3.652 ns                ;
; 31.651 ns                               ; 55.32 MHz ( period = 18.078 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.303 ns                 ; 3.652 ns                ;
; 31.651 ns                               ; 55.32 MHz ( period = 18.078 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.303 ns                 ; 3.652 ns                ;
; 31.651 ns                               ; 55.32 MHz ( period = 18.078 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.283 ns                 ; 3.632 ns                ;
; 31.651 ns                               ; 55.32 MHz ( period = 18.078 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.303 ns                 ; 3.652 ns                ;
; 31.671 ns                               ; 55.44 MHz ( period = 18.038 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.416 ns                 ; 5.745 ns                ;
; 31.671 ns                               ; 55.44 MHz ( period = 18.038 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.416 ns                 ; 5.745 ns                ;
; 31.671 ns                               ; 55.44 MHz ( period = 18.038 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.416 ns                 ; 5.745 ns                ;
; 31.671 ns                               ; 55.44 MHz ( period = 18.038 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.416 ns                 ; 5.745 ns                ;
; 31.671 ns                               ; 55.44 MHz ( period = 18.038 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.416 ns                 ; 5.745 ns                ;
; 31.671 ns                               ; 55.44 MHz ( period = 18.038 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.416 ns                 ; 5.745 ns                ;
; 31.671 ns                               ; 55.44 MHz ( period = 18.038 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.416 ns                 ; 5.745 ns                ;
; 31.671 ns                               ; 55.44 MHz ( period = 18.038 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.416 ns                 ; 5.745 ns                ;
; 31.671 ns                               ; 55.44 MHz ( period = 18.038 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.416 ns                 ; 5.745 ns                ;
; 31.671 ns                               ; 55.44 MHz ( period = 18.038 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.416 ns                 ; 5.745 ns                ;
; 31.671 ns                               ; 55.44 MHz ( period = 18.038 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.416 ns                 ; 5.745 ns                ;
; 31.671 ns                               ; 55.44 MHz ( period = 18.038 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.416 ns                 ; 5.745 ns                ;
; 31.676 ns                               ; 55.47 MHz ( period = 18.028 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.292 ns                 ; 3.616 ns                ;
; 31.676 ns                               ; 55.47 MHz ( period = 18.028 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.312 ns                 ; 3.636 ns                ;
; 31.676 ns                               ; 55.47 MHz ( period = 18.028 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.312 ns                 ; 3.636 ns                ;
; 31.676 ns                               ; 55.47 MHz ( period = 18.028 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.312 ns                 ; 3.636 ns                ;
; 31.676 ns                               ; 55.47 MHz ( period = 18.028 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.312 ns                 ; 3.636 ns                ;
; 31.676 ns                               ; 55.47 MHz ( period = 18.028 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.312 ns                 ; 3.636 ns                ;
; 31.676 ns                               ; 55.47 MHz ( period = 18.028 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.312 ns                 ; 3.636 ns                ;
; 31.676 ns                               ; 55.47 MHz ( period = 18.028 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.312 ns                 ; 3.636 ns                ;
; 31.676 ns                               ; 55.47 MHz ( period = 18.028 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.312 ns                 ; 3.636 ns                ;
; 31.676 ns                               ; 55.47 MHz ( period = 18.028 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.312 ns                 ; 3.636 ns                ;
; 31.676 ns                               ; 55.47 MHz ( period = 18.028 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.312 ns                 ; 3.636 ns                ;
; 31.676 ns                               ; 55.47 MHz ( period = 18.028 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.312 ns                 ; 3.636 ns                ;
; 31.676 ns                               ; 55.47 MHz ( period = 18.028 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.292 ns                 ; 3.616 ns                ;
; 31.676 ns                               ; 55.47 MHz ( period = 18.028 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.312 ns                 ; 3.636 ns                ;
; 31.693 ns                               ; 55.57 MHz ( period = 17.994 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.444 ns                 ; 5.751 ns                ;
; 31.693 ns                               ; 55.57 MHz ( period = 17.994 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.444 ns                 ; 5.751 ns                ;
; 31.693 ns                               ; 55.57 MHz ( period = 17.994 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.444 ns                 ; 5.751 ns                ;
; 31.693 ns                               ; 55.57 MHz ( period = 17.994 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.444 ns                 ; 5.751 ns                ;
; 31.693 ns                               ; 55.57 MHz ( period = 17.994 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.444 ns                 ; 5.751 ns                ;
; 31.693 ns                               ; 55.57 MHz ( period = 17.994 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.444 ns                 ; 5.751 ns                ;
; 31.693 ns                               ; 55.57 MHz ( period = 17.994 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.444 ns                 ; 5.751 ns                ;
; 31.693 ns                               ; 55.57 MHz ( period = 17.994 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.444 ns                 ; 5.751 ns                ;
; 31.693 ns                               ; 55.57 MHz ( period = 17.994 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.444 ns                 ; 5.751 ns                ;
; 31.693 ns                               ; 55.57 MHz ( period = 17.994 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.444 ns                 ; 5.751 ns                ;
; 31.693 ns                               ; 55.57 MHz ( period = 17.994 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.444 ns                 ; 5.751 ns                ;
; 31.693 ns                               ; 55.57 MHz ( period = 17.994 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.444 ns                 ; 5.751 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                 ;                                                                                                                                                           ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                            ; To                                                                                                                                                        ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 27.009 ns                               ; 38.49 MHz ( period = 25.982 ns )                    ; LRCLK_96                                                                                        ; spectrum_state~7                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.528 ns                 ; 10.519 ns               ;
; 27.048 ns                               ; 38.60 MHz ( period = 25.904 ns )                    ; LRCLK_96                                                                                        ; bits[0]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.527 ns                 ; 10.479 ns               ;
; 27.380 ns                               ; 39.62 MHz ( period = 25.240 ns )                    ; LRCLK_96                                                                                        ; spectrum_state~8                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.528 ns                 ; 10.148 ns               ;
; 27.487 ns                               ; 39.96 MHz ( period = 25.026 ns )                    ; Penny_power[10]                                                                                 ; Tx_control_1[2]_OTERM41                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 28.392 ns                 ; 0.905 ns                ;
; 27.488 ns                               ; 39.96 MHz ( period = 25.024 ns )                    ; Penny_power[11]                                                                                 ; Tx_control_1[3]_OTERM39                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 28.392 ns                 ; 0.904 ns                ;
; 27.499 ns                               ; 40.00 MHz ( period = 25.002 ns )                    ; Penny_power[9]                                                                                  ; Tx_control_1[1]_OTERM43                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 28.392 ns                 ; 0.893 ns                ;
; 27.628 ns                               ; 40.41 MHz ( period = 24.744 ns )                    ; Penny_power[3]                                                                                  ; Tx_control_2[3]_OTERM31                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 28.392 ns                 ; 0.764 ns                ;
; 27.636 ns                               ; 40.44 MHz ( period = 24.728 ns )                    ; Penny_power[5]                                                                                  ; Tx_control_2[5]_OTERM15                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 28.392 ns                 ; 0.756 ns                ;
; 27.640 ns                               ; 40.45 MHz ( period = 24.720 ns )                    ; Penny_power[1]                                                                                  ; Tx_control_2[1]_OTERM7                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 28.392 ns                 ; 0.752 ns                ;
; 27.640 ns                               ; 40.45 MHz ( period = 24.720 ns )                    ; Penny_power[6]                                                                                  ; Tx_control_2[6]_OTERM11                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 28.392 ns                 ; 0.752 ns                ;
; 27.644 ns                               ; 40.47 MHz ( period = 24.712 ns )                    ; Penny_power[0]                                                                                  ; Tx_control_2[0]_OTERM27                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 28.392 ns                 ; 0.748 ns                ;
; 27.646 ns                               ; 40.47 MHz ( period = 24.708 ns )                    ; Penny_power[4]                                                                                  ; Tx_control_2[4]_OTERM19                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 28.392 ns                 ; 0.746 ns                ;
; 27.647 ns                               ; 40.48 MHz ( period = 24.706 ns )                    ; Penny_power[7]                                                                                  ; Tx_control_2[7]_OTERM3                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 28.392 ns                 ; 0.745 ns                ;
; 27.648 ns                               ; 40.48 MHz ( period = 24.704 ns )                    ; Penny_power[2]                                                                                  ; Tx_control_2[2]_OTERM35                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 28.392 ns                 ; 0.744 ns                ;
; 27.658 ns                               ; 40.51 MHz ( period = 24.684 ns )                    ; Penny_power[8]                                                                                  ; Tx_control_1[0]_OTERM23                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 28.392 ns                 ; 0.734 ns                ;
; 27.768 ns                               ; 40.88 MHz ( period = 24.464 ns )                    ; LRCLK_48                                                                                        ; spectrum_state~7                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.164 ns                 ; 10.396 ns               ;
; 27.807 ns                               ; 41.01 MHz ( period = 24.386 ns )                    ; LRCLK_48                                                                                        ; bits[0]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.163 ns                 ; 10.356 ns               ;
; 27.888 ns                               ; 41.28 MHz ( period = 24.224 ns )                    ; LRCLK_96                                                                                        ; AD_state[0]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.485 ns                 ; 9.597 ns                ;
; 28.139 ns                               ; 42.15 MHz ( period = 23.722 ns )                    ; LRCLK_48                                                                                        ; spectrum_state~8                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.164 ns                 ; 10.025 ns               ;
; 28.563 ns                               ; 43.72 MHz ( period = 22.874 ns )                    ; LRCLK_96                                                                                        ; AD_state[1]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.485 ns                 ; 8.922 ns                ;
; 28.577 ns                               ; 43.77 MHz ( period = 22.846 ns )                    ; LRCLK_96                                                                                        ; bits[3]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.527 ns                 ; 8.950 ns                ;
; 28.647 ns                               ; 44.04 MHz ( period = 22.706 ns )                    ; LRCLK_48                                                                                        ; AD_state[0]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.121 ns                 ; 9.474 ns                ;
; 29.236 ns                               ; 46.45 MHz ( period = 21.528 ns )                    ; LRCLK_192                                                                                       ; spectrum_state~7                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.179 ns                 ; 10.943 ns               ;
; 29.275 ns                               ; 46.62 MHz ( period = 21.450 ns )                    ; LRCLK_192                                                                                       ; bits[0]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.178 ns                 ; 10.903 ns               ;
; 29.322 ns                               ; 46.83 MHz ( period = 21.356 ns )                    ; LRCLK_48                                                                                        ; AD_state[1]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.121 ns                 ; 8.799 ns                ;
; 29.336 ns                               ; 46.89 MHz ( period = 21.328 ns )                    ; LRCLK_48                                                                                        ; bits[3]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.163 ns                 ; 8.827 ns                ;
; 29.607 ns                               ; 48.11 MHz ( period = 20.786 ns )                    ; LRCLK_192                                                                                       ; spectrum_state~8                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.179 ns                 ; 10.572 ns               ;
; 30.027 ns                               ; 50.14 MHz ( period = 19.946 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.917 ns                 ; 6.890 ns                ;
; 30.113 ns                               ; 50.57 MHz ( period = 19.774 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.917 ns                 ; 6.804 ns                ;
; 30.115 ns                               ; 50.58 MHz ( period = 19.770 ns )                    ; LRCLK_192                                                                                       ; AD_state[0]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.136 ns                 ; 10.021 ns               ;
; 30.117 ns                               ; 50.59 MHz ( period = 19.766 ns )                    ; LRCLK_96                                                                                        ; spectrum_state~9                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.528 ns                 ; 7.411 ns                ;
; 30.199 ns                               ; 51.02 MHz ( period = 19.602 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.917 ns                 ; 6.718 ns                ;
; 30.269 ns                               ; 51.38 MHz ( period = 19.462 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.917 ns                 ; 6.648 ns                ;
; 30.285 ns                               ; 51.47 MHz ( period = 19.430 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.917 ns                 ; 6.632 ns                ;
; 30.371 ns                               ; 51.93 MHz ( period = 19.258 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.917 ns                 ; 6.546 ns                ;
; 30.457 ns                               ; 52.39 MHz ( period = 19.086 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.917 ns                 ; 6.460 ns                ;
; 30.612 ns                               ; 53.26 MHz ( period = 18.776 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0] ; state_PWM~10                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.909 ns                 ; 6.297 ns                ;
; 30.647 ns                               ; 53.46 MHz ( period = 18.706 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.917 ns                 ; 6.270 ns                ;
; 30.729 ns                               ; 53.93 MHz ( period = 18.542 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3] ; state_PWM~10                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.909 ns                 ; 6.180 ns                ;
; 30.733 ns                               ; 53.95 MHz ( period = 18.534 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.917 ns                 ; 6.184 ns                ;
; 30.785 ns                               ; 54.26 MHz ( period = 18.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0] ; state_PWM~10                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.909 ns                 ; 6.124 ns                ;
; 30.790 ns                               ; 54.29 MHz ( period = 18.420 ns )                    ; LRCLK_192                                                                                       ; AD_state[1]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.136 ns                 ; 9.346 ns                ;
; 30.792 ns                               ; 54.30 MHz ( period = 18.416 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.907 ns                 ; 6.115 ns                ;
; 30.792 ns                               ; 54.30 MHz ( period = 18.416 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.907 ns                 ; 6.115 ns                ;
; 30.792 ns                               ; 54.30 MHz ( period = 18.416 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.907 ns                 ; 6.115 ns                ;
; 30.792 ns                               ; 54.30 MHz ( period = 18.416 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.907 ns                 ; 6.115 ns                ;
; 30.792 ns                               ; 54.30 MHz ( period = 18.416 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.907 ns                 ; 6.115 ns                ;
; 30.792 ns                               ; 54.30 MHz ( period = 18.416 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.907 ns                 ; 6.115 ns                ;
; 30.792 ns                               ; 54.30 MHz ( period = 18.416 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.907 ns                 ; 6.115 ns                ;
; 30.792 ns                               ; 54.30 MHz ( period = 18.416 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.907 ns                 ; 6.115 ns                ;
; 30.792 ns                               ; 54.30 MHz ( period = 18.416 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.907 ns                 ; 6.115 ns                ;
; 30.792 ns                               ; 54.30 MHz ( period = 18.416 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.907 ns                 ; 6.115 ns                ;
; 30.792 ns                               ; 54.30 MHz ( period = 18.416 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.907 ns                 ; 6.115 ns                ;
; 30.792 ns                               ; 54.30 MHz ( period = 18.416 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.907 ns                 ; 6.115 ns                ;
; 30.798 ns                               ; 54.34 MHz ( period = 18.404 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg1     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.753 ns                 ; 3.955 ns                ;
; 30.798 ns                               ; 54.34 MHz ( period = 18.404 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg10   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.773 ns                 ; 3.975 ns                ;
; 30.798 ns                               ; 54.34 MHz ( period = 18.404 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.773 ns                 ; 3.975 ns                ;
; 30.798 ns                               ; 54.34 MHz ( period = 18.404 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg8    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.773 ns                 ; 3.975 ns                ;
; 30.798 ns                               ; 54.34 MHz ( period = 18.404 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg7    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.773 ns                 ; 3.975 ns                ;
; 30.798 ns                               ; 54.34 MHz ( period = 18.404 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg6    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.773 ns                 ; 3.975 ns                ;
; 30.798 ns                               ; 54.34 MHz ( period = 18.404 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.773 ns                 ; 3.975 ns                ;
; 30.798 ns                               ; 54.34 MHz ( period = 18.404 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.773 ns                 ; 3.975 ns                ;
; 30.798 ns                               ; 54.34 MHz ( period = 18.404 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.773 ns                 ; 3.975 ns                ;
; 30.798 ns                               ; 54.34 MHz ( period = 18.404 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.773 ns                 ; 3.975 ns                ;
; 30.798 ns                               ; 54.34 MHz ( period = 18.404 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.773 ns                 ; 3.975 ns                ;
; 30.798 ns                               ; 54.34 MHz ( period = 18.404 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.773 ns                 ; 3.975 ns                ;
; 30.798 ns                               ; 54.34 MHz ( period = 18.404 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg0     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.753 ns                 ; 3.955 ns                ;
; 30.798 ns                               ; 54.34 MHz ( period = 18.404 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_we_reg          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.773 ns                 ; 3.975 ns                ;
; 30.804 ns                               ; 54.37 MHz ( period = 18.392 ns )                    ; LRCLK_192                                                                                       ; bits[3]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.178 ns                 ; 9.374 ns                ;
; 30.809 ns                               ; 54.40 MHz ( period = 18.382 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.757 ns                 ; 3.948 ns                ;
; 30.809 ns                               ; 54.40 MHz ( period = 18.382 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.777 ns                 ; 3.968 ns                ;
; 30.809 ns                               ; 54.40 MHz ( period = 18.382 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.777 ns                 ; 3.968 ns                ;
; 30.809 ns                               ; 54.40 MHz ( period = 18.382 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.777 ns                 ; 3.968 ns                ;
; 30.809 ns                               ; 54.40 MHz ( period = 18.382 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.777 ns                 ; 3.968 ns                ;
; 30.809 ns                               ; 54.40 MHz ( period = 18.382 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.777 ns                 ; 3.968 ns                ;
; 30.809 ns                               ; 54.40 MHz ( period = 18.382 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.777 ns                 ; 3.968 ns                ;
; 30.809 ns                               ; 54.40 MHz ( period = 18.382 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.777 ns                 ; 3.968 ns                ;
; 30.809 ns                               ; 54.40 MHz ( period = 18.382 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.777 ns                 ; 3.968 ns                ;
; 30.809 ns                               ; 54.40 MHz ( period = 18.382 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.777 ns                 ; 3.968 ns                ;
; 30.809 ns                               ; 54.40 MHz ( period = 18.382 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.777 ns                 ; 3.968 ns                ;
; 30.809 ns                               ; 54.40 MHz ( period = 18.382 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.777 ns                 ; 3.968 ns                ;
; 30.809 ns                               ; 54.40 MHz ( period = 18.382 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.757 ns                 ; 3.948 ns                ;
; 30.809 ns                               ; 54.40 MHz ( period = 18.382 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.777 ns                 ; 3.968 ns                ;
; 30.814 ns                               ; 54.43 MHz ( period = 18.372 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.901 ns                 ; 6.087 ns                ;
; 30.814 ns                               ; 54.43 MHz ( period = 18.372 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.901 ns                 ; 6.087 ns                ;
; 30.814 ns                               ; 54.43 MHz ( period = 18.372 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.901 ns                 ; 6.087 ns                ;
; 30.814 ns                               ; 54.43 MHz ( period = 18.372 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.901 ns                 ; 6.087 ns                ;
; 30.814 ns                               ; 54.43 MHz ( period = 18.372 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.901 ns                 ; 6.087 ns                ;
; 30.814 ns                               ; 54.43 MHz ( period = 18.372 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.901 ns                 ; 6.087 ns                ;
; 30.814 ns                               ; 54.43 MHz ( period = 18.372 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.901 ns                 ; 6.087 ns                ;
; 30.814 ns                               ; 54.43 MHz ( period = 18.372 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.901 ns                 ; 6.087 ns                ;
; 30.814 ns                               ; 54.43 MHz ( period = 18.372 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.901 ns                 ; 6.087 ns                ;
; 30.814 ns                               ; 54.43 MHz ( period = 18.372 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.901 ns                 ; 6.087 ns                ;
; 30.814 ns                               ; 54.43 MHz ( period = 18.372 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.901 ns                 ; 6.087 ns                ;
; 30.814 ns                               ; 54.43 MHz ( period = 18.372 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.901 ns                 ; 6.087 ns                ;
; 30.819 ns                               ; 54.46 MHz ( period = 18.362 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.917 ns                 ; 6.098 ns                ;
; 30.856 ns                               ; 54.68 MHz ( period = 18.288 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.759 ns                 ; 3.903 ns                ;
; 30.856 ns                               ; 54.68 MHz ( period = 18.288 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.779 ns                 ; 3.923 ns                ;
; 30.856 ns                               ; 54.68 MHz ( period = 18.288 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.779 ns                 ; 3.923 ns                ;
; 30.856 ns                               ; 54.68 MHz ( period = 18.288 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.779 ns                 ; 3.923 ns                ;
; 30.856 ns                               ; 54.68 MHz ( period = 18.288 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.779 ns                 ; 3.923 ns                ;
; 30.856 ns                               ; 54.68 MHz ( period = 18.288 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.779 ns                 ; 3.923 ns                ;
; 30.856 ns                               ; 54.68 MHz ( period = 18.288 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.779 ns                 ; 3.923 ns                ;
; 30.856 ns                               ; 54.68 MHz ( period = 18.288 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.779 ns                 ; 3.923 ns                ;
; 30.856 ns                               ; 54.68 MHz ( period = 18.288 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.779 ns                 ; 3.923 ns                ;
; 30.856 ns                               ; 54.68 MHz ( period = 18.288 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.779 ns                 ; 3.923 ns                ;
; 30.856 ns                               ; 54.68 MHz ( period = 18.288 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.779 ns                 ; 3.923 ns                ;
; 30.856 ns                               ; 54.68 MHz ( period = 18.288 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.779 ns                 ; 3.923 ns                ;
; 30.856 ns                               ; 54.68 MHz ( period = 18.288 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.759 ns                 ; 3.903 ns                ;
; 30.856 ns                               ; 54.68 MHz ( period = 18.288 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.779 ns                 ; 3.923 ns                ;
; 30.871 ns                               ; 54.77 MHz ( period = 18.258 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1] ; state_PWM~10                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.909 ns                 ; 6.038 ns                ;
; 30.876 ns                               ; 54.80 MHz ( period = 18.248 ns )                    ; LRCLK_48                                                                                        ; spectrum_state~9                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.164 ns                 ; 7.288 ns                ;
; 30.905 ns                               ; 54.98 MHz ( period = 18.190 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.917 ns                 ; 6.012 ns                ;
; 30.921 ns                               ; 55.07 MHz ( period = 18.158 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1] ; state_PWM~10                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.909 ns                 ; 5.988 ns                ;
; 30.957 ns                               ; 55.29 MHz ( period = 18.086 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2] ; state_PWM~10                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.909 ns                 ; 5.952 ns                ;
; 30.991 ns                               ; 55.50 MHz ( period = 18.018 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.917 ns                 ; 5.926 ns                ;
; 30.993 ns                               ; 55.51 MHz ( period = 18.014 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4] ; state_PWM~10                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.909 ns                 ; 5.916 ns                ;
; 31.014 ns                               ; 55.64 MHz ( period = 17.972 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5] ; state_PWM~10                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.909 ns                 ; 5.895 ns                ;
; 31.015 ns                               ; 55.65 MHz ( period = 17.970 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2] ; state_PWM~10                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.909 ns                 ; 5.894 ns                ;
; 31.025 ns                               ; 55.71 MHz ( period = 17.950 ns )                    ; LRCLK_96                                                                                        ; bits[2]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.527 ns                 ; 6.502 ns                ;
; 31.037 ns                               ; 55.78 MHz ( period = 17.926 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.932 ns                 ; 5.895 ns                ;
; 31.037 ns                               ; 55.78 MHz ( period = 17.926 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.932 ns                 ; 5.895 ns                ;
; 31.037 ns                               ; 55.78 MHz ( period = 17.926 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.932 ns                 ; 5.895 ns                ;
; 31.037 ns                               ; 55.78 MHz ( period = 17.926 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.932 ns                 ; 5.895 ns                ;
; 31.037 ns                               ; 55.78 MHz ( period = 17.926 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.932 ns                 ; 5.895 ns                ;
; 31.037 ns                               ; 55.78 MHz ( period = 17.926 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.932 ns                 ; 5.895 ns                ;
; 31.037 ns                               ; 55.78 MHz ( period = 17.926 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.932 ns                 ; 5.895 ns                ;
; 31.037 ns                               ; 55.78 MHz ( period = 17.926 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.932 ns                 ; 5.895 ns                ;
; 31.037 ns                               ; 55.78 MHz ( period = 17.926 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.932 ns                 ; 5.895 ns                ;
; 31.037 ns                               ; 55.78 MHz ( period = 17.926 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.932 ns                 ; 5.895 ns                ;
; 31.037 ns                               ; 55.78 MHz ( period = 17.926 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.932 ns                 ; 5.895 ns                ;
; 31.037 ns                               ; 55.78 MHz ( period = 17.926 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.932 ns                 ; 5.895 ns                ;
; 31.077 ns                               ; 56.03 MHz ( period = 17.846 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.917 ns                 ; 5.840 ns                ;
; 31.087 ns                               ; 56.10 MHz ( period = 17.826 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3] ; state_PWM~10                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.909 ns                 ; 5.822 ns                ;
; 31.087 ns                               ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.730 ns                 ; 3.643 ns                ;
; 31.087 ns                               ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.750 ns                 ; 3.663 ns                ;
; 31.087 ns                               ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.750 ns                 ; 3.663 ns                ;
; 31.087 ns                               ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.750 ns                 ; 3.663 ns                ;
; 31.087 ns                               ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.750 ns                 ; 3.663 ns                ;
; 31.087 ns                               ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.750 ns                 ; 3.663 ns                ;
; 31.087 ns                               ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.750 ns                 ; 3.663 ns                ;
; 31.087 ns                               ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.750 ns                 ; 3.663 ns                ;
; 31.087 ns                               ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.750 ns                 ; 3.663 ns                ;
; 31.087 ns                               ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.750 ns                 ; 3.663 ns                ;
; 31.087 ns                               ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.750 ns                 ; 3.663 ns                ;
; 31.087 ns                               ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.750 ns                 ; 3.663 ns                ;
; 31.087 ns                               ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.730 ns                 ; 3.643 ns                ;
; 31.087 ns                               ; 56.10 MHz ( period = 17.826 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.750 ns                 ; 3.663 ns                ;
; 31.117 ns                               ; 56.29 MHz ( period = 17.766 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.749 ns                 ; 3.632 ns                ;
; 31.117 ns                               ; 56.29 MHz ( period = 17.766 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.769 ns                 ; 3.652 ns                ;
; 31.117 ns                               ; 56.29 MHz ( period = 17.766 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.769 ns                 ; 3.652 ns                ;
; 31.117 ns                               ; 56.29 MHz ( period = 17.766 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.769 ns                 ; 3.652 ns                ;
; 31.117 ns                               ; 56.29 MHz ( period = 17.766 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.769 ns                 ; 3.652 ns                ;
; 31.117 ns                               ; 56.29 MHz ( period = 17.766 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.769 ns                 ; 3.652 ns                ;
; 31.117 ns                               ; 56.29 MHz ( period = 17.766 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.769 ns                 ; 3.652 ns                ;
; 31.117 ns                               ; 56.29 MHz ( period = 17.766 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.769 ns                 ; 3.652 ns                ;
; 31.117 ns                               ; 56.29 MHz ( period = 17.766 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.769 ns                 ; 3.652 ns                ;
; 31.117 ns                               ; 56.29 MHz ( period = 17.766 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.769 ns                 ; 3.652 ns                ;
; 31.117 ns                               ; 56.29 MHz ( period = 17.766 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.769 ns                 ; 3.652 ns                ;
; 31.117 ns                               ; 56.29 MHz ( period = 17.766 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.769 ns                 ; 3.652 ns                ;
; 31.117 ns                               ; 56.29 MHz ( period = 17.766 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.749 ns                 ; 3.632 ns                ;
; 31.117 ns                               ; 56.29 MHz ( period = 17.766 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.769 ns                 ; 3.652 ns                ;
; 31.137 ns                               ; 56.41 MHz ( period = 17.726 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.882 ns                 ; 5.745 ns                ;
; 31.137 ns                               ; 56.41 MHz ( period = 17.726 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.882 ns                 ; 5.745 ns                ;
; 31.137 ns                               ; 56.41 MHz ( period = 17.726 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.882 ns                 ; 5.745 ns                ;
; 31.137 ns                               ; 56.41 MHz ( period = 17.726 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.882 ns                 ; 5.745 ns                ;
; 31.137 ns                               ; 56.41 MHz ( period = 17.726 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.882 ns                 ; 5.745 ns                ;
; 31.137 ns                               ; 56.41 MHz ( period = 17.726 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.882 ns                 ; 5.745 ns                ;
; 31.137 ns                               ; 56.41 MHz ( period = 17.726 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.882 ns                 ; 5.745 ns                ;
; 31.137 ns                               ; 56.41 MHz ( period = 17.726 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.882 ns                 ; 5.745 ns                ;
; 31.137 ns                               ; 56.41 MHz ( period = 17.726 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.882 ns                 ; 5.745 ns                ;
; 31.137 ns                               ; 56.41 MHz ( period = 17.726 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.882 ns                 ; 5.745 ns                ;
; 31.137 ns                               ; 56.41 MHz ( period = 17.726 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.882 ns                 ; 5.745 ns                ;
; 31.137 ns                               ; 56.41 MHz ( period = 17.726 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.882 ns                 ; 5.745 ns                ;
; 31.142 ns                               ; 56.45 MHz ( period = 17.716 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.758 ns                 ; 3.616 ns                ;
; 31.142 ns                               ; 56.45 MHz ( period = 17.716 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.778 ns                 ; 3.636 ns                ;
; 31.142 ns                               ; 56.45 MHz ( period = 17.716 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.778 ns                 ; 3.636 ns                ;
; 31.142 ns                               ; 56.45 MHz ( period = 17.716 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.778 ns                 ; 3.636 ns                ;
; 31.142 ns                               ; 56.45 MHz ( period = 17.716 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.778 ns                 ; 3.636 ns                ;
; 31.142 ns                               ; 56.45 MHz ( period = 17.716 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.778 ns                 ; 3.636 ns                ;
; 31.142 ns                               ; 56.45 MHz ( period = 17.716 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.778 ns                 ; 3.636 ns                ;
; 31.142 ns                               ; 56.45 MHz ( period = 17.716 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.778 ns                 ; 3.636 ns                ;
; 31.142 ns                               ; 56.45 MHz ( period = 17.716 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.778 ns                 ; 3.636 ns                ;
; 31.142 ns                               ; 56.45 MHz ( period = 17.716 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.778 ns                 ; 3.636 ns                ;
; 31.142 ns                               ; 56.45 MHz ( period = 17.716 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.778 ns                 ; 3.636 ns                ;
; 31.142 ns                               ; 56.45 MHz ( period = 17.716 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.778 ns                 ; 3.636 ns                ;
; 31.142 ns                               ; 56.45 MHz ( period = 17.716 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.758 ns                 ; 3.616 ns                ;
; 31.142 ns                               ; 56.45 MHz ( period = 17.716 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.778 ns                 ; 3.636 ns                ;
; 31.159 ns                               ; 56.55 MHz ( period = 17.682 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.910 ns                 ; 5.751 ns                ;
; 31.159 ns                               ; 56.55 MHz ( period = 17.682 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.910 ns                 ; 5.751 ns                ;
; 31.159 ns                               ; 56.55 MHz ( period = 17.682 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.910 ns                 ; 5.751 ns                ;
; 31.159 ns                               ; 56.55 MHz ( period = 17.682 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.910 ns                 ; 5.751 ns                ;
; 31.159 ns                               ; 56.55 MHz ( period = 17.682 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.910 ns                 ; 5.751 ns                ;
; 31.159 ns                               ; 56.55 MHz ( period = 17.682 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.910 ns                 ; 5.751 ns                ;
; 31.159 ns                               ; 56.55 MHz ( period = 17.682 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.910 ns                 ; 5.751 ns                ;
; 31.159 ns                               ; 56.55 MHz ( period = 17.682 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.910 ns                 ; 5.751 ns                ;
; 31.159 ns                               ; 56.55 MHz ( period = 17.682 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.910 ns                 ; 5.751 ns                ;
; 31.159 ns                               ; 56.55 MHz ( period = 17.682 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.910 ns                 ; 5.751 ns                ;
; 31.159 ns                               ; 56.55 MHz ( period = 17.682 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.910 ns                 ; 5.751 ns                ;
; 31.159 ns                               ; 56.55 MHz ( period = 17.682 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.910 ns                 ; 5.751 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                 ;                                                                                                                                                           ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                            ; To                                                                                                                                                        ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; -2.394 ns                               ; 39.03 MHz ( period = 25.622 ns )                    ; LRCLK_96                                                                                        ; spectrum_state~7                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.125 ns                  ; 10.519 ns               ;
; -2.355 ns                               ; 39.15 MHz ( period = 25.544 ns )                    ; LRCLK_96                                                                                        ; bits[0]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.124 ns                  ; 10.479 ns               ;
; -2.023 ns                               ; 40.19 MHz ( period = 24.880 ns )                    ; LRCLK_96                                                                                        ; spectrum_state~8                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.125 ns                  ; 10.148 ns               ;
; -1.916 ns                               ; 40.54 MHz ( period = 24.666 ns )                    ; Penny_power[10]                                                                                 ; Tx_control_1[2]_OTERM41                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; -1.011 ns                 ; 0.905 ns                ;
; -1.915 ns                               ; 40.54 MHz ( period = 24.664 ns )                    ; Penny_power[11]                                                                                 ; Tx_control_1[3]_OTERM39                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; -1.011 ns                 ; 0.904 ns                ;
; -1.904 ns                               ; 40.58 MHz ( period = 24.642 ns )                    ; Penny_power[9]                                                                                  ; Tx_control_1[1]_OTERM43                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; -1.011 ns                 ; 0.893 ns                ;
; -1.775 ns                               ; 41.01 MHz ( period = 24.384 ns )                    ; Penny_power[3]                                                                                  ; Tx_control_2[3]_OTERM31                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; -1.011 ns                 ; 0.764 ns                ;
; -1.767 ns                               ; 41.04 MHz ( period = 24.368 ns )                    ; Penny_power[5]                                                                                  ; Tx_control_2[5]_OTERM15                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; -1.011 ns                 ; 0.756 ns                ;
; -1.763 ns                               ; 41.05 MHz ( period = 24.360 ns )                    ; Penny_power[1]                                                                                  ; Tx_control_2[1]_OTERM7                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; -1.011 ns                 ; 0.752 ns                ;
; -1.763 ns                               ; 41.05 MHz ( period = 24.360 ns )                    ; Penny_power[6]                                                                                  ; Tx_control_2[6]_OTERM11                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; -1.011 ns                 ; 0.752 ns                ;
; -1.759 ns                               ; 41.06 MHz ( period = 24.352 ns )                    ; Penny_power[0]                                                                                  ; Tx_control_2[0]_OTERM27                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; -1.011 ns                 ; 0.748 ns                ;
; -1.757 ns                               ; 41.07 MHz ( period = 24.348 ns )                    ; Penny_power[4]                                                                                  ; Tx_control_2[4]_OTERM19                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; -1.011 ns                 ; 0.746 ns                ;
; -1.756 ns                               ; 41.07 MHz ( period = 24.346 ns )                    ; Penny_power[7]                                                                                  ; Tx_control_2[7]_OTERM3                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; -1.011 ns                 ; 0.745 ns                ;
; -1.755 ns                               ; 41.08 MHz ( period = 24.344 ns )                    ; Penny_power[2]                                                                                  ; Tx_control_2[2]_OTERM35                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; -1.011 ns                 ; 0.744 ns                ;
; -1.745 ns                               ; 41.11 MHz ( period = 24.324 ns )                    ; Penny_power[8]                                                                                  ; Tx_control_1[0]_OTERM23                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; -1.011 ns                 ; 0.734 ns                ;
; -1.635 ns                               ; 41.49 MHz ( period = 24.104 ns )                    ; LRCLK_48                                                                                        ; spectrum_state~7                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.761 ns                  ; 10.396 ns               ;
; -1.596 ns                               ; 41.62 MHz ( period = 24.026 ns )                    ; LRCLK_48                                                                                        ; bits[0]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.760 ns                  ; 10.356 ns               ;
; -1.515 ns                               ; 41.90 MHz ( period = 23.864 ns )                    ; LRCLK_96                                                                                        ; AD_state[0]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.082 ns                  ; 9.597 ns                ;
; -1.264 ns                               ; 42.80 MHz ( period = 23.362 ns )                    ; LRCLK_48                                                                                        ; spectrum_state~8                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.761 ns                  ; 10.025 ns               ;
; -0.840 ns                               ; 44.42 MHz ( period = 22.514 ns )                    ; LRCLK_96                                                                                        ; AD_state[1]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.082 ns                  ; 8.922 ns                ;
; -0.826 ns                               ; 44.47 MHz ( period = 22.486 ns )                    ; LRCLK_96                                                                                        ; bits[3]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.124 ns                  ; 8.950 ns                ;
; -0.756 ns                               ; 44.75 MHz ( period = 22.346 ns )                    ; LRCLK_48                                                                                        ; AD_state[0]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.718 ns                  ; 9.474 ns                ;
; -0.167 ns                               ; 47.24 MHz ( period = 21.168 ns )                    ; LRCLK_192                                                                                       ; spectrum_state~7                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.776 ns                 ; 10.943 ns               ;
; -0.128 ns                               ; 47.42 MHz ( period = 21.090 ns )                    ; LRCLK_192                                                                                       ; bits[0]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.775 ns                 ; 10.903 ns               ;
; -0.081 ns                               ; 47.63 MHz ( period = 20.996 ns )                    ; LRCLK_48                                                                                        ; AD_state[1]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.718 ns                  ; 8.799 ns                ;
; -0.067 ns                               ; 47.69 MHz ( period = 20.968 ns )                    ; LRCLK_48                                                                                        ; bits[3]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.760 ns                  ; 8.827 ns                ;
; 0.204 ns                                ; 48.96 MHz ( period = 20.426 ns )                    ; LRCLK_192                                                                                       ; spectrum_state~8                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.776 ns                 ; 10.572 ns               ;
; 0.624 ns                                ; 51.06 MHz ( period = 19.586 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.514 ns                  ; 6.890 ns                ;
; 0.710 ns                                ; 51.51 MHz ( period = 19.414 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.514 ns                  ; 6.804 ns                ;
; 0.712 ns                                ; 51.52 MHz ( period = 19.410 ns )                    ; LRCLK_192                                                                                       ; AD_state[0]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.733 ns                 ; 10.021 ns               ;
; 0.714 ns                                ; 51.53 MHz ( period = 19.406 ns )                    ; LRCLK_96                                                                                        ; spectrum_state~9                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.125 ns                  ; 7.411 ns                ;
; 0.796 ns                                ; 51.97 MHz ( period = 19.242 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.514 ns                  ; 6.718 ns                ;
; 0.866 ns                                ; 52.35 MHz ( period = 19.102 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.514 ns                  ; 6.648 ns                ;
; 0.882 ns                                ; 52.44 MHz ( period = 19.070 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.514 ns                  ; 6.632 ns                ;
; 0.968 ns                                ; 52.92 MHz ( period = 18.898 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.514 ns                  ; 6.546 ns                ;
; 1.054 ns                                ; 53.40 MHz ( period = 18.726 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.514 ns                  ; 6.460 ns                ;
; 1.208 ns                                ; 54.30 MHz ( period = 18.416 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0] ; state_PWM~10                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.505 ns                  ; 6.297 ns                ;
; 1.244 ns                                ; 54.51 MHz ( period = 18.346 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.514 ns                  ; 6.270 ns                ;
; 1.325 ns                                ; 55.00 MHz ( period = 18.182 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3] ; state_PWM~10                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.505 ns                  ; 6.180 ns                ;
; 1.330 ns                                ; 55.02 MHz ( period = 18.174 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.514 ns                  ; 6.184 ns                ;
; 1.381 ns                                ; 55.34 MHz ( period = 18.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0] ; state_PWM~10                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.505 ns                  ; 6.124 ns                ;
; 1.387 ns                                ; 55.37 MHz ( period = 18.060 ns )                    ; LRCLK_192                                                                                       ; AD_state[1]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.733 ns                 ; 9.346 ns                ;
; 1.389 ns                                ; 55.38 MHz ( period = 18.056 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.504 ns                  ; 6.115 ns                ;
; 1.389 ns                                ; 55.38 MHz ( period = 18.056 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.504 ns                  ; 6.115 ns                ;
; 1.389 ns                                ; 55.38 MHz ( period = 18.056 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.504 ns                  ; 6.115 ns                ;
; 1.389 ns                                ; 55.38 MHz ( period = 18.056 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.504 ns                  ; 6.115 ns                ;
; 1.389 ns                                ; 55.38 MHz ( period = 18.056 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.504 ns                  ; 6.115 ns                ;
; 1.389 ns                                ; 55.38 MHz ( period = 18.056 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.504 ns                  ; 6.115 ns                ;
; 1.389 ns                                ; 55.38 MHz ( period = 18.056 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.504 ns                  ; 6.115 ns                ;
; 1.389 ns                                ; 55.38 MHz ( period = 18.056 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.504 ns                  ; 6.115 ns                ;
; 1.389 ns                                ; 55.38 MHz ( period = 18.056 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.504 ns                  ; 6.115 ns                ;
; 1.389 ns                                ; 55.38 MHz ( period = 18.056 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.504 ns                  ; 6.115 ns                ;
; 1.389 ns                                ; 55.38 MHz ( period = 18.056 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.504 ns                  ; 6.115 ns                ;
; 1.389 ns                                ; 55.38 MHz ( period = 18.056 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.504 ns                  ; 6.115 ns                ;
; 1.394 ns                                ; 55.42 MHz ( period = 18.044 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg1     ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.349 ns                  ; 3.955 ns                ;
; 1.394 ns                                ; 55.42 MHz ( period = 18.044 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg10   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.369 ns                  ; 3.975 ns                ;
; 1.394 ns                                ; 55.42 MHz ( period = 18.044 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.369 ns                  ; 3.975 ns                ;
; 1.394 ns                                ; 55.42 MHz ( period = 18.044 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg8    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.369 ns                  ; 3.975 ns                ;
; 1.394 ns                                ; 55.42 MHz ( period = 18.044 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg7    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.369 ns                  ; 3.975 ns                ;
; 1.394 ns                                ; 55.42 MHz ( period = 18.044 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg6    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.369 ns                  ; 3.975 ns                ;
; 1.394 ns                                ; 55.42 MHz ( period = 18.044 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.369 ns                  ; 3.975 ns                ;
; 1.394 ns                                ; 55.42 MHz ( period = 18.044 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.369 ns                  ; 3.975 ns                ;
; 1.394 ns                                ; 55.42 MHz ( period = 18.044 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.369 ns                  ; 3.975 ns                ;
; 1.394 ns                                ; 55.42 MHz ( period = 18.044 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.369 ns                  ; 3.975 ns                ;
; 1.394 ns                                ; 55.42 MHz ( period = 18.044 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.369 ns                  ; 3.975 ns                ;
; 1.394 ns                                ; 55.42 MHz ( period = 18.044 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.369 ns                  ; 3.975 ns                ;
; 1.394 ns                                ; 55.42 MHz ( period = 18.044 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg0     ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.349 ns                  ; 3.955 ns                ;
; 1.394 ns                                ; 55.42 MHz ( period = 18.044 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_we_reg          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.369 ns                  ; 3.975 ns                ;
; 1.401 ns                                ; 55.46 MHz ( period = 18.032 ns )                    ; LRCLK_192                                                                                       ; bits[3]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.775 ns                 ; 9.374 ns                ;
; 1.405 ns                                ; 55.49 MHz ( period = 18.022 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.353 ns                  ; 3.948 ns                ;
; 1.405 ns                                ; 55.49 MHz ( period = 18.022 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.373 ns                  ; 3.968 ns                ;
; 1.405 ns                                ; 55.49 MHz ( period = 18.022 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.373 ns                  ; 3.968 ns                ;
; 1.405 ns                                ; 55.49 MHz ( period = 18.022 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.373 ns                  ; 3.968 ns                ;
; 1.405 ns                                ; 55.49 MHz ( period = 18.022 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.373 ns                  ; 3.968 ns                ;
; 1.405 ns                                ; 55.49 MHz ( period = 18.022 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.373 ns                  ; 3.968 ns                ;
; 1.405 ns                                ; 55.49 MHz ( period = 18.022 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.373 ns                  ; 3.968 ns                ;
; 1.405 ns                                ; 55.49 MHz ( period = 18.022 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.373 ns                  ; 3.968 ns                ;
; 1.405 ns                                ; 55.49 MHz ( period = 18.022 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.373 ns                  ; 3.968 ns                ;
; 1.405 ns                                ; 55.49 MHz ( period = 18.022 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.373 ns                  ; 3.968 ns                ;
; 1.405 ns                                ; 55.49 MHz ( period = 18.022 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.373 ns                  ; 3.968 ns                ;
; 1.405 ns                                ; 55.49 MHz ( period = 18.022 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.373 ns                  ; 3.968 ns                ;
; 1.405 ns                                ; 55.49 MHz ( period = 18.022 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.353 ns                  ; 3.948 ns                ;
; 1.405 ns                                ; 55.49 MHz ( period = 18.022 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.373 ns                  ; 3.968 ns                ;
; 1.411 ns                                ; 55.52 MHz ( period = 18.012 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 6.087 ns                ;
; 1.411 ns                                ; 55.52 MHz ( period = 18.012 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 6.087 ns                ;
; 1.411 ns                                ; 55.52 MHz ( period = 18.012 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 6.087 ns                ;
; 1.411 ns                                ; 55.52 MHz ( period = 18.012 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 6.087 ns                ;
; 1.411 ns                                ; 55.52 MHz ( period = 18.012 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 6.087 ns                ;
; 1.411 ns                                ; 55.52 MHz ( period = 18.012 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 6.087 ns                ;
; 1.411 ns                                ; 55.52 MHz ( period = 18.012 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 6.087 ns                ;
; 1.411 ns                                ; 55.52 MHz ( period = 18.012 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 6.087 ns                ;
; 1.411 ns                                ; 55.52 MHz ( period = 18.012 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 6.087 ns                ;
; 1.411 ns                                ; 55.52 MHz ( period = 18.012 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 6.087 ns                ;
; 1.411 ns                                ; 55.52 MHz ( period = 18.012 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 6.087 ns                ;
; 1.411 ns                                ; 55.52 MHz ( period = 18.012 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 6.087 ns                ;
; 1.416 ns                                ; 55.55 MHz ( period = 18.002 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.514 ns                  ; 6.098 ns                ;
; 1.452 ns                                ; 55.78 MHz ( period = 17.928 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.355 ns                  ; 3.903 ns                ;
; 1.452 ns                                ; 55.78 MHz ( period = 17.928 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.375 ns                  ; 3.923 ns                ;
; 1.452 ns                                ; 55.78 MHz ( period = 17.928 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.375 ns                  ; 3.923 ns                ;
; 1.452 ns                                ; 55.78 MHz ( period = 17.928 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.375 ns                  ; 3.923 ns                ;
; 1.452 ns                                ; 55.78 MHz ( period = 17.928 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.375 ns                  ; 3.923 ns                ;
; 1.452 ns                                ; 55.78 MHz ( period = 17.928 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.375 ns                  ; 3.923 ns                ;
; 1.452 ns                                ; 55.78 MHz ( period = 17.928 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.375 ns                  ; 3.923 ns                ;
; 1.452 ns                                ; 55.78 MHz ( period = 17.928 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.375 ns                  ; 3.923 ns                ;
; 1.452 ns                                ; 55.78 MHz ( period = 17.928 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.375 ns                  ; 3.923 ns                ;
; 1.452 ns                                ; 55.78 MHz ( period = 17.928 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.375 ns                  ; 3.923 ns                ;
; 1.452 ns                                ; 55.78 MHz ( period = 17.928 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.375 ns                  ; 3.923 ns                ;
; 1.452 ns                                ; 55.78 MHz ( period = 17.928 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.375 ns                  ; 3.923 ns                ;
; 1.452 ns                                ; 55.78 MHz ( period = 17.928 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.355 ns                  ; 3.903 ns                ;
; 1.452 ns                                ; 55.78 MHz ( period = 17.928 ns )                    ; Tx_fifo_enable_2                                                                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.375 ns                  ; 3.923 ns                ;
; 1.467 ns                                ; 55.87 MHz ( period = 17.898 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1] ; state_PWM~10                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.505 ns                  ; 6.038 ns                ;
; 1.473 ns                                ; 55.90 MHz ( period = 17.888 ns )                    ; LRCLK_48                                                                                        ; spectrum_state~9                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.761 ns                  ; 7.288 ns                ;
; 1.502 ns                                ; 56.09 MHz ( period = 17.830 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.514 ns                  ; 6.012 ns                ;
; 1.517 ns                                ; 56.19 MHz ( period = 17.798 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1] ; state_PWM~10                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.505 ns                  ; 5.988 ns                ;
; 1.553 ns                                ; 56.41 MHz ( period = 17.726 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2] ; state_PWM~10                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.505 ns                  ; 5.952 ns                ;
; 1.588 ns                                ; 56.63 MHz ( period = 17.658 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.514 ns                  ; 5.926 ns                ;
; 1.589 ns                                ; 56.64 MHz ( period = 17.654 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4] ; state_PWM~10                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.505 ns                  ; 5.916 ns                ;
; 1.610 ns                                ; 56.78 MHz ( period = 17.612 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5] ; state_PWM~10                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.505 ns                  ; 5.895 ns                ;
; 1.611 ns                                ; 56.79 MHz ( period = 17.610 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2] ; state_PWM~10                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.505 ns                  ; 5.894 ns                ;
; 1.622 ns                                ; 56.85 MHz ( period = 17.590 ns )                    ; LRCLK_96                                                                                        ; bits[2]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.124 ns                  ; 6.502 ns                ;
; 1.634 ns                                ; 56.93 MHz ( period = 17.566 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.529 ns                  ; 5.895 ns                ;
; 1.634 ns                                ; 56.93 MHz ( period = 17.566 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.529 ns                  ; 5.895 ns                ;
; 1.634 ns                                ; 56.93 MHz ( period = 17.566 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.529 ns                  ; 5.895 ns                ;
; 1.634 ns                                ; 56.93 MHz ( period = 17.566 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.529 ns                  ; 5.895 ns                ;
; 1.634 ns                                ; 56.93 MHz ( period = 17.566 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.529 ns                  ; 5.895 ns                ;
; 1.634 ns                                ; 56.93 MHz ( period = 17.566 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.529 ns                  ; 5.895 ns                ;
; 1.634 ns                                ; 56.93 MHz ( period = 17.566 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.529 ns                  ; 5.895 ns                ;
; 1.634 ns                                ; 56.93 MHz ( period = 17.566 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.529 ns                  ; 5.895 ns                ;
; 1.634 ns                                ; 56.93 MHz ( period = 17.566 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.529 ns                  ; 5.895 ns                ;
; 1.634 ns                                ; 56.93 MHz ( period = 17.566 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.529 ns                  ; 5.895 ns                ;
; 1.634 ns                                ; 56.93 MHz ( period = 17.566 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.529 ns                  ; 5.895 ns                ;
; 1.634 ns                                ; 56.93 MHz ( period = 17.566 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.529 ns                  ; 5.895 ns                ;
; 1.674 ns                                ; 57.19 MHz ( period = 17.486 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.514 ns                  ; 5.840 ns                ;
; 1.683 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3] ; state_PWM~10                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.505 ns                  ; 5.822 ns                ;
; 1.683 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.326 ns                  ; 3.643 ns                ;
; 1.683 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.346 ns                  ; 3.663 ns                ;
; 1.683 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.346 ns                  ; 3.663 ns                ;
; 1.683 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.346 ns                  ; 3.663 ns                ;
; 1.683 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.346 ns                  ; 3.663 ns                ;
; 1.683 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.346 ns                  ; 3.663 ns                ;
; 1.683 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.346 ns                  ; 3.663 ns                ;
; 1.683 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.346 ns                  ; 3.663 ns                ;
; 1.683 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.346 ns                  ; 3.663 ns                ;
; 1.683 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.346 ns                  ; 3.663 ns                ;
; 1.683 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.346 ns                  ; 3.663 ns                ;
; 1.683 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.346 ns                  ; 3.663 ns                ;
; 1.683 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.326 ns                  ; 3.643 ns                ;
; 1.683 ns                                ; 57.25 MHz ( period = 17.466 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.346 ns                  ; 3.663 ns                ;
; 1.713 ns                                ; 57.45 MHz ( period = 17.406 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.345 ns                  ; 3.632 ns                ;
; 1.713 ns                                ; 57.45 MHz ( period = 17.406 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.365 ns                  ; 3.652 ns                ;
; 1.713 ns                                ; 57.45 MHz ( period = 17.406 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.365 ns                  ; 3.652 ns                ;
; 1.713 ns                                ; 57.45 MHz ( period = 17.406 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.365 ns                  ; 3.652 ns                ;
; 1.713 ns                                ; 57.45 MHz ( period = 17.406 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.365 ns                  ; 3.652 ns                ;
; 1.713 ns                                ; 57.45 MHz ( period = 17.406 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.365 ns                  ; 3.652 ns                ;
; 1.713 ns                                ; 57.45 MHz ( period = 17.406 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.365 ns                  ; 3.652 ns                ;
; 1.713 ns                                ; 57.45 MHz ( period = 17.406 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.365 ns                  ; 3.652 ns                ;
; 1.713 ns                                ; 57.45 MHz ( period = 17.406 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.365 ns                  ; 3.652 ns                ;
; 1.713 ns                                ; 57.45 MHz ( period = 17.406 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.365 ns                  ; 3.652 ns                ;
; 1.713 ns                                ; 57.45 MHz ( period = 17.406 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.365 ns                  ; 3.652 ns                ;
; 1.713 ns                                ; 57.45 MHz ( period = 17.406 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.365 ns                  ; 3.652 ns                ;
; 1.713 ns                                ; 57.45 MHz ( period = 17.406 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.345 ns                  ; 3.632 ns                ;
; 1.713 ns                                ; 57.45 MHz ( period = 17.406 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.365 ns                  ; 3.652 ns                ;
; 1.734 ns                                ; 57.58 MHz ( period = 17.366 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 5.745 ns                ;
; 1.734 ns                                ; 57.58 MHz ( period = 17.366 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 5.745 ns                ;
; 1.734 ns                                ; 57.58 MHz ( period = 17.366 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 5.745 ns                ;
; 1.734 ns                                ; 57.58 MHz ( period = 17.366 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 5.745 ns                ;
; 1.734 ns                                ; 57.58 MHz ( period = 17.366 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 5.745 ns                ;
; 1.734 ns                                ; 57.58 MHz ( period = 17.366 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 5.745 ns                ;
; 1.734 ns                                ; 57.58 MHz ( period = 17.366 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 5.745 ns                ;
; 1.734 ns                                ; 57.58 MHz ( period = 17.366 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 5.745 ns                ;
; 1.734 ns                                ; 57.58 MHz ( period = 17.366 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 5.745 ns                ;
; 1.734 ns                                ; 57.58 MHz ( period = 17.366 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 5.745 ns                ;
; 1.734 ns                                ; 57.58 MHz ( period = 17.366 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 5.745 ns                ;
; 1.734 ns                                ; 57.58 MHz ( period = 17.366 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.479 ns                  ; 5.745 ns                ;
; 1.738 ns                                ; 57.62 MHz ( period = 17.356 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.354 ns                  ; 3.616 ns                ;
; 1.738 ns                                ; 57.62 MHz ( period = 17.356 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.374 ns                  ; 3.636 ns                ;
; 1.738 ns                                ; 57.62 MHz ( period = 17.356 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.374 ns                  ; 3.636 ns                ;
; 1.738 ns                                ; 57.62 MHz ( period = 17.356 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.374 ns                  ; 3.636 ns                ;
; 1.738 ns                                ; 57.62 MHz ( period = 17.356 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.374 ns                  ; 3.636 ns                ;
; 1.738 ns                                ; 57.62 MHz ( period = 17.356 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.374 ns                  ; 3.636 ns                ;
; 1.738 ns                                ; 57.62 MHz ( period = 17.356 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.374 ns                  ; 3.636 ns                ;
; 1.738 ns                                ; 57.62 MHz ( period = 17.356 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.374 ns                  ; 3.636 ns                ;
; 1.738 ns                                ; 57.62 MHz ( period = 17.356 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.374 ns                  ; 3.636 ns                ;
; 1.738 ns                                ; 57.62 MHz ( period = 17.356 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.374 ns                  ; 3.636 ns                ;
; 1.738 ns                                ; 57.62 MHz ( period = 17.356 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.374 ns                  ; 3.636 ns                ;
; 1.738 ns                                ; 57.62 MHz ( period = 17.356 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.374 ns                  ; 3.636 ns                ;
; 1.738 ns                                ; 57.62 MHz ( period = 17.356 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.354 ns                  ; 3.616 ns                ;
; 1.738 ns                                ; 57.62 MHz ( period = 17.356 ns )                    ; Tx_fifo_enable                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.374 ns                  ; 3.636 ns                ;
; 1.756 ns                                ; 57.73 MHz ( period = 17.322 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.507 ns                  ; 5.751 ns                ;
; 1.756 ns                                ; 57.73 MHz ( period = 17.322 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.507 ns                  ; 5.751 ns                ;
; 1.756 ns                                ; 57.73 MHz ( period = 17.322 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.507 ns                  ; 5.751 ns                ;
; 1.756 ns                                ; 57.73 MHz ( period = 17.322 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.507 ns                  ; 5.751 ns                ;
; 1.756 ns                                ; 57.73 MHz ( period = 17.322 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.507 ns                  ; 5.751 ns                ;
; 1.756 ns                                ; 57.73 MHz ( period = 17.322 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.507 ns                  ; 5.751 ns                ;
; 1.756 ns                                ; 57.73 MHz ( period = 17.322 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.507 ns                  ; 5.751 ns                ;
; 1.756 ns                                ; 57.73 MHz ( period = 17.322 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.507 ns                  ; 5.751 ns                ;
; 1.756 ns                                ; 57.73 MHz ( period = 17.322 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.507 ns                  ; 5.751 ns                ;
; 1.756 ns                                ; 57.73 MHz ( period = 17.322 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.507 ns                  ; 5.751 ns                ;
; 1.756 ns                                ; 57.73 MHz ( period = 17.322 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.507 ns                  ; 5.751 ns                ;
; 1.756 ns                                ; 57.73 MHz ( period = 17.322 ns )                    ; fifo_enable                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.507 ns                  ; 5.751 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                 ;                                                                                                                                                           ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 15.595 ns                               ; 190.91 MHz ( period = 5.238 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.556 ns                 ; 4.961 ns                ;
; 15.852 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.717 ns                ;
; 15.852 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.717 ns                ;
; 15.852 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.717 ns                ;
; 15.852 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.717 ns                ;
; 15.852 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.717 ns                ;
; 15.852 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.717 ns                ;
; 15.904 ns                               ; 202.88 MHz ( period = 4.929 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 4.663 ns                ;
; 15.983 ns                               ; 206.19 MHz ( period = 4.850 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.556 ns                 ; 4.573 ns                ;
; 15.994 ns                               ; 206.65 MHz ( period = 4.839 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 4.573 ns                ;
; 16.004 ns                               ; 207.08 MHz ( period = 4.829 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 4.563 ns                ;
; 16.179 ns                               ; 214.87 MHz ( period = 4.654 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.392 ns                ;
; 16.179 ns                               ; 214.87 MHz ( period = 4.654 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.392 ns                ;
; 16.179 ns                               ; 214.87 MHz ( period = 4.654 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.392 ns                ;
; 16.179 ns                               ; 214.87 MHz ( period = 4.654 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.392 ns                ;
; 16.179 ns                               ; 214.87 MHz ( period = 4.654 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.392 ns                ;
; 16.179 ns                               ; 214.87 MHz ( period = 4.654 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.392 ns                ;
; 16.179 ns                               ; 214.87 MHz ( period = 4.654 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.392 ns                ;
; 16.230 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.339 ns                ;
; 16.230 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.339 ns                ;
; 16.230 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.339 ns                ;
; 16.230 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.339 ns                ;
; 16.230 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.339 ns                ;
; 16.230 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.339 ns                ;
; 16.252 ns                               ; 218.29 MHz ( period = 4.581 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.317 ns                ;
; 16.252 ns                               ; 218.29 MHz ( period = 4.581 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.317 ns                ;
; 16.252 ns                               ; 218.29 MHz ( period = 4.581 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.317 ns                ;
; 16.252 ns                               ; 218.29 MHz ( period = 4.581 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.317 ns                ;
; 16.252 ns                               ; 218.29 MHz ( period = 4.581 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.317 ns                ;
; 16.252 ns                               ; 218.29 MHz ( period = 4.581 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.317 ns                ;
; 16.296 ns                               ; 220.41 MHz ( period = 4.537 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 4.271 ns                ;
; 16.306 ns                               ; 220.90 MHz ( period = 4.527 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 4.261 ns                ;
; 16.324 ns                               ; 221.78 MHz ( period = 4.509 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 4.243 ns                ;
; 16.389 ns                               ; 225.02 MHz ( period = 4.444 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 4.178 ns                ;
; 16.400 ns                               ; 225.58 MHz ( period = 4.433 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 4.167 ns                ;
; 16.448 ns                               ; 228.05 MHz ( period = 4.385 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.121 ns                ;
; 16.448 ns                               ; 228.05 MHz ( period = 4.385 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.121 ns                ;
; 16.448 ns                               ; 228.05 MHz ( period = 4.385 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.121 ns                ;
; 16.448 ns                               ; 228.05 MHz ( period = 4.385 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.121 ns                ;
; 16.448 ns                               ; 228.05 MHz ( period = 4.385 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.121 ns                ;
; 16.448 ns                               ; 228.05 MHz ( period = 4.385 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.121 ns                ;
; 16.478 ns                               ; 229.62 MHz ( period = 4.355 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 4.080 ns                ;
; 16.478 ns                               ; 229.62 MHz ( period = 4.355 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 4.080 ns                ;
; 16.557 ns                               ; 233.86 MHz ( period = 4.276 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.014 ns                ;
; 16.557 ns                               ; 233.86 MHz ( period = 4.276 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.014 ns                ;
; 16.557 ns                               ; 233.86 MHz ( period = 4.276 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.014 ns                ;
; 16.557 ns                               ; 233.86 MHz ( period = 4.276 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.014 ns                ;
; 16.557 ns                               ; 233.86 MHz ( period = 4.276 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.014 ns                ;
; 16.557 ns                               ; 233.86 MHz ( period = 4.276 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.014 ns                ;
; 16.557 ns                               ; 233.86 MHz ( period = 4.276 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.014 ns                ;
; 16.576 ns                               ; 234.91 MHz ( period = 4.257 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.995 ns                ;
; 16.576 ns                               ; 234.91 MHz ( period = 4.257 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.995 ns                ;
; 16.576 ns                               ; 234.91 MHz ( period = 4.257 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.995 ns                ;
; 16.576 ns                               ; 234.91 MHz ( period = 4.257 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.995 ns                ;
; 16.576 ns                               ; 234.91 MHz ( period = 4.257 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.995 ns                ;
; 16.576 ns                               ; 234.91 MHz ( period = 4.257 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.995 ns                ;
; 16.576 ns                               ; 234.91 MHz ( period = 4.257 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.995 ns                ;
; 16.598 ns                               ; 236.13 MHz ( period = 4.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.971 ns                ;
; 16.598 ns                               ; 236.13 MHz ( period = 4.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.971 ns                ;
; 16.598 ns                               ; 236.13 MHz ( period = 4.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.971 ns                ;
; 16.598 ns                               ; 236.13 MHz ( period = 4.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.971 ns                ;
; 16.598 ns                               ; 236.13 MHz ( period = 4.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.971 ns                ;
; 16.598 ns                               ; 236.13 MHz ( period = 4.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.971 ns                ;
; 16.616 ns                               ; 237.14 MHz ( period = 4.217 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.953 ns                ;
; 16.616 ns                               ; 237.14 MHz ( period = 4.217 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.953 ns                ;
; 16.616 ns                               ; 237.14 MHz ( period = 4.217 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.953 ns                ;
; 16.616 ns                               ; 237.14 MHz ( period = 4.217 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.953 ns                ;
; 16.616 ns                               ; 237.14 MHz ( period = 4.217 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.953 ns                ;
; 16.616 ns                               ; 237.14 MHz ( period = 4.217 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.953 ns                ;
; 16.628 ns                               ; 237.81 MHz ( period = 4.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 3.939 ns                ;
; 16.680 ns                               ; 240.79 MHz ( period = 4.153 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.556 ns                 ; 3.876 ns                ;
; 16.706 ns                               ; 242.31 MHz ( period = 4.127 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 3.861 ns                ;
; 16.708 ns                               ; 242.42 MHz ( period = 4.125 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.556 ns                 ; 3.848 ns                ;
; 16.722 ns                               ; 243.25 MHz ( period = 4.111 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 3.845 ns                ;
; 16.723 ns                               ; 243.31 MHz ( period = 4.110 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 3.844 ns                ;
; 16.727 ns                               ; 243.55 MHz ( period = 4.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.842 ns                ;
; 16.770 ns                               ; 246.12 MHz ( period = 4.063 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.799 ns                ;
; 16.770 ns                               ; 246.12 MHz ( period = 4.063 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.799 ns                ;
; 16.770 ns                               ; 246.12 MHz ( period = 4.063 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.799 ns                ;
; 16.770 ns                               ; 246.12 MHz ( period = 4.063 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.799 ns                ;
; 16.770 ns                               ; 246.12 MHz ( period = 4.063 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.799 ns                ;
; 16.770 ns                               ; 246.12 MHz ( period = 4.063 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.799 ns                ;
; 16.775 ns                               ; 246.43 MHz ( period = 4.058 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.796 ns                ;
; 16.775 ns                               ; 246.43 MHz ( period = 4.058 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.796 ns                ;
; 16.775 ns                               ; 246.43 MHz ( period = 4.058 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.796 ns                ;
; 16.775 ns                               ; 246.43 MHz ( period = 4.058 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.796 ns                ;
; 16.775 ns                               ; 246.43 MHz ( period = 4.058 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.796 ns                ;
; 16.775 ns                               ; 246.43 MHz ( period = 4.058 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.796 ns                ;
; 16.775 ns                               ; 246.43 MHz ( period = 4.058 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.796 ns                ;
; 16.856 ns                               ; 251.45 MHz ( period = 3.977 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 3.702 ns                ;
; 16.856 ns                               ; 251.45 MHz ( period = 3.977 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 3.702 ns                ;
; 16.864 ns                               ; 251.95 MHz ( period = 3.969 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 3.694 ns                ;
; 16.878 ns                               ; 252.84 MHz ( period = 3.955 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 3.680 ns                ;
; 16.925 ns                               ; 255.89 MHz ( period = 3.908 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.646 ns                ;
; 16.925 ns                               ; 255.89 MHz ( period = 3.908 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.646 ns                ;
; 16.925 ns                               ; 255.89 MHz ( period = 3.908 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.646 ns                ;
; 16.925 ns                               ; 255.89 MHz ( period = 3.908 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.646 ns                ;
; 16.925 ns                               ; 255.89 MHz ( period = 3.908 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.646 ns                ;
; 16.925 ns                               ; 255.89 MHz ( period = 3.908 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.646 ns                ;
; 16.925 ns                               ; 255.89 MHz ( period = 3.908 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.646 ns                ;
; 16.940 ns                               ; 256.87 MHz ( period = 3.893 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.631 ns                ;
; 16.940 ns                               ; 256.87 MHz ( period = 3.893 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.631 ns                ;
; 16.940 ns                               ; 256.87 MHz ( period = 3.893 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.631 ns                ;
; 16.940 ns                               ; 256.87 MHz ( period = 3.893 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.631 ns                ;
; 16.940 ns                               ; 256.87 MHz ( period = 3.893 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.631 ns                ;
; 16.940 ns                               ; 256.87 MHz ( period = 3.893 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.631 ns                ;
; 16.940 ns                               ; 256.87 MHz ( period = 3.893 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.631 ns                ;
; 16.946 ns                               ; 257.27 MHz ( period = 3.887 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.623 ns                ;
; 16.946 ns                               ; 257.27 MHz ( period = 3.887 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.623 ns                ;
; 16.946 ns                               ; 257.27 MHz ( period = 3.887 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.623 ns                ;
; 16.946 ns                               ; 257.27 MHz ( period = 3.887 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.623 ns                ;
; 16.946 ns                               ; 257.27 MHz ( period = 3.887 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.623 ns                ;
; 16.946 ns                               ; 257.27 MHz ( period = 3.887 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.623 ns                ;
; 16.990 ns                               ; 260.21 MHz ( period = 3.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.556 ns                 ; 3.566 ns                ;
; 17.053 ns                               ; 264.55 MHz ( period = 3.780 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.556 ns                 ; 3.503 ns                ;
; 17.074 ns                               ; 266.03 MHz ( period = 3.759 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 3.484 ns                ;
; 17.074 ns                               ; 266.03 MHz ( period = 3.759 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 3.484 ns                ;
; 17.081 ns                               ; 266.52 MHz ( period = 3.752 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.556 ns                 ; 3.475 ns                ;
; 17.091 ns                               ; 267.24 MHz ( period = 3.742 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.478 ns                ;
; 17.094 ns                               ; 267.45 MHz ( period = 3.739 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.477 ns                ;
; 17.094 ns                               ; 267.45 MHz ( period = 3.739 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.477 ns                ;
; 17.094 ns                               ; 267.45 MHz ( period = 3.739 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.477 ns                ;
; 17.094 ns                               ; 267.45 MHz ( period = 3.739 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.477 ns                ;
; 17.094 ns                               ; 267.45 MHz ( period = 3.739 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.477 ns                ;
; 17.094 ns                               ; 267.45 MHz ( period = 3.739 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.477 ns                ;
; 17.094 ns                               ; 267.45 MHz ( period = 3.739 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.477 ns                ;
; 17.108 ns                               ; 268.46 MHz ( period = 3.725 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.556 ns                 ; 3.448 ns                ;
; 17.155 ns                               ; 271.89 MHz ( period = 3.678 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.414 ns                ;
; 17.167 ns                               ; 272.78 MHz ( period = 3.666 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.402 ns                ;
; 17.167 ns                               ; 272.78 MHz ( period = 3.666 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.402 ns                ;
; 17.167 ns                               ; 272.78 MHz ( period = 3.666 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.402 ns                ;
; 17.167 ns                               ; 272.78 MHz ( period = 3.666 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.402 ns                ;
; 17.167 ns                               ; 272.78 MHz ( period = 3.666 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.402 ns                ;
; 17.167 ns                               ; 272.78 MHz ( period = 3.666 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.402 ns                ;
; 17.224 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 3.334 ns                ;
; 17.224 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 3.334 ns                ;
; 17.228 ns                               ; 277.39 MHz ( period = 3.605 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 3.330 ns                ;
; 17.242 ns                               ; 278.47 MHz ( period = 3.591 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 3.316 ns                ;
; 17.245 ns                               ; 278.71 MHz ( period = 3.588 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.324 ns                ;
; 17.270 ns                               ; 280.66 MHz ( period = 3.563 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.301 ns                ;
; 17.270 ns                               ; 280.66 MHz ( period = 3.563 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.301 ns                ;
; 17.270 ns                               ; 280.66 MHz ( period = 3.563 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.301 ns                ;
; 17.270 ns                               ; 280.66 MHz ( period = 3.563 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.301 ns                ;
; 17.270 ns                               ; 280.66 MHz ( period = 3.563 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.301 ns                ;
; 17.270 ns                               ; 280.66 MHz ( period = 3.563 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.301 ns                ;
; 17.270 ns                               ; 280.66 MHz ( period = 3.563 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.301 ns                ;
; 17.287 ns                               ; 282.01 MHz ( period = 3.546 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.556 ns                 ; 3.269 ns                ;
; 17.363 ns                               ; 288.18 MHz ( period = 3.470 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.556 ns                 ; 3.193 ns                ;
; 17.382 ns                               ; 289.77 MHz ( period = 3.451 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 3.176 ns                ;
; 17.396 ns                               ; 290.95 MHz ( period = 3.437 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 3.162 ns                ;
; 17.413 ns                               ; 292.40 MHz ( period = 3.420 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.158 ns                ;
; 17.413 ns                               ; 292.40 MHz ( period = 3.420 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.158 ns                ;
; 17.413 ns                               ; 292.40 MHz ( period = 3.420 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.158 ns                ;
; 17.413 ns                               ; 292.40 MHz ( period = 3.420 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.158 ns                ;
; 17.413 ns                               ; 292.40 MHz ( period = 3.420 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.158 ns                ;
; 17.413 ns                               ; 292.40 MHz ( period = 3.420 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.158 ns                ;
; 17.413 ns                               ; 292.40 MHz ( period = 3.420 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.158 ns                ;
; 17.421 ns                               ; 293.08 MHz ( period = 3.412 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.148 ns                ;
; 17.439 ns                               ; 294.64 MHz ( period = 3.394 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 3.128 ns                ;
; 17.454 ns                               ; 295.95 MHz ( period = 3.379 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 3.113 ns                ;
; 17.454 ns                               ; 295.95 MHz ( period = 3.379 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 3.113 ns                ;
; 17.464 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 3.103 ns                ;
; 17.467 ns                               ; 297.09 MHz ( period = 3.366 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 3.100 ns                ;
; 17.467 ns                               ; 297.09 MHz ( period = 3.366 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 3.100 ns                ;
; 17.467 ns                               ; 297.09 MHz ( period = 3.366 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 3.100 ns                ;
; 17.482 ns                               ; 298.42 MHz ( period = 3.351 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 3.085 ns                ;
; 17.482 ns                               ; 298.42 MHz ( period = 3.351 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 3.085 ns                ;
; 17.492 ns                               ; 299.31 MHz ( period = 3.341 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 3.075 ns                ;
; 17.495 ns                               ; 299.58 MHz ( period = 3.338 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 3.072 ns                ;
; 17.495 ns                               ; 299.58 MHz ( period = 3.338 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 3.072 ns                ;
; 17.496 ns                               ; 299.67 MHz ( period = 3.337 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.556 ns                 ; 3.060 ns                ;
; 17.519 ns                               ; 301.75 MHz ( period = 3.314 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.050 ns                ;
; 17.558 ns                               ; 305.34 MHz ( period = 3.275 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 3.000 ns                ;
; 17.572 ns                               ; 306.65 MHz ( period = 3.261 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 2.986 ns                ;
; 17.660 ns                               ; 315.16 MHz ( period = 3.173 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.556 ns                 ; 2.896 ns                ;
; 17.673 ns                               ; 316.46 MHz ( period = 3.160 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.896 ns                ;
; 17.703 ns                               ; 319.49 MHz ( period = 3.130 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.866 ns                ;
; 17.749 ns                               ; 324.25 MHz ( period = 3.084 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 2.818 ns                ;
; 17.764 ns                               ; 325.84 MHz ( period = 3.069 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 2.803 ns                ;
; 17.764 ns                               ; 325.84 MHz ( period = 3.069 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 2.803 ns                ;
; 17.766 ns                               ; 326.05 MHz ( period = 3.067 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.803 ns                ;
; 17.774 ns                               ; 326.90 MHz ( period = 3.059 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 2.793 ns                ;
; 17.777 ns                               ; 327.23 MHz ( period = 3.056 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 2.790 ns                ;
; 17.777 ns                               ; 327.23 MHz ( period = 3.056 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 2.790 ns                ;
; 17.793 ns                               ; 328.95 MHz ( period = 3.040 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 2.765 ns                ;
; 17.793 ns                               ; 328.95 MHz ( period = 3.040 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.558 ns                 ; 2.765 ns                ;
; 17.849 ns                               ; 335.12 MHz ( period = 2.984 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.720 ns                ;
; 17.850 ns                               ; 335.23 MHz ( period = 2.983 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.719 ns                ;
; 17.995 ns                               ; 352.36 MHz ( period = 2.838 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.574 ns                ;
; 18.022 ns                               ; 355.75 MHz ( period = 2.811 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.547 ns                ;
; 18.046 ns                               ; 358.81 MHz ( period = 2.787 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 2.521 ns                ;
; 18.061 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 2.506 ns                ;
; 18.061 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 2.506 ns                ;
; 18.071 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 2.496 ns                ;
; 18.074 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 2.493 ns                ;
; 18.074 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.567 ns                 ; 2.493 ns                ;
; 18.100 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.469 ns                ;
; 18.144 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.425 ns                ;
; 18.233 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.336 ns                ;
; 18.319 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.250 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 17.612 ns ; 310.46 MHz ( period = 3.221 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.956 ns                ;
; 17.612 ns ; 310.46 MHz ( period = 3.221 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.956 ns                ;
; 17.612 ns ; 310.46 MHz ( period = 3.221 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.956 ns                ;
; 17.612 ns ; 310.46 MHz ( period = 3.221 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.956 ns                ;
; 17.612 ns ; 310.46 MHz ( period = 3.221 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.956 ns                ;
; 17.612 ns ; 310.46 MHz ( period = 3.221 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.956 ns                ;
; 17.612 ns ; 310.46 MHz ( period = 3.221 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.956 ns                ;
; 17.612 ns ; 310.46 MHz ( period = 3.221 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.956 ns                ;
; 17.820 ns ; 331.90 MHz ( period = 3.013 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.749 ns                ;
; 17.820 ns ; 331.90 MHz ( period = 3.013 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.749 ns                ;
; 17.820 ns ; 331.90 MHz ( period = 3.013 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.749 ns                ;
; 17.820 ns ; 331.90 MHz ( period = 3.013 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.749 ns                ;
; 17.820 ns ; 331.90 MHz ( period = 3.013 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.749 ns                ;
; 17.820 ns ; 331.90 MHz ( period = 3.013 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.749 ns                ;
; 17.820 ns ; 331.90 MHz ( period = 3.013 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.749 ns                ;
; 17.820 ns ; 331.90 MHz ( period = 3.013 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.749 ns                ;
; 18.209 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.359 ns                ;
; 18.209 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.359 ns                ;
; 18.209 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.359 ns                ;
; 18.209 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.359 ns                ;
; 18.209 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.359 ns                ;
; 18.209 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.359 ns                ;
; 18.209 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.359 ns                ;
; 18.209 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.359 ns                ;
; 18.417 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.152 ns                ;
; 18.417 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.152 ns                ;
; 18.417 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.152 ns                ;
; 18.417 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.152 ns                ;
; 18.417 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.152 ns                ;
; 18.417 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.152 ns                ;
; 18.417 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.152 ns                ;
; 18.417 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.152 ns                ;
; 19.303 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.266 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -12.041 ns                              ; temp_Merc_serialno[2]                                                                                                           ; Merc_serialno[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.789 ns                  ; 0.748 ns                 ;
; -12.036 ns                              ; temp_Penny_serialno[7]                                                                                                          ; Penny_serialno[7]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.789 ns                  ; 0.753 ns                 ;
; -11.829 ns                              ; halt_flag                                                                                                                       ; Tx_fifo_enable                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.455 ns                  ; 2.626 ns                 ;
; -11.822 ns                              ; spectrum_data[1]                                                                                                                ; spectrum[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.790 ns                  ; 0.968 ns                 ;
; -11.743 ns                              ; spectrum_data[13]                                                                                                               ; spectrum[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.790 ns                  ; 1.047 ns                 ;
; -11.734 ns                              ; temp_Penny_serialno[5]                                                                                                          ; Penny_serialno[5]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.788 ns                  ; 1.054 ns                 ;
; -11.731 ns                              ; spectrum_data[6]                                                                                                                ; spectrum[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.790 ns                  ; 1.059 ns                 ;
; -11.580 ns                              ; temp_Penny_serialno[3]                                                                                                          ; Penny_serialno[3]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.788 ns                  ; 1.208 ns                 ;
; -11.498 ns                              ; halt_flag                                                                                                                       ; Tx_aclr                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.410 ns                  ; 2.912 ns                 ;
; -11.410 ns                              ; spectrum_data[8]                                                                                                                ; spectrum[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.791 ns                  ; 1.381 ns                 ;
; -11.409 ns                              ; spectrum_data[14]                                                                                                               ; spectrum[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.798 ns                  ; 1.389 ns                 ;
; -11.402 ns                              ; temp_Merc_serialno[6]                                                                                                           ; Merc_serialno[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.792 ns                  ; 1.390 ns                 ;
; -11.400 ns                              ; temp_Merc_serialno[0]                                                                                                           ; Merc_serialno[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.792 ns                  ; 1.392 ns                 ;
; -11.384 ns                              ; spectrum_data[0]                                                                                                                ; spectrum[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.786 ns                  ; 1.402 ns                 ;
; -11.368 ns                              ; temp_Merc_serialno[7]                                                                                                           ; Merc_serialno[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.786 ns                  ; 1.418 ns                 ;
; -11.342 ns                              ; spectrum_data[15]                                                                                                               ; spectrum[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.795 ns                  ; 1.453 ns                 ;
; -11.339 ns                              ; spectrum_data[11]                                                                                                               ; spectrum[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.795 ns                  ; 1.456 ns                 ;
; -11.338 ns                              ; temp_Merc_serialno[4]                                                                                                           ; Merc_serialno[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.795 ns                  ; 1.457 ns                 ;
; -11.337 ns                              ; spectrum_data[9]                                                                                                                ; spectrum[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.795 ns                  ; 1.458 ns                 ;
; -11.317 ns                              ; temp_Penny_serialno[6]                                                                                                          ; Penny_serialno[6]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.781 ns                  ; 1.464 ns                 ;
; -11.214 ns                              ; temp_Merc_serialno[3]                                                                                                           ; Merc_serialno[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.786 ns                  ; 1.572 ns                 ;
; -11.195 ns                              ; halt_flag                                                                                                                       ; loop_counter[5]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.410 ns                  ; 3.215 ns                 ;
; -11.195 ns                              ; halt_flag                                                                                                                       ; loop_counter[6]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.410 ns                  ; 3.215 ns                 ;
; -11.195 ns                              ; halt_flag                                                                                                                       ; loop_counter[4]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.410 ns                  ; 3.215 ns                 ;
; -11.195 ns                              ; halt_flag                                                                                                                       ; AD_state[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.410 ns                  ; 3.215 ns                 ;
; -11.178 ns                              ; spectrum_data[12]                                                                                                               ; spectrum[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.795 ns                  ; 1.617 ns                 ;
; -11.173 ns                              ; temp_Penny_serialno[0]                                                                                                          ; Penny_serialno[0]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.781 ns                  ; 1.608 ns                 ;
; -11.061 ns                              ; halt_flag                                                                                                                       ; q[9]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.436 ns                  ; 3.375 ns                 ;
; -11.025 ns                              ; spectrum_data[4]                                                                                                                ; spectrum[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.774 ns                  ; 1.749 ns                 ;
; -11.002 ns                              ; spectrum_data[7]                                                                                                                ; spectrum[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.794 ns                  ; 1.792 ns                 ;
; -10.982 ns                              ; halt_flag                                                                                                                       ; q[10]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.427 ns                  ; 3.445 ns                 ;
; -10.982 ns                              ; halt_flag                                                                                                                       ; q[11]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.427 ns                  ; 3.445 ns                 ;
; -10.982 ns                              ; halt_flag                                                                                                                       ; q[0]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.427 ns                  ; 3.445 ns                 ;
; -10.923 ns                              ; temp_Penny_serialno[4]                                                                                                          ; Penny_serialno[4]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.776 ns                  ; 1.853 ns                 ;
; -10.876 ns                              ; temp_Merc_serialno[1]                                                                                                           ; Merc_serialno[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.774 ns                  ; 1.898 ns                 ;
; -10.851 ns                              ; spectrum_data[5]                                                                                                                ; spectrum[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.774 ns                  ; 1.923 ns                 ;
; -10.507 ns                              ; halt_flag                                                                                                                       ; q[5]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.412 ns                  ; 3.905 ns                 ;
; -10.507 ns                              ; halt_flag                                                                                                                       ; q[6]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.412 ns                  ; 3.905 ns                 ;
; -10.282 ns                              ; spectrum_data[10]                                                                                                               ; spectrum[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.817 ns                  ; 2.535 ns                 ;
; -10.164 ns                              ; halt_flag                                                                                                                       ; q[8]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.416 ns                  ; 4.252 ns                 ;
; -10.164 ns                              ; halt_flag                                                                                                                       ; q[7]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.416 ns                  ; 4.252 ns                 ;
; -10.104 ns                              ; halt_flag                                                                                                                       ; AD_state[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.439 ns                  ; 4.335 ns                 ;
; -10.104 ns                              ; halt_flag                                                                                                                       ; AD_state[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.439 ns                  ; 4.335 ns                 ;
; -10.104 ns                              ; halt_flag                                                                                                                       ; AD_state[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.439 ns                  ; 4.335 ns                 ;
; -10.104 ns                              ; halt_flag                                                                                                                       ; AD_state[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.439 ns                  ; 4.335 ns                 ;
; -9.714 ns                               ; halt_flag                                                                                                                       ; loop_counter[2]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.408 ns                  ; 4.694 ns                 ;
; -9.714 ns                               ; halt_flag                                                                                                                       ; loop_counter[0]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.408 ns                  ; 4.694 ns                 ;
; -9.714 ns                               ; halt_flag                                                                                                                       ; loop_counter[3]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.408 ns                  ; 4.694 ns                 ;
; -9.714 ns                               ; halt_flag                                                                                                                       ; loop_counter[1]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.408 ns                  ; 4.694 ns                 ;
; -9.680 ns                               ; halt_flag                                                                                                                       ; register[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.416 ns                  ; 4.736 ns                 ;
; -9.610 ns                               ; halt_flag                                                                                                                       ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.416 ns                  ; 4.806 ns                 ;
; -9.484 ns                               ; halt_flag                                                                                                                       ; AD_state[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.411 ns                  ; 4.927 ns                 ;
; -9.484 ns                               ; halt_flag                                                                                                                       ; AD_state[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.411 ns                  ; 4.927 ns                 ;
; -9.428 ns                               ; halt_flag                                                                                                                       ; q[15]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.438 ns                  ; 5.010 ns                 ;
; -9.428 ns                               ; halt_flag                                                                                                                       ; q[14]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.438 ns                  ; 5.010 ns                 ;
; -9.428 ns                               ; halt_flag                                                                                                                       ; q[13]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.438 ns                  ; 5.010 ns                 ;
; -9.314 ns                               ; halt_flag                                                                                                                       ; q[2]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.429 ns                  ; 5.115 ns                 ;
; -9.314 ns                               ; halt_flag                                                                                                                       ; q[1]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.429 ns                  ; 5.115 ns                 ;
; -9.314 ns                               ; halt_flag                                                                                                                       ; q[3]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.429 ns                  ; 5.115 ns                 ;
; -9.314 ns                               ; halt_flag                                                                                                                       ; q[12]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.429 ns                  ; 5.115 ns                 ;
; -9.314 ns                               ; halt_flag                                                                                                                       ; q[4]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.429 ns                  ; 5.115 ns                 ;
; -9.013 ns                               ; halt_flag                                                                                                                       ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.439 ns                  ; 5.426 ns                 ;
; -8.937 ns                               ; halt_flag                                                                                                                       ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.446 ns                  ; 5.509 ns                 ;
; -8.918 ns                               ; halt_flag                                                                                                                       ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.439 ns                  ; 5.521 ns                 ;
; -8.881 ns                               ; halt_flag                                                                                                                       ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.427 ns                  ; 5.546 ns                 ;
; -8.792 ns                               ; halt_flag                                                                                                                       ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.438 ns                  ; 5.646 ns                 ;
; -8.757 ns                               ; halt_flag                                                                                                                       ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.412 ns                  ; 5.655 ns                 ;
; -8.726 ns                               ; halt_flag                                                                                                                       ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.412 ns                  ; 5.686 ns                 ;
; -8.632 ns                               ; halt_flag                                                                                                                       ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.427 ns                  ; 5.795 ns                 ;
; -8.527 ns                               ; halt_flag                                                                                                                       ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.434 ns                  ; 5.907 ns                 ;
; -8.206 ns                               ; halt_flag                                                                                                                       ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.418 ns                  ; 6.212 ns                 ;
; -8.120 ns                               ; halt_flag                                                                                                                       ; register[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.427 ns                  ; 6.307 ns                 ;
; -7.791 ns                               ; halt_flag                                                                                                                       ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.430 ns                  ; 6.639 ns                 ;
; -7.669 ns                               ; halt_flag                                                                                                                       ; register[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.418 ns                  ; 6.749 ns                 ;
; -7.430 ns                               ; halt_flag                                                                                                                       ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.430 ns                  ; 7.000 ns                 ;
; -6.937 ns                               ; Speed[1]                                                                                                                        ; DFS1~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 9.651 ns                   ; 2.714 ns                 ;
; -6.283 ns                               ; halt_flag                                                                                                                       ; Tx_control_0[2]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 14.411 ns                  ; 8.128 ns                 ;
; -5.958 ns                               ; AK_reset~reg0                                                                                                                   ; DFS1~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.450 ns                   ; 1.492 ns                 ;
; -5.709 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[5]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.736 ns                 ;
; -5.708 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0]                                 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.737 ns                 ;
; -5.708 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[9]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.737 ns                 ;
; -5.707 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[4]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.738 ns                 ;
; -5.706 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[2]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.739 ns                 ;
; -5.702 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[0]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.743 ns                 ;
; -5.702 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[8]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.743 ns                 ;
; -5.701 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.744 ns                 ;
; -5.696 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.749 ns                 ;
; -5.650 ns                               ; mic                                                                                                                             ; Tx_q[0]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.161 ns                  ; 6.511 ns                 ;
; -5.553 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.892 ns                 ;
; -5.552 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.893 ns                 ;
; -5.552 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.893 ns                 ;
; -5.551 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.894 ns                 ;
; -5.543 ns                               ; q[10]                                                                                                                           ; q[11]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.902 ns                 ;
; -5.542 ns                               ; q[14]                                                                                                                           ; q[15]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.903 ns                 ;
; -5.539 ns                               ; q[2]                                                                                                                            ; q[3]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.906 ns                 ;
; -5.538 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[2]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[2]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.907 ns                 ;
; -5.530 ns                               ; q[1]                                                                                                                            ; q[2]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.915 ns                 ;
; -5.530 ns                               ; q[3]                                                                                                                            ; q[4]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.915 ns                 ;
; -5.527 ns                               ; q[7]                                                                                                                            ; q[8]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.918 ns                 ;
; -5.525 ns                               ; q[5]                                                                                                                            ; q[6]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.920 ns                 ;
; -5.483 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[0]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[0]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 0.962 ns                 ;
; -5.398 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[1]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[1]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.047 ns                 ;
; -5.394 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[11]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[11]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.051 ns                 ;
; -5.393 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[8]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[8]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.052 ns                 ;
; -5.390 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[5]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[5]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.055 ns                 ;
; -5.389 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[10]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.056 ns                 ;
; -5.380 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[3]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.446 ns                   ; 1.066 ns                 ;
; -5.367 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[7]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.446 ns                   ; 1.079 ns                 ;
; -5.343 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[11]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.444 ns                   ; 1.101 ns                 ;
; -5.337 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[8]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.446 ns                   ; 1.109 ns                 ;
; -5.337 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[9]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.442 ns                   ; 1.105 ns                 ;
; -5.292 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.153 ns                 ;
; -5.291 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.154 ns                 ;
; -5.289 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.156 ns                 ;
; -5.285 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[1]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.444 ns                   ; 1.159 ns                 ;
; -5.278 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.167 ns                 ;
; -5.265 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.180 ns                 ;
; -5.257 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.188 ns                 ;
; -5.256 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.189 ns                 ;
; -5.245 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.200 ns                 ;
; -5.243 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[6]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.202 ns                 ;
; -5.209 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[3]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.442 ns                   ; 1.233 ns                 ;
; -5.209 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.236 ns                 ;
; -5.209 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.236 ns                 ;
; -5.202 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.243 ns                 ;
; -5.199 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.246 ns                 ;
; -5.196 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.249 ns                 ;
; -5.135 ns                               ; temp_Merc_serialno[4]                                                                                                           ; temp_Merc_serialno[4]                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.310 ns                 ;
; -5.135 ns                               ; temp_Penny_serialno[4]                                                                                                          ; temp_Penny_serialno[4]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.310 ns                 ;
; -5.130 ns                               ; temp_Merc_serialno[2]                                                                                                           ; temp_Merc_serialno[2]                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.315 ns                 ;
; -5.129 ns                               ; temp_Merc_serialno[3]                                                                                                           ; temp_Merc_serialno[3]                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.316 ns                 ;
; -5.129 ns                               ; spectrum_data[10]                                                                                                               ; spectrum_data[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.316 ns                 ;
; -5.124 ns                               ; temp_Penny_power[1]                                                                                                             ; temp_Penny_power[1]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.321 ns                 ;
; -5.123 ns                               ; temp_Merc_serialno[0]                                                                                                           ; temp_Merc_serialno[0]                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.322 ns                 ;
; -5.121 ns                               ; spectrum_data[6]                                                                                                                ; spectrum_data[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.324 ns                 ;
; -5.119 ns                               ; temp_Penny_power[3]                                                                                                             ; temp_Penny_power[3]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.326 ns                 ;
; -5.118 ns                               ; spectrum_data[0]                                                                                                                ; spectrum_data[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.327 ns                 ;
; -5.117 ns                               ; spectrum_data[4]                                                                                                                ; spectrum_data[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.328 ns                 ;
; -5.117 ns                               ; spectrum_data[12]                                                                                                               ; spectrum_data[12]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.328 ns                 ;
; -5.110 ns                               ; temp_Penny_serialno[0]                                                                                                          ; temp_Penny_serialno[0]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.335 ns                 ;
; -5.105 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[6]                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.340 ns                 ;
; -5.066 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.537 ns                   ; 1.471 ns                 ;
; -5.035 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.537 ns                   ; 1.502 ns                 ;
; -5.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.537 ns                   ; 1.505 ns                 ;
; -5.032 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.537 ns                   ; 1.505 ns                 ;
; -5.031 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.529 ns                   ; 1.498 ns                 ;
; -5.030 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.537 ns                   ; 1.507 ns                 ;
; -4.980 ns                               ; spectrum_data[15]                                                                                                               ; spectrum_data[15]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.465 ns                 ;
; -4.974 ns                               ; spectrum_data[9]                                                                                                                ; spectrum_data[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.471 ns                 ;
; -4.971 ns                               ; temp_Merc_serialno[1]                                                                                                           ; temp_Merc_serialno[1]                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.474 ns                 ;
; -4.967 ns                               ; temp_Penny_serialno[6]                                                                                                          ; temp_Penny_serialno[6]                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.478 ns                 ;
; -4.961 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.484 ns                 ;
; -4.952 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.493 ns                 ;
; -4.951 ns                               ; AD_state[2]                                                                                                                     ; AD_state[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.494 ns                 ;
; -4.943 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[6]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.502 ns                 ;
; -4.942 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.537 ns                   ; 1.595 ns                 ;
; -4.941 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.504 ns                 ;
; -4.941 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.504 ns                 ;
; -4.921 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[6]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.438 ns                   ; 1.517 ns                 ;
; -4.914 ns                               ; bits[2]                                                                                                                         ; bits[2]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.531 ns                 ;
; -4.889 ns                               ; AK_reset~reg0                                                                                                                   ; AD_state[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 9.358 ns                   ; 4.469 ns                 ;
; -4.887 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.558 ns                 ;
; -4.884 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.561 ns                 ;
; -4.874 ns                               ; q[13]                                                                                                                           ; q[14]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.571 ns                 ;
; -4.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[10]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.442 ns                   ; 1.596 ns                 ;
; -4.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[5]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.441 ns                   ; 1.595 ns                 ;
; -4.825 ns                               ; spectrum_state~7                                                                                                                ; bits[2]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.444 ns                   ; 1.619 ns                 ;
; -4.819 ns                               ; temp_Penny_power[8]                                                                                                             ; temp_Penny_power[8]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.626 ns                 ;
; -4.809 ns                               ; spectrum_data[2]                                                                                                                ; spectrum_data[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.636 ns                 ;
; -4.801 ns                               ; q[12]                                                                                                                           ; q[13]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.454 ns                   ; 1.653 ns                 ;
; -4.800 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.645 ns                 ;
; -4.779 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.666 ns                 ;
; -4.779 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.666 ns                 ;
; -4.778 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.667 ns                 ;
; -4.776 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.669 ns                 ;
; -4.768 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[1]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.438 ns                   ; 1.670 ns                 ;
; -4.732 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.713 ns                 ;
; -4.723 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.722 ns                 ;
; -4.720 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.725 ns                 ;
; -4.717 ns                               ; bits[1]                                                                                                                         ; bits[2]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.728 ns                 ;
; -4.714 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.731 ns                 ;
; -4.713 ns                               ; AD_state[5]                                                                                                                     ; AD_state[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.732 ns                 ;
; -4.693 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.752 ns                 ;
; -4.693 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.752 ns                 ;
; -4.692 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.753 ns                 ;
; -4.690 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.755 ns                 ;
; -4.667 ns                               ; spectrum_state~7                                                                                                                ; spectrum_state~9                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.778 ns                 ;
; -4.666 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.537 ns                   ; 1.871 ns                 ;
; -4.665 ns                               ; temp_Penny_power[5]                                                                                                             ; temp_Penny_power[5]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.780 ns                 ;
; -4.652 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[7]                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.446 ns                   ; 1.794 ns                 ;
; -4.651 ns                               ; bits[0]                                                                                                                         ; bits[2]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.794 ns                 ;
; -4.642 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.529 ns                   ; 1.887 ns                 ;
; -4.634 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.811 ns                 ;
; -4.633 ns                               ; AD_state[3]                                                                                                                     ; AD_state[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.812 ns                 ;
; -4.631 ns                               ; AK_reset~reg0                                                                                                                   ; spec~13                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 9.398 ns                   ; 4.767 ns                 ;
; -4.628 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.817 ns                 ;
; -4.619 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.445 ns                   ; 1.826 ns                 ;
; -4.618 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg5 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.529 ns                   ; 1.911 ns                 ;
; -4.613 ns                               ; Tx_control_0[2]                                                                                                                 ; Tx_control_2[7]_OTERM1                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.481 ns                   ; 1.868 ns                 ;
; -4.611 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.529 ns                   ; 1.918 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -10.754 ns                              ; temp_Merc_serialno[2]                                                                                                           ; Merc_serialno[2]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.502 ns                  ; 0.748 ns                 ;
; -10.749 ns                              ; temp_Penny_serialno[7]                                                                                                          ; Penny_serialno[7]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.502 ns                  ; 0.753 ns                 ;
; -10.535 ns                              ; spectrum_data[1]                                                                                                                ; spectrum[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.503 ns                  ; 0.968 ns                 ;
; -10.456 ns                              ; spectrum_data[13]                                                                                                               ; spectrum[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.503 ns                  ; 1.047 ns                 ;
; -10.447 ns                              ; temp_Penny_serialno[5]                                                                                                          ; Penny_serialno[5]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.501 ns                  ; 1.054 ns                 ;
; -10.444 ns                              ; spectrum_data[6]                                                                                                                ; spectrum[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.503 ns                  ; 1.059 ns                 ;
; -10.293 ns                              ; temp_Penny_serialno[3]                                                                                                          ; Penny_serialno[3]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.501 ns                  ; 1.208 ns                 ;
; -10.123 ns                              ; spectrum_data[8]                                                                                                                ; spectrum[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.504 ns                  ; 1.381 ns                 ;
; -10.122 ns                              ; spectrum_data[14]                                                                                                               ; spectrum[14]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.511 ns                  ; 1.389 ns                 ;
; -10.115 ns                              ; temp_Merc_serialno[6]                                                                                                           ; Merc_serialno[6]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.505 ns                  ; 1.390 ns                 ;
; -10.113 ns                              ; temp_Merc_serialno[0]                                                                                                           ; Merc_serialno[0]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.505 ns                  ; 1.392 ns                 ;
; -10.097 ns                              ; spectrum_data[0]                                                                                                                ; spectrum[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.499 ns                  ; 1.402 ns                 ;
; -10.081 ns                              ; temp_Merc_serialno[7]                                                                                                           ; Merc_serialno[7]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.499 ns                  ; 1.418 ns                 ;
; -10.055 ns                              ; spectrum_data[15]                                                                                                               ; spectrum[15]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.508 ns                  ; 1.453 ns                 ;
; -10.052 ns                              ; spectrum_data[11]                                                                                                               ; spectrum[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.508 ns                  ; 1.456 ns                 ;
; -10.051 ns                              ; temp_Merc_serialno[4]                                                                                                           ; Merc_serialno[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.508 ns                  ; 1.457 ns                 ;
; -10.050 ns                              ; spectrum_data[9]                                                                                                                ; spectrum[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.508 ns                  ; 1.458 ns                 ;
; -10.030 ns                              ; temp_Penny_serialno[6]                                                                                                          ; Penny_serialno[6]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.494 ns                  ; 1.464 ns                 ;
; -9.927 ns                               ; temp_Merc_serialno[3]                                                                                                           ; Merc_serialno[3]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.499 ns                  ; 1.572 ns                 ;
; -9.891 ns                               ; spectrum_data[12]                                                                                                               ; spectrum[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.508 ns                  ; 1.617 ns                 ;
; -9.886 ns                               ; temp_Penny_serialno[0]                                                                                                          ; Penny_serialno[0]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.494 ns                  ; 1.608 ns                 ;
; -9.738 ns                               ; spectrum_data[4]                                                                                                                ; spectrum[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.487 ns                  ; 1.749 ns                 ;
; -9.715 ns                               ; spectrum_data[7]                                                                                                                ; spectrum[7]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.507 ns                  ; 1.792 ns                 ;
; -9.636 ns                               ; temp_Penny_serialno[4]                                                                                                          ; Penny_serialno[4]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.489 ns                  ; 1.853 ns                 ;
; -9.589 ns                               ; temp_Merc_serialno[1]                                                                                                           ; Merc_serialno[1]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.487 ns                  ; 1.898 ns                 ;
; -9.564 ns                               ; spectrum_data[5]                                                                                                                ; spectrum[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.487 ns                  ; 1.923 ns                 ;
; -8.995 ns                               ; spectrum_data[10]                                                                                                               ; spectrum[10]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.530 ns                  ; 2.535 ns                 ;
; -4.671 ns                               ; AK_reset~reg0                                                                                                                   ; DFS1~reg0                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.163 ns                   ; 1.492 ns                 ;
; -4.422 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[5]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.736 ns                 ;
; -4.421 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0]                                 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.737 ns                 ;
; -4.421 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[9]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.737 ns                 ;
; -4.420 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[4]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.738 ns                 ;
; -4.419 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[2]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.739 ns                 ;
; -4.415 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[0]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.743 ns                 ;
; -4.415 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[8]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.743 ns                 ;
; -4.414 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.744 ns                 ;
; -4.409 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.749 ns                 ;
; -4.266 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.892 ns                 ;
; -4.265 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.893 ns                 ;
; -4.265 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.893 ns                 ;
; -4.264 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.894 ns                 ;
; -4.256 ns                               ; q[10]                                                                                                                           ; q[11]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.902 ns                 ;
; -4.255 ns                               ; q[14]                                                                                                                           ; q[15]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.903 ns                 ;
; -4.252 ns                               ; q[2]                                                                                                                            ; q[3]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.906 ns                 ;
; -4.251 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[2]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.907 ns                 ;
; -4.243 ns                               ; q[1]                                                                                                                            ; q[2]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.915 ns                 ;
; -4.243 ns                               ; q[3]                                                                                                                            ; q[4]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.915 ns                 ;
; -4.240 ns                               ; q[7]                                                                                                                            ; q[8]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.918 ns                 ;
; -4.238 ns                               ; q[5]                                                                                                                            ; q[6]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.920 ns                 ;
; -4.196 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[0]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[0]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 0.962 ns                 ;
; -4.111 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[1]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.047 ns                 ;
; -4.107 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[11]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[11]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.051 ns                 ;
; -4.106 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[8]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.052 ns                 ;
; -4.103 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[5]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.055 ns                 ;
; -4.102 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[10]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.056 ns                 ;
; -4.093 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[3]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.159 ns                   ; 1.066 ns                 ;
; -4.080 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[7]                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.159 ns                   ; 1.079 ns                 ;
; -4.056 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[11]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.157 ns                   ; 1.101 ns                 ;
; -4.050 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[8]                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.159 ns                   ; 1.109 ns                 ;
; -4.050 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[9]                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.155 ns                   ; 1.105 ns                 ;
; -4.005 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.153 ns                 ;
; -4.004 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.154 ns                 ;
; -4.002 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.156 ns                 ;
; -3.998 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[1]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.157 ns                   ; 1.159 ns                 ;
; -3.991 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.167 ns                 ;
; -3.978 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.180 ns                 ;
; -3.970 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.188 ns                 ;
; -3.969 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.189 ns                 ;
; -3.958 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.200 ns                 ;
; -3.956 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[6]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.202 ns                 ;
; -3.922 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[3]                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.155 ns                   ; 1.233 ns                 ;
; -3.922 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.236 ns                 ;
; -3.922 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.236 ns                 ;
; -3.915 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.243 ns                 ;
; -3.912 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.246 ns                 ;
; -3.909 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.249 ns                 ;
; -3.848 ns                               ; temp_Merc_serialno[4]                                                                                                           ; temp_Merc_serialno[4]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.310 ns                 ;
; -3.848 ns                               ; temp_Penny_serialno[4]                                                                                                          ; temp_Penny_serialno[4]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.310 ns                 ;
; -3.843 ns                               ; temp_Merc_serialno[2]                                                                                                           ; temp_Merc_serialno[2]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.315 ns                 ;
; -3.842 ns                               ; temp_Merc_serialno[3]                                                                                                           ; temp_Merc_serialno[3]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.316 ns                 ;
; -3.842 ns                               ; spectrum_data[10]                                                                                                               ; spectrum_data[10]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.316 ns                 ;
; -3.837 ns                               ; temp_Penny_power[1]                                                                                                             ; temp_Penny_power[1]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.321 ns                 ;
; -3.836 ns                               ; temp_Merc_serialno[0]                                                                                                           ; temp_Merc_serialno[0]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.322 ns                 ;
; -3.834 ns                               ; spectrum_data[6]                                                                                                                ; spectrum_data[6]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.324 ns                 ;
; -3.832 ns                               ; temp_Penny_power[3]                                                                                                             ; temp_Penny_power[3]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.326 ns                 ;
; -3.831 ns                               ; spectrum_data[0]                                                                                                                ; spectrum_data[0]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.327 ns                 ;
; -3.830 ns                               ; spectrum_data[4]                                                                                                                ; spectrum_data[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.328 ns                 ;
; -3.830 ns                               ; spectrum_data[12]                                                                                                               ; spectrum_data[12]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.328 ns                 ;
; -3.823 ns                               ; temp_Penny_serialno[0]                                                                                                          ; temp_Penny_serialno[0]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.335 ns                 ;
; -3.818 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[6]                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.340 ns                 ;
; -3.779 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.250 ns                   ; 1.471 ns                 ;
; -3.748 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.250 ns                   ; 1.502 ns                 ;
; -3.745 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.250 ns                   ; 1.505 ns                 ;
; -3.745 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.250 ns                   ; 1.505 ns                 ;
; -3.744 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg7 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.242 ns                   ; 1.498 ns                 ;
; -3.743 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.250 ns                   ; 1.507 ns                 ;
; -3.693 ns                               ; spectrum_data[15]                                                                                                               ; spectrum_data[15]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.465 ns                 ;
; -3.687 ns                               ; spectrum_data[9]                                                                                                                ; spectrum_data[9]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.471 ns                 ;
; -3.684 ns                               ; temp_Merc_serialno[1]                                                                                                           ; temp_Merc_serialno[1]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.474 ns                 ;
; -3.680 ns                               ; temp_Penny_serialno[6]                                                                                                          ; temp_Penny_serialno[6]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.478 ns                 ;
; -3.674 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.484 ns                 ;
; -3.665 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.493 ns                 ;
; -3.664 ns                               ; AD_state[2]                                                                                                                     ; AD_state[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.494 ns                 ;
; -3.656 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.502 ns                 ;
; -3.655 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.250 ns                   ; 1.595 ns                 ;
; -3.654 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.504 ns                 ;
; -3.654 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.504 ns                 ;
; -3.634 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[6]                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.151 ns                   ; 1.517 ns                 ;
; -3.627 ns                               ; bits[2]                                                                                                                         ; bits[2]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.531 ns                 ;
; -3.602 ns                               ; AK_reset~reg0                                                                                                                   ; AD_state[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.071 ns                   ; 4.469 ns                 ;
; -3.600 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.558 ns                 ;
; -3.597 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.561 ns                 ;
; -3.587 ns                               ; q[13]                                                                                                                           ; q[14]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.571 ns                 ;
; -3.559 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[10]                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.155 ns                   ; 1.596 ns                 ;
; -3.559 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[5]                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.154 ns                   ; 1.595 ns                 ;
; -3.538 ns                               ; spectrum_state~7                                                                                                                ; bits[2]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.157 ns                   ; 1.619 ns                 ;
; -3.532 ns                               ; temp_Penny_power[8]                                                                                                             ; temp_Penny_power[8]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.626 ns                 ;
; -3.522 ns                               ; spectrum_data[2]                                                                                                                ; spectrum_data[2]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.636 ns                 ;
; -3.514 ns                               ; q[12]                                                                                                                           ; q[13]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.167 ns                   ; 1.653 ns                 ;
; -3.513 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.645 ns                 ;
; -3.492 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.666 ns                 ;
; -3.492 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.666 ns                 ;
; -3.491 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.667 ns                 ;
; -3.489 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.669 ns                 ;
; -3.481 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[1]                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.151 ns                   ; 1.670 ns                 ;
; -3.445 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.713 ns                 ;
; -3.436 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.722 ns                 ;
; -3.433 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.725 ns                 ;
; -3.430 ns                               ; bits[1]                                                                                                                         ; bits[2]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.728 ns                 ;
; -3.427 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.731 ns                 ;
; -3.426 ns                               ; AD_state[5]                                                                                                                     ; AD_state[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.732 ns                 ;
; -3.406 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.752 ns                 ;
; -3.406 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.752 ns                 ;
; -3.405 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.753 ns                 ;
; -3.403 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.755 ns                 ;
; -3.380 ns                               ; spectrum_state~7                                                                                                                ; spectrum_state~9                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.778 ns                 ;
; -3.379 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.250 ns                   ; 1.871 ns                 ;
; -3.378 ns                               ; temp_Penny_power[5]                                                                                                             ; temp_Penny_power[5]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.780 ns                 ;
; -3.365 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[7]                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.159 ns                   ; 1.794 ns                 ;
; -3.364 ns                               ; bits[0]                                                                                                                         ; bits[2]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.794 ns                 ;
; -3.355 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg8 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.242 ns                   ; 1.887 ns                 ;
; -3.347 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.811 ns                 ;
; -3.346 ns                               ; AD_state[3]                                                                                                                     ; AD_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.812 ns                 ;
; -3.344 ns                               ; AK_reset~reg0                                                                                                                   ; spec~13                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.111 ns                   ; 4.767 ns                 ;
; -3.341 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.817 ns                 ;
; -3.332 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.826 ns                 ;
; -3.331 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg5 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.242 ns                   ; 1.911 ns                 ;
; -3.326 ns                               ; Tx_control_0[2]                                                                                                                 ; Tx_control_2[7]_OTERM1                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.194 ns                   ; 1.868 ns                 ;
; -3.324 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.242 ns                   ; 1.918 ns                 ;
; -3.324 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.242 ns                   ; 1.918 ns                 ;
; -3.320 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.838 ns                 ;
; -3.319 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.839 ns                 ;
; -3.318 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.233 ns                   ; 1.915 ns                 ;
; -3.317 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.841 ns                 ;
; -3.315 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.233 ns                   ; 1.918 ns                 ;
; -3.312 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.233 ns                   ; 1.921 ns                 ;
; -3.309 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.233 ns                   ; 1.924 ns                 ;
; -3.308 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.233 ns                   ; 1.925 ns                 ;
; -3.304 ns                               ; spectrum_state~8                                                                                                                ; bits[1]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.157 ns                   ; 1.853 ns                 ;
; -3.296 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.862 ns                 ;
; -3.292 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.214 ns                   ; 1.922 ns                 ;
; -3.291 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.233 ns                   ; 1.942 ns                 ;
; -3.281 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[11]                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.151 ns                   ; 1.870 ns                 ;
; -3.280 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.214 ns                   ; 1.934 ns                 ;
; -3.278 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.214 ns                   ; 1.936 ns                 ;
; -3.274 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.214 ns                   ; 1.940 ns                 ;
; -3.267 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.214 ns                   ; 1.947 ns                 ;
; -3.266 ns                               ; spectrum_state~9                                                                                                                ; spectrum_state~9                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.892 ns                 ;
; -3.263 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg6 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.242 ns                   ; 1.979 ns                 ;
; -3.261 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.897 ns                 ;
; -3.255 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.903 ns                 ;
; -3.255 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.903 ns                 ;
; -3.246 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.912 ns                 ;
; -3.245 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.250 ns                   ; 2.005 ns                 ;
; -3.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.921 ns                 ;
; -3.234 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.924 ns                 ;
; -3.233 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.925 ns                 ;
; -3.231 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.927 ns                 ;
; -3.225 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.233 ns                   ; 2.008 ns                 ;
; -3.209 ns                               ; Penny_serialno[2]                                                                                                               ; Tx_control_3[2]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.946 ns                   ; 0.737 ns                 ;
; -3.209 ns                               ; Penny_serialno[1]                                                                                                               ; Tx_control_3[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.946 ns                   ; 0.737 ns                 ;
; -3.209 ns                               ; spectrum[1]                                                                                                                     ; EP4_data[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.946 ns                   ; 0.737 ns                 ;
; -3.208 ns                               ; spectrum[11]                                                                                                                    ; EP4_data[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.946 ns                   ; 0.738 ns                 ;
; -3.208 ns                               ; spectrum[6]                                                                                                                     ; EP4_data[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.946 ns                   ; 0.738 ns                 ;
; -3.204 ns                               ; spec~13                                                                                                                         ; spec~13                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.954 ns                 ;
; -3.203 ns                               ; spectrum[3]                                                                                                                     ; EP4_data[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.946 ns                   ; 0.743 ns                 ;
; -3.203 ns                               ; spectrum[8]                                                                                                                     ; EP4_data[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.946 ns                   ; 0.743 ns                 ;
; -3.194 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.214 ns                   ; 2.020 ns                 ;
; -3.181 ns                               ; AD_state[4]                                                                                                                     ; AD_state[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.977 ns                 ;
; -3.169 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.989 ns                 ;
; -3.169 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.989 ns                 ;
; -3.167 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.991 ns                 ;
; -3.160 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 1.998 ns                 ;
; -3.147 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 2.011 ns                 ;
; -3.127 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[6]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.154 ns                   ; 2.027 ns                 ;
; -3.124 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 2.034 ns                 ;
; -3.122 ns                               ; AD_state[1]                                                                                                                     ; loop_counter[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.157 ns                   ; 2.035 ns                 ;
; -3.115 ns                               ; temp_Merc_serialno[7]                                                                                                           ; temp_Merc_serialno[7]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.158 ns                   ; 2.043 ns                 ;
; -3.111 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[5]                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.157 ns                   ; 2.046 ns                 ;
; -3.094 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[5]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.154 ns                   ; 2.060 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -10.598 ns                              ; temp_Merc_serialno[2]                                                                                                           ; Merc_serialno[2]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.346 ns                  ; 0.748 ns                 ;
; -10.593 ns                              ; temp_Penny_serialno[7]                                                                                                          ; Penny_serialno[7]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.346 ns                  ; 0.753 ns                 ;
; -10.379 ns                              ; spectrum_data[1]                                                                                                                ; spectrum[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.347 ns                  ; 0.968 ns                 ;
; -10.300 ns                              ; spectrum_data[13]                                                                                                               ; spectrum[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.347 ns                  ; 1.047 ns                 ;
; -10.291 ns                              ; temp_Penny_serialno[5]                                                                                                          ; Penny_serialno[5]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.345 ns                  ; 1.054 ns                 ;
; -10.288 ns                              ; spectrum_data[6]                                                                                                                ; spectrum[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.347 ns                  ; 1.059 ns                 ;
; -10.137 ns                              ; temp_Penny_serialno[3]                                                                                                          ; Penny_serialno[3]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.345 ns                  ; 1.208 ns                 ;
; -9.967 ns                               ; spectrum_data[8]                                                                                                                ; spectrum[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.348 ns                  ; 1.381 ns                 ;
; -9.966 ns                               ; spectrum_data[14]                                                                                                               ; spectrum[14]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.355 ns                  ; 1.389 ns                 ;
; -9.959 ns                               ; temp_Merc_serialno[6]                                                                                                           ; Merc_serialno[6]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.349 ns                  ; 1.390 ns                 ;
; -9.957 ns                               ; temp_Merc_serialno[0]                                                                                                           ; Merc_serialno[0]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.349 ns                  ; 1.392 ns                 ;
; -9.941 ns                               ; spectrum_data[0]                                                                                                                ; spectrum[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.343 ns                  ; 1.402 ns                 ;
; -9.925 ns                               ; temp_Merc_serialno[7]                                                                                                           ; Merc_serialno[7]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.343 ns                  ; 1.418 ns                 ;
; -9.899 ns                               ; spectrum_data[15]                                                                                                               ; spectrum[15]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.352 ns                  ; 1.453 ns                 ;
; -9.896 ns                               ; spectrum_data[11]                                                                                                               ; spectrum[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.352 ns                  ; 1.456 ns                 ;
; -9.895 ns                               ; temp_Merc_serialno[4]                                                                                                           ; Merc_serialno[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.352 ns                  ; 1.457 ns                 ;
; -9.894 ns                               ; spectrum_data[9]                                                                                                                ; spectrum[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.352 ns                  ; 1.458 ns                 ;
; -9.874 ns                               ; temp_Penny_serialno[6]                                                                                                          ; Penny_serialno[6]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.338 ns                  ; 1.464 ns                 ;
; -9.771 ns                               ; temp_Merc_serialno[3]                                                                                                           ; Merc_serialno[3]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.343 ns                  ; 1.572 ns                 ;
; -9.735 ns                               ; spectrum_data[12]                                                                                                               ; spectrum[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.352 ns                  ; 1.617 ns                 ;
; -9.730 ns                               ; temp_Penny_serialno[0]                                                                                                          ; Penny_serialno[0]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.338 ns                  ; 1.608 ns                 ;
; -9.582 ns                               ; spectrum_data[4]                                                                                                                ; spectrum[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.331 ns                  ; 1.749 ns                 ;
; -9.559 ns                               ; spectrum_data[7]                                                                                                                ; spectrum[7]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.351 ns                  ; 1.792 ns                 ;
; -9.480 ns                               ; temp_Penny_serialno[4]                                                                                                          ; Penny_serialno[4]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.333 ns                  ; 1.853 ns                 ;
; -9.433 ns                               ; temp_Merc_serialno[1]                                                                                                           ; Merc_serialno[1]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.331 ns                  ; 1.898 ns                 ;
; -9.408 ns                               ; spectrum_data[5]                                                                                                                ; spectrum[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.331 ns                  ; 1.923 ns                 ;
; -8.839 ns                               ; spectrum_data[10]                                                                                                               ; spectrum[10]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 11.374 ns                  ; 2.535 ns                 ;
; -4.515 ns                               ; AK_reset~reg0                                                                                                                   ; DFS1~reg0                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.007 ns                   ; 1.492 ns                 ;
; -4.266 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[5]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.736 ns                 ;
; -4.265 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0]                                 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.737 ns                 ;
; -4.265 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[9]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.737 ns                 ;
; -4.264 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[4]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.738 ns                 ;
; -4.263 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[2]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.739 ns                 ;
; -4.259 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[0]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.743 ns                 ;
; -4.259 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[8]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.743 ns                 ;
; -4.258 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.744 ns                 ;
; -4.253 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.749 ns                 ;
; -4.110 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.892 ns                 ;
; -4.109 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.893 ns                 ;
; -4.109 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.893 ns                 ;
; -4.108 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.894 ns                 ;
; -4.100 ns                               ; q[10]                                                                                                                           ; q[11]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.902 ns                 ;
; -4.099 ns                               ; q[14]                                                                                                                           ; q[15]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.903 ns                 ;
; -4.096 ns                               ; q[2]                                                                                                                            ; q[3]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.906 ns                 ;
; -4.095 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[2]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.907 ns                 ;
; -4.087 ns                               ; q[1]                                                                                                                            ; q[2]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.915 ns                 ;
; -4.087 ns                               ; q[3]                                                                                                                            ; q[4]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.915 ns                 ;
; -4.084 ns                               ; q[7]                                                                                                                            ; q[8]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.918 ns                 ;
; -4.082 ns                               ; q[5]                                                                                                                            ; q[6]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.920 ns                 ;
; -4.040 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[0]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[0]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 0.962 ns                 ;
; -3.955 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[1]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.047 ns                 ;
; -3.951 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[11]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[11]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.051 ns                 ;
; -3.950 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[8]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.052 ns                 ;
; -3.947 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[5]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.055 ns                 ;
; -3.946 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[10]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.056 ns                 ;
; -3.937 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[3]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.003 ns                   ; 1.066 ns                 ;
; -3.924 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[7]                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.003 ns                   ; 1.079 ns                 ;
; -3.900 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[11]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.001 ns                   ; 1.101 ns                 ;
; -3.894 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[8]                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.003 ns                   ; 1.109 ns                 ;
; -3.894 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[9]                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.999 ns                   ; 1.105 ns                 ;
; -3.849 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.153 ns                 ;
; -3.848 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.154 ns                 ;
; -3.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.156 ns                 ;
; -3.842 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[1]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.001 ns                   ; 1.159 ns                 ;
; -3.835 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.167 ns                 ;
; -3.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.180 ns                 ;
; -3.814 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.188 ns                 ;
; -3.813 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.189 ns                 ;
; -3.802 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.200 ns                 ;
; -3.800 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[6]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.202 ns                 ;
; -3.766 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[3]                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.999 ns                   ; 1.233 ns                 ;
; -3.766 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.236 ns                 ;
; -3.766 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.236 ns                 ;
; -3.759 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.243 ns                 ;
; -3.756 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.246 ns                 ;
; -3.753 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.249 ns                 ;
; -3.692 ns                               ; temp_Merc_serialno[4]                                                                                                           ; temp_Merc_serialno[4]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.310 ns                 ;
; -3.692 ns                               ; temp_Penny_serialno[4]                                                                                                          ; temp_Penny_serialno[4]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.310 ns                 ;
; -3.687 ns                               ; temp_Merc_serialno[2]                                                                                                           ; temp_Merc_serialno[2]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.315 ns                 ;
; -3.686 ns                               ; temp_Merc_serialno[3]                                                                                                           ; temp_Merc_serialno[3]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.316 ns                 ;
; -3.686 ns                               ; spectrum_data[10]                                                                                                               ; spectrum_data[10]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.316 ns                 ;
; -3.681 ns                               ; temp_Penny_power[1]                                                                                                             ; temp_Penny_power[1]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.321 ns                 ;
; -3.680 ns                               ; temp_Merc_serialno[0]                                                                                                           ; temp_Merc_serialno[0]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.322 ns                 ;
; -3.678 ns                               ; spectrum_data[6]                                                                                                                ; spectrum_data[6]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.324 ns                 ;
; -3.676 ns                               ; temp_Penny_power[3]                                                                                                             ; temp_Penny_power[3]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.326 ns                 ;
; -3.675 ns                               ; spectrum_data[0]                                                                                                                ; spectrum_data[0]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.327 ns                 ;
; -3.674 ns                               ; spectrum_data[4]                                                                                                                ; spectrum_data[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.328 ns                 ;
; -3.674 ns                               ; spectrum_data[12]                                                                                                               ; spectrum_data[12]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.328 ns                 ;
; -3.667 ns                               ; temp_Penny_serialno[0]                                                                                                          ; temp_Penny_serialno[0]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.335 ns                 ;
; -3.662 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[6]                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.340 ns                 ;
; -3.623 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.094 ns                   ; 1.471 ns                 ;
; -3.592 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.094 ns                   ; 1.502 ns                 ;
; -3.589 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.094 ns                   ; 1.505 ns                 ;
; -3.589 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.094 ns                   ; 1.505 ns                 ;
; -3.588 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg7 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.086 ns                   ; 1.498 ns                 ;
; -3.587 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.094 ns                   ; 1.507 ns                 ;
; -3.537 ns                               ; spectrum_data[15]                                                                                                               ; spectrum_data[15]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.465 ns                 ;
; -3.531 ns                               ; spectrum_data[9]                                                                                                                ; spectrum_data[9]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.471 ns                 ;
; -3.528 ns                               ; temp_Merc_serialno[1]                                                                                                           ; temp_Merc_serialno[1]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.474 ns                 ;
; -3.524 ns                               ; temp_Penny_serialno[6]                                                                                                          ; temp_Penny_serialno[6]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.478 ns                 ;
; -3.518 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.484 ns                 ;
; -3.509 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.493 ns                 ;
; -3.508 ns                               ; AD_state[2]                                                                                                                     ; AD_state[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.494 ns                 ;
; -3.500 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[6]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.502 ns                 ;
; -3.499 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.094 ns                   ; 1.595 ns                 ;
; -3.498 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.504 ns                 ;
; -3.498 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.504 ns                 ;
; -3.478 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[6]                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.995 ns                   ; 1.517 ns                 ;
; -3.471 ns                               ; bits[2]                                                                                                                         ; bits[2]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.531 ns                 ;
; -3.446 ns                               ; AK_reset~reg0                                                                                                                   ; AD_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.915 ns                   ; 4.469 ns                 ;
; -3.444 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.558 ns                 ;
; -3.441 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.561 ns                 ;
; -3.431 ns                               ; q[13]                                                                                                                           ; q[14]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.571 ns                 ;
; -3.403 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[10]                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.999 ns                   ; 1.596 ns                 ;
; -3.403 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[5]                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.998 ns                   ; 1.595 ns                 ;
; -3.382 ns                               ; spectrum_state~7                                                                                                                ; bits[2]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.001 ns                   ; 1.619 ns                 ;
; -3.376 ns                               ; temp_Penny_power[8]                                                                                                             ; temp_Penny_power[8]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.626 ns                 ;
; -3.366 ns                               ; spectrum_data[2]                                                                                                                ; spectrum_data[2]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.636 ns                 ;
; -3.358 ns                               ; q[12]                                                                                                                           ; q[13]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.011 ns                   ; 1.653 ns                 ;
; -3.357 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.645 ns                 ;
; -3.336 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.666 ns                 ;
; -3.336 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.666 ns                 ;
; -3.335 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.667 ns                 ;
; -3.333 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.669 ns                 ;
; -3.325 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[1]                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.995 ns                   ; 1.670 ns                 ;
; -3.289 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.713 ns                 ;
; -3.280 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.722 ns                 ;
; -3.277 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.725 ns                 ;
; -3.274 ns                               ; bits[1]                                                                                                                         ; bits[2]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.728 ns                 ;
; -3.271 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.731 ns                 ;
; -3.270 ns                               ; AD_state[5]                                                                                                                     ; AD_state[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.732 ns                 ;
; -3.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.752 ns                 ;
; -3.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.752 ns                 ;
; -3.249 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.753 ns                 ;
; -3.247 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.755 ns                 ;
; -3.224 ns                               ; spectrum_state~7                                                                                                                ; spectrum_state~9                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.778 ns                 ;
; -3.223 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.094 ns                   ; 1.871 ns                 ;
; -3.222 ns                               ; temp_Penny_power[5]                                                                                                             ; temp_Penny_power[5]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.780 ns                 ;
; -3.209 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[7]                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.003 ns                   ; 1.794 ns                 ;
; -3.208 ns                               ; bits[0]                                                                                                                         ; bits[2]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.794 ns                 ;
; -3.199 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg8 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.086 ns                   ; 1.887 ns                 ;
; -3.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.811 ns                 ;
; -3.190 ns                               ; AD_state[3]                                                                                                                     ; AD_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.812 ns                 ;
; -3.188 ns                               ; AK_reset~reg0                                                                                                                   ; spec~13                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.955 ns                   ; 4.767 ns                 ;
; -3.185 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.817 ns                 ;
; -3.176 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.826 ns                 ;
; -3.175 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg5 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.086 ns                   ; 1.911 ns                 ;
; -3.170 ns                               ; Tx_control_0[2]                                                                                                                 ; Tx_control_2[7]_OTERM1                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 1.868 ns                 ;
; -3.168 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.086 ns                   ; 1.918 ns                 ;
; -3.168 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.086 ns                   ; 1.918 ns                 ;
; -3.164 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.838 ns                 ;
; -3.163 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.839 ns                 ;
; -3.162 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.077 ns                   ; 1.915 ns                 ;
; -3.161 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.841 ns                 ;
; -3.159 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.077 ns                   ; 1.918 ns                 ;
; -3.156 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.077 ns                   ; 1.921 ns                 ;
; -3.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.077 ns                   ; 1.924 ns                 ;
; -3.152 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.077 ns                   ; 1.925 ns                 ;
; -3.148 ns                               ; spectrum_state~8                                                                                                                ; bits[1]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.001 ns                   ; 1.853 ns                 ;
; -3.140 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.862 ns                 ;
; -3.136 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.058 ns                   ; 1.922 ns                 ;
; -3.135 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.077 ns                   ; 1.942 ns                 ;
; -3.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[11]                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.995 ns                   ; 1.870 ns                 ;
; -3.124 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.058 ns                   ; 1.934 ns                 ;
; -3.122 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.058 ns                   ; 1.936 ns                 ;
; -3.118 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.058 ns                   ; 1.940 ns                 ;
; -3.111 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.058 ns                   ; 1.947 ns                 ;
; -3.110 ns                               ; spectrum_state~9                                                                                                                ; spectrum_state~9                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.892 ns                 ;
; -3.107 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg6 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.086 ns                   ; 1.979 ns                 ;
; -3.105 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.897 ns                 ;
; -3.099 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.903 ns                 ;
; -3.099 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.903 ns                 ;
; -3.090 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.912 ns                 ;
; -3.089 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.094 ns                   ; 2.005 ns                 ;
; -3.081 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.921 ns                 ;
; -3.078 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.924 ns                 ;
; -3.077 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.925 ns                 ;
; -3.075 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.927 ns                 ;
; -3.069 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.077 ns                   ; 2.008 ns                 ;
; -3.053 ns                               ; Penny_serialno[2]                                                                                                               ; Tx_control_3[2]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.790 ns                   ; 0.737 ns                 ;
; -3.053 ns                               ; Penny_serialno[1]                                                                                                               ; Tx_control_3[1]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.790 ns                   ; 0.737 ns                 ;
; -3.053 ns                               ; spectrum[1]                                                                                                                     ; EP4_data[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.790 ns                   ; 0.737 ns                 ;
; -3.052 ns                               ; spectrum[11]                                                                                                                    ; EP4_data[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.790 ns                   ; 0.738 ns                 ;
; -3.052 ns                               ; spectrum[6]                                                                                                                     ; EP4_data[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.790 ns                   ; 0.738 ns                 ;
; -3.048 ns                               ; spec~13                                                                                                                         ; spec~13                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.954 ns                 ;
; -3.047 ns                               ; spectrum[3]                                                                                                                     ; EP4_data[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.790 ns                   ; 0.743 ns                 ;
; -3.047 ns                               ; spectrum[8]                                                                                                                     ; EP4_data[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.790 ns                   ; 0.743 ns                 ;
; -3.038 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.058 ns                   ; 2.020 ns                 ;
; -3.025 ns                               ; AD_state[4]                                                                                                                     ; AD_state[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.977 ns                 ;
; -3.013 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.989 ns                 ;
; -3.013 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.989 ns                 ;
; -3.011 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[5]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.991 ns                 ;
; -3.004 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 1.998 ns                 ;
; -2.991 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 2.011 ns                 ;
; -2.971 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[6]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.998 ns                   ; 2.027 ns                 ;
; -2.968 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 2.034 ns                 ;
; -2.966 ns                               ; AD_state[1]                                                                                                                     ; loop_counter[6]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.001 ns                   ; 2.035 ns                 ;
; -2.959 ns                               ; temp_Merc_serialno[7]                                                                                                           ; temp_Merc_serialno[7]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.002 ns                   ; 2.043 ns                 ;
; -2.955 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[5]                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.001 ns                   ; 2.046 ns                 ;
; -2.938 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[5]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.998 ns                   ; 2.060 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -10.418 ns                              ; temp_Merc_serialno[2]                                                                                                           ; Merc_serialno[2]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.166 ns                  ; 0.748 ns                 ;
; -10.413 ns                              ; temp_Penny_serialno[7]                                                                                                          ; Penny_serialno[7]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.166 ns                  ; 0.753 ns                 ;
; -10.199 ns                              ; spectrum_data[1]                                                                                                                ; spectrum[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.167 ns                  ; 0.968 ns                 ;
; -10.120 ns                              ; spectrum_data[13]                                                                                                               ; spectrum[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.167 ns                  ; 1.047 ns                 ;
; -10.111 ns                              ; temp_Penny_serialno[5]                                                                                                          ; Penny_serialno[5]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.165 ns                  ; 1.054 ns                 ;
; -10.108 ns                              ; spectrum_data[6]                                                                                                                ; spectrum[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.167 ns                  ; 1.059 ns                 ;
; -9.957 ns                               ; temp_Penny_serialno[3]                                                                                                          ; Penny_serialno[3]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.165 ns                  ; 1.208 ns                 ;
; -9.787 ns                               ; spectrum_data[8]                                                                                                                ; spectrum[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.168 ns                  ; 1.381 ns                 ;
; -9.786 ns                               ; spectrum_data[14]                                                                                                               ; spectrum[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.175 ns                  ; 1.389 ns                 ;
; -9.779 ns                               ; temp_Merc_serialno[6]                                                                                                           ; Merc_serialno[6]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.169 ns                  ; 1.390 ns                 ;
; -9.777 ns                               ; temp_Merc_serialno[0]                                                                                                           ; Merc_serialno[0]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.169 ns                  ; 1.392 ns                 ;
; -9.761 ns                               ; spectrum_data[0]                                                                                                                ; spectrum[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.163 ns                  ; 1.402 ns                 ;
; -9.745 ns                               ; temp_Merc_serialno[7]                                                                                                           ; Merc_serialno[7]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.163 ns                  ; 1.418 ns                 ;
; -9.719 ns                               ; spectrum_data[15]                                                                                                               ; spectrum[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.172 ns                  ; 1.453 ns                 ;
; -9.716 ns                               ; spectrum_data[11]                                                                                                               ; spectrum[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.172 ns                  ; 1.456 ns                 ;
; -9.715 ns                               ; temp_Merc_serialno[4]                                                                                                           ; Merc_serialno[4]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.172 ns                  ; 1.457 ns                 ;
; -9.714 ns                               ; spectrum_data[9]                                                                                                                ; spectrum[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.172 ns                  ; 1.458 ns                 ;
; -9.694 ns                               ; temp_Penny_serialno[6]                                                                                                          ; Penny_serialno[6]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.158 ns                  ; 1.464 ns                 ;
; -9.591 ns                               ; temp_Merc_serialno[3]                                                                                                           ; Merc_serialno[3]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.163 ns                  ; 1.572 ns                 ;
; -9.555 ns                               ; spectrum_data[12]                                                                                                               ; spectrum[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.172 ns                  ; 1.617 ns                 ;
; -9.550 ns                               ; temp_Penny_serialno[0]                                                                                                          ; Penny_serialno[0]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.158 ns                  ; 1.608 ns                 ;
; -9.402 ns                               ; spectrum_data[4]                                                                                                                ; spectrum[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.151 ns                  ; 1.749 ns                 ;
; -9.379 ns                               ; spectrum_data[7]                                                                                                                ; spectrum[7]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.171 ns                  ; 1.792 ns                 ;
; -9.300 ns                               ; temp_Penny_serialno[4]                                                                                                          ; Penny_serialno[4]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.153 ns                  ; 1.853 ns                 ;
; -9.253 ns                               ; temp_Merc_serialno[1]                                                                                                           ; Merc_serialno[1]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.151 ns                  ; 1.898 ns                 ;
; -9.228 ns                               ; spectrum_data[5]                                                                                                                ; spectrum[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.151 ns                  ; 1.923 ns                 ;
; -8.659 ns                               ; spectrum_data[10]                                                                                                               ; spectrum[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.194 ns                  ; 2.535 ns                 ;
; -4.335 ns                               ; AK_reset~reg0                                                                                                                   ; DFS1~reg0                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.827 ns                   ; 1.492 ns                 ;
; -4.086 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[5]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.736 ns                 ;
; -4.085 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0]                                 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.737 ns                 ;
; -4.085 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[9]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.737 ns                 ;
; -4.084 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[4]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.738 ns                 ;
; -4.083 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[2]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.739 ns                 ;
; -4.079 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[0]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.743 ns                 ;
; -4.079 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[8]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.743 ns                 ;
; -4.078 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.744 ns                 ;
; -4.073 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.749 ns                 ;
; -3.930 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.892 ns                 ;
; -3.929 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.893 ns                 ;
; -3.929 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.893 ns                 ;
; -3.928 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.894 ns                 ;
; -3.920 ns                               ; q[10]                                                                                                                           ; q[11]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.902 ns                 ;
; -3.919 ns                               ; q[14]                                                                                                                           ; q[15]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.903 ns                 ;
; -3.916 ns                               ; q[2]                                                                                                                            ; q[3]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.906 ns                 ;
; -3.915 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[2]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[2]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.907 ns                 ;
; -3.907 ns                               ; q[1]                                                                                                                            ; q[2]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.915 ns                 ;
; -3.907 ns                               ; q[3]                                                                                                                            ; q[4]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.915 ns                 ;
; -3.904 ns                               ; q[7]                                                                                                                            ; q[8]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.918 ns                 ;
; -3.902 ns                               ; q[5]                                                                                                                            ; q[6]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.920 ns                 ;
; -3.860 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[0]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[0]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 0.962 ns                 ;
; -3.775 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[1]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[1]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.047 ns                 ;
; -3.771 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[11]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[11]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.051 ns                 ;
; -3.770 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[8]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[8]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.052 ns                 ;
; -3.767 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[5]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[5]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.055 ns                 ;
; -3.766 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[10]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.056 ns                 ;
; -3.757 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[3]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.823 ns                   ; 1.066 ns                 ;
; -3.744 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[7]                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.823 ns                   ; 1.079 ns                 ;
; -3.720 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[11]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.821 ns                   ; 1.101 ns                 ;
; -3.714 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[8]                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.823 ns                   ; 1.109 ns                 ;
; -3.714 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[9]                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.819 ns                   ; 1.105 ns                 ;
; -3.669 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.153 ns                 ;
; -3.668 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.154 ns                 ;
; -3.666 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.156 ns                 ;
; -3.662 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[1]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.821 ns                   ; 1.159 ns                 ;
; -3.655 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.167 ns                 ;
; -3.642 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.180 ns                 ;
; -3.634 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.188 ns                 ;
; -3.633 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.189 ns                 ;
; -3.622 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.200 ns                 ;
; -3.620 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[6]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.202 ns                 ;
; -3.586 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[3]                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.819 ns                   ; 1.233 ns                 ;
; -3.586 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.236 ns                 ;
; -3.586 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.236 ns                 ;
; -3.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.243 ns                 ;
; -3.576 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.246 ns                 ;
; -3.573 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.249 ns                 ;
; -3.512 ns                               ; temp_Merc_serialno[4]                                                                                                           ; temp_Merc_serialno[4]                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.310 ns                 ;
; -3.512 ns                               ; temp_Penny_serialno[4]                                                                                                          ; temp_Penny_serialno[4]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.310 ns                 ;
; -3.507 ns                               ; temp_Merc_serialno[2]                                                                                                           ; temp_Merc_serialno[2]                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.315 ns                 ;
; -3.506 ns                               ; temp_Merc_serialno[3]                                                                                                           ; temp_Merc_serialno[3]                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.316 ns                 ;
; -3.506 ns                               ; spectrum_data[10]                                                                                                               ; spectrum_data[10]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.316 ns                 ;
; -3.501 ns                               ; temp_Penny_power[1]                                                                                                             ; temp_Penny_power[1]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.321 ns                 ;
; -3.500 ns                               ; temp_Merc_serialno[0]                                                                                                           ; temp_Merc_serialno[0]                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.322 ns                 ;
; -3.498 ns                               ; spectrum_data[6]                                                                                                                ; spectrum_data[6]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.324 ns                 ;
; -3.496 ns                               ; temp_Penny_power[3]                                                                                                             ; temp_Penny_power[3]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.326 ns                 ;
; -3.495 ns                               ; spectrum_data[0]                                                                                                                ; spectrum_data[0]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.327 ns                 ;
; -3.494 ns                               ; spectrum_data[4]                                                                                                                ; spectrum_data[4]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.328 ns                 ;
; -3.494 ns                               ; spectrum_data[12]                                                                                                               ; spectrum_data[12]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.328 ns                 ;
; -3.487 ns                               ; temp_Penny_serialno[0]                                                                                                          ; temp_Penny_serialno[0]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.335 ns                 ;
; -3.482 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[6]                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.340 ns                 ;
; -3.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.914 ns                   ; 1.471 ns                 ;
; -3.412 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.914 ns                   ; 1.502 ns                 ;
; -3.409 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.914 ns                   ; 1.505 ns                 ;
; -3.409 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.914 ns                   ; 1.505 ns                 ;
; -3.408 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg7 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.906 ns                   ; 1.498 ns                 ;
; -3.407 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.914 ns                   ; 1.507 ns                 ;
; -3.357 ns                               ; spectrum_data[15]                                                                                                               ; spectrum_data[15]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.465 ns                 ;
; -3.351 ns                               ; spectrum_data[9]                                                                                                                ; spectrum_data[9]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.471 ns                 ;
; -3.348 ns                               ; temp_Merc_serialno[1]                                                                                                           ; temp_Merc_serialno[1]                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.474 ns                 ;
; -3.344 ns                               ; temp_Penny_serialno[6]                                                                                                          ; temp_Penny_serialno[6]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.478 ns                 ;
; -3.338 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.484 ns                 ;
; -3.329 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.493 ns                 ;
; -3.328 ns                               ; AD_state[2]                                                                                                                     ; AD_state[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.494 ns                 ;
; -3.320 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[6]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.502 ns                 ;
; -3.319 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.914 ns                   ; 1.595 ns                 ;
; -3.318 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.504 ns                 ;
; -3.318 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.504 ns                 ;
; -3.298 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[6]                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.815 ns                   ; 1.517 ns                 ;
; -3.291 ns                               ; bits[2]                                                                                                                         ; bits[2]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.531 ns                 ;
; -3.266 ns                               ; AK_reset~reg0                                                                                                                   ; AD_state[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.735 ns                   ; 4.469 ns                 ;
; -3.264 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.558 ns                 ;
; -3.261 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.561 ns                 ;
; -3.251 ns                               ; q[13]                                                                                                                           ; q[14]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.571 ns                 ;
; -3.223 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[10]                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.819 ns                   ; 1.596 ns                 ;
; -3.223 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[5]                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.818 ns                   ; 1.595 ns                 ;
; -3.202 ns                               ; spectrum_state~7                                                                                                                ; bits[2]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.821 ns                   ; 1.619 ns                 ;
; -3.196 ns                               ; temp_Penny_power[8]                                                                                                             ; temp_Penny_power[8]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.626 ns                 ;
; -3.186 ns                               ; spectrum_data[2]                                                                                                                ; spectrum_data[2]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.636 ns                 ;
; -3.178 ns                               ; q[12]                                                                                                                           ; q[13]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.831 ns                   ; 1.653 ns                 ;
; -3.177 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.645 ns                 ;
; -3.156 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.666 ns                 ;
; -3.156 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.666 ns                 ;
; -3.155 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.667 ns                 ;
; -3.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.669 ns                 ;
; -3.145 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[1]                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.815 ns                   ; 1.670 ns                 ;
; -3.109 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.713 ns                 ;
; -3.100 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.722 ns                 ;
; -3.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.725 ns                 ;
; -3.094 ns                               ; bits[1]                                                                                                                         ; bits[2]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.728 ns                 ;
; -3.091 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.731 ns                 ;
; -3.090 ns                               ; AD_state[5]                                                                                                                     ; AD_state[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.732 ns                 ;
; -3.070 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.752 ns                 ;
; -3.070 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.752 ns                 ;
; -3.069 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.753 ns                 ;
; -3.067 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.755 ns                 ;
; -3.044 ns                               ; spectrum_state~7                                                                                                                ; spectrum_state~9                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.778 ns                 ;
; -3.043 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.914 ns                   ; 1.871 ns                 ;
; -3.042 ns                               ; temp_Penny_power[5]                                                                                                             ; temp_Penny_power[5]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.780 ns                 ;
; -3.029 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[7]                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.823 ns                   ; 1.794 ns                 ;
; -3.028 ns                               ; bits[0]                                                                                                                         ; bits[2]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.794 ns                 ;
; -3.019 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg8 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.906 ns                   ; 1.887 ns                 ;
; -3.011 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.811 ns                 ;
; -3.010 ns                               ; AD_state[3]                                                                                                                     ; AD_state[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.812 ns                 ;
; -3.008 ns                               ; AK_reset~reg0                                                                                                                   ; spec~13                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.775 ns                   ; 4.767 ns                 ;
; -3.005 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.817 ns                 ;
; -2.996 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.826 ns                 ;
; -2.995 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg5 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.906 ns                   ; 1.911 ns                 ;
; -2.990 ns                               ; Tx_control_0[2]                                                                                                                 ; Tx_control_2[7]_OTERM1                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.858 ns                   ; 1.868 ns                 ;
; -2.988 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.906 ns                   ; 1.918 ns                 ;
; -2.988 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.906 ns                   ; 1.918 ns                 ;
; -2.984 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.838 ns                 ;
; -2.983 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.839 ns                 ;
; -2.982 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.897 ns                   ; 1.915 ns                 ;
; -2.981 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.841 ns                 ;
; -2.979 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.897 ns                   ; 1.918 ns                 ;
; -2.976 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.897 ns                   ; 1.921 ns                 ;
; -2.973 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.897 ns                   ; 1.924 ns                 ;
; -2.972 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.897 ns                   ; 1.925 ns                 ;
; -2.968 ns                               ; spectrum_state~8                                                                                                                ; bits[1]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.821 ns                   ; 1.853 ns                 ;
; -2.960 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.862 ns                 ;
; -2.956 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.878 ns                   ; 1.922 ns                 ;
; -2.955 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.897 ns                   ; 1.942 ns                 ;
; -2.945 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[11]                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.815 ns                   ; 1.870 ns                 ;
; -2.944 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.878 ns                   ; 1.934 ns                 ;
; -2.942 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.878 ns                   ; 1.936 ns                 ;
; -2.938 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.878 ns                   ; 1.940 ns                 ;
; -2.931 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.878 ns                   ; 1.947 ns                 ;
; -2.930 ns                               ; spectrum_state~9                                                                                                                ; spectrum_state~9                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.892 ns                 ;
; -2.927 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg6 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.906 ns                   ; 1.979 ns                 ;
; -2.925 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.897 ns                 ;
; -2.919 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.903 ns                 ;
; -2.919 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.903 ns                 ;
; -2.910 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.912 ns                 ;
; -2.909 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.914 ns                   ; 2.005 ns                 ;
; -2.901 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.921 ns                 ;
; -2.898 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.924 ns                 ;
; -2.897 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.925 ns                 ;
; -2.895 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.927 ns                 ;
; -2.889 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.897 ns                   ; 2.008 ns                 ;
; -2.873 ns                               ; Penny_serialno[2]                                                                                                               ; Tx_control_3[2]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.610 ns                   ; 0.737 ns                 ;
; -2.873 ns                               ; Penny_serialno[1]                                                                                                               ; Tx_control_3[1]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.610 ns                   ; 0.737 ns                 ;
; -2.873 ns                               ; spectrum[1]                                                                                                                     ; EP4_data[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.610 ns                   ; 0.737 ns                 ;
; -2.872 ns                               ; spectrum[11]                                                                                                                    ; EP4_data[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.610 ns                   ; 0.738 ns                 ;
; -2.872 ns                               ; spectrum[6]                                                                                                                     ; EP4_data[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.610 ns                   ; 0.738 ns                 ;
; -2.868 ns                               ; spec~13                                                                                                                         ; spec~13                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.954 ns                 ;
; -2.867 ns                               ; spectrum[3]                                                                                                                     ; EP4_data[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.610 ns                   ; 0.743 ns                 ;
; -2.867 ns                               ; spectrum[8]                                                                                                                     ; EP4_data[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.610 ns                   ; 0.743 ns                 ;
; -2.858 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.878 ns                   ; 2.020 ns                 ;
; -2.845 ns                               ; AD_state[4]                                                                                                                     ; AD_state[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.977 ns                 ;
; -2.833 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.989 ns                 ;
; -2.833 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.989 ns                 ;
; -2.831 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[5]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.991 ns                 ;
; -2.824 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 1.998 ns                 ;
; -2.811 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 2.011 ns                 ;
; -2.791 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[6]                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.818 ns                   ; 2.027 ns                 ;
; -2.788 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 2.034 ns                 ;
; -2.786 ns                               ; AD_state[1]                                                                                                                     ; loop_counter[6]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.821 ns                   ; 2.035 ns                 ;
; -2.779 ns                               ; temp_Merc_serialno[7]                                                                                                           ; temp_Merc_serialno[7]                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 2.043 ns                 ;
; -2.775 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[5]                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.821 ns                   ; 2.046 ns                 ;
; -2.758 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[5]                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.818 ns                   ; 2.060 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.749 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.790 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.792 ns                 ;
; 0.795 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.797 ns                 ;
; 0.804 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.806 ns                 ;
; 0.902 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.904 ns                 ;
; 1.168 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.172 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.174 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.174 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.181 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.224 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.225 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.233 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.234 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.238 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.242 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.247 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.247 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.411 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.009 ns                  ; 1.402 ns                 ;
; 1.444 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 1.444 ns                 ;
; 1.446 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.448 ns                 ;
; 1.561 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.563 ns                 ;
; 1.651 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.655 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.704 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.706 ns                 ;
; 1.714 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.716 ns                 ;
; 1.714 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.716 ns                 ;
; 1.741 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.743 ns                 ;
; 1.763 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.765 ns                 ;
; 1.790 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.792 ns                 ;
; 1.800 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.802 ns                 ;
; 1.849 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.851 ns                 ;
; 1.886 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.888 ns                 ;
; 1.912 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.914 ns                 ;
; 1.919 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.921 ns                 ;
; 1.935 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.937 ns                 ;
; 1.990 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.992 ns                 ;
; 1.995 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.997 ns                 ;
; 1.998 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.000 ns                 ;
; 2.017 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.019 ns                 ;
; 2.076 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.078 ns                 ;
; 2.084 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.086 ns                 ;
; 2.103 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.105 ns                 ;
; 2.162 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.164 ns                 ;
; 2.162 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.164 ns                 ;
; 2.189 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.191 ns                 ;
; 2.248 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.250 ns                 ;
; 2.334 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.336 ns                 ;
; 2.373 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.375 ns                 ;
; 2.423 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.425 ns                 ;
; 2.436 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.438 ns                 ;
; 2.493 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 2.493 ns                 ;
; 2.493 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 2.493 ns                 ;
; 2.496 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 2.496 ns                 ;
; 2.506 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 2.506 ns                 ;
; 2.506 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 2.506 ns                 ;
; 2.521 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 2.521 ns                 ;
; 2.559 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.009 ns                  ; 2.550 ns                 ;
; 2.597 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.009 ns                  ; 2.588 ns                 ;
; 2.774 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.009 ns                  ; 2.765 ns                 ;
; 2.774 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.009 ns                  ; 2.765 ns                 ;
; 2.790 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 2.790 ns                 ;
; 2.790 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 2.790 ns                 ;
; 2.793 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 2.793 ns                 ;
; 2.799 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.801 ns                 ;
; 2.800 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.802 ns                 ;
; 2.801 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.803 ns                 ;
; 2.803 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 2.803 ns                 ;
; 2.803 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.805 ns                 ;
; 2.803 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 2.803 ns                 ;
; 2.804 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.806 ns                 ;
; 2.807 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.809 ns                 ;
; 2.807 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.809 ns                 ;
; 2.818 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 2.818 ns                 ;
; 2.864 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.866 ns                 ;
; 2.894 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.896 ns                 ;
; 2.907 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.011 ns                  ; 2.896 ns                 ;
; 2.913 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.011 ns                  ; 2.902 ns                 ;
; 2.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.942 ns                 ;
; 2.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.942 ns                 ;
; 2.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.942 ns                 ;
; 2.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.942 ns                 ;
; 2.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.942 ns                 ;
; 2.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.942 ns                 ;
; 2.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.942 ns                 ;
; 2.971 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.009 ns                  ; 2.962 ns                 ;
; 2.995 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.009 ns                  ; 2.986 ns                 ;
; 3.048 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.050 ns                 ;
; 3.072 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.072 ns                 ;
; 3.072 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.072 ns                 ;
; 3.075 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.075 ns                 ;
; 3.085 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.085 ns                 ;
; 3.085 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.085 ns                 ;
; 3.100 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.100 ns                 ;
; 3.100 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.100 ns                 ;
; 3.100 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.100 ns                 ;
; 3.103 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.103 ns                 ;
; 3.113 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.113 ns                 ;
; 3.113 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.113 ns                 ;
; 3.128 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.128 ns                 ;
; 3.146 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.148 ns                 ;
; 3.147 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.009 ns                  ; 3.138 ns                 ;
; 3.154 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.158 ns                 ;
; 3.154 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.158 ns                 ;
; 3.154 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.158 ns                 ;
; 3.154 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.158 ns                 ;
; 3.154 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.158 ns                 ;
; 3.154 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.158 ns                 ;
; 3.154 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.158 ns                 ;
; 3.165 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.011 ns                  ; 3.154 ns                 ;
; 3.171 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.009 ns                  ; 3.162 ns                 ;
; 3.194 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.194 ns                 ;
; 3.198 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.198 ns                 ;
; 3.201 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.201 ns                 ;
; 3.202 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.011 ns                  ; 3.191 ns                 ;
; 3.204 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.011 ns                  ; 3.193 ns                 ;
; 3.211 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.211 ns                 ;
; 3.211 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.213 ns                 ;
; 3.212 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.214 ns                 ;
; 3.212 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.212 ns                 ;
; 3.215 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.217 ns                 ;
; 3.216 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.218 ns                 ;
; 3.219 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.226 ns                 ;
; 3.280 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.011 ns                  ; 3.269 ns                 ;
; 3.297 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.301 ns                 ;
; 3.297 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.301 ns                 ;
; 3.297 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.301 ns                 ;
; 3.297 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.301 ns                 ;
; 3.297 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.301 ns                 ;
; 3.297 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.301 ns                 ;
; 3.297 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.301 ns                 ;
; 3.301 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.009 ns                  ; 3.292 ns                 ;
; 3.322 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.324 ns                 ;
; 3.325 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.009 ns                  ; 3.316 ns                 ;
; 3.343 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.009 ns                  ; 3.334 ns                 ;
; 3.343 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.009 ns                  ; 3.334 ns                 ;
; 3.387 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.389 ns                 ;
; 3.388 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.390 ns                 ;
; 3.391 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.393 ns                 ;
; 3.392 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.394 ns                 ;
; 3.395 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.397 ns                 ;
; 3.395 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.397 ns                 ;
; 3.400 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.402 ns                 ;
; 3.400 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.402 ns                 ;
; 3.400 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.402 ns                 ;
; 3.400 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.402 ns                 ;
; 3.400 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.402 ns                 ;
; 3.400 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.402 ns                 ;
; 3.412 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.414 ns                 ;
; 3.454 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.011 ns                  ; 3.443 ns                 ;
; 3.473 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.477 ns                 ;
; 3.473 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.477 ns                 ;
; 3.473 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.477 ns                 ;
; 3.473 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.477 ns                 ;
; 3.473 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.477 ns                 ;
; 3.473 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.477 ns                 ;
; 3.473 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.477 ns                 ;
; 3.476 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.478 ns                 ;
; 3.483 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.483 ns                 ;
; 3.486 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.011 ns                  ; 3.475 ns                 ;
; 3.487 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.487 ns                 ;
; 3.490 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.490 ns                 ;
; 3.493 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.009 ns                  ; 3.484 ns                 ;
; 3.493 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.009 ns                  ; 3.484 ns                 ;
; 3.500 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.500 ns                 ;
; 3.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.501 ns                 ;
; 3.514 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.011 ns                  ; 3.503 ns                 ;
; 3.515 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 3.515 ns                 ;
; 3.541 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.543 ns                 ;
; 3.542 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.544 ns                 ;
; 3.545 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.547 ns                 ;
; 3.546 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.548 ns                 ;
; 3.549 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.551 ns                 ;
; 3.549 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.551 ns                 ;
; 3.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.011 ns                  ; 3.566 ns                 ;
; 3.627 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.631 ns                 ;
; 3.627 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.631 ns                 ;
; 3.627 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.631 ns                 ;
; 3.627 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.631 ns                 ;
; 3.627 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.631 ns                 ;
; 3.627 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.631 ns                 ;
; 3.627 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.631 ns                 ;
; 3.642 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.646 ns                 ;
; 3.642 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.646 ns                 ;
; 3.642 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.646 ns                 ;
; 3.642 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.646 ns                 ;
; 3.642 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.646 ns                 ;
; 3.642 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.646 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.264 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 2.150 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.152 ns                 ;
; 2.150 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.152 ns                 ;
; 2.150 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.152 ns                 ;
; 2.150 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.152 ns                 ;
; 2.150 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.152 ns                 ;
; 2.150 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.152 ns                 ;
; 2.150 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.152 ns                 ;
; 2.150 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.152 ns                 ;
; 2.358 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.359 ns                 ;
; 2.358 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.359 ns                 ;
; 2.358 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.359 ns                 ;
; 2.358 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.359 ns                 ;
; 2.358 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.359 ns                 ;
; 2.358 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.359 ns                 ;
; 2.358 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.359 ns                 ;
; 2.358 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.359 ns                 ;
; 2.747 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.749 ns                 ;
; 2.747 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.749 ns                 ;
; 2.747 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.749 ns                 ;
; 2.747 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.749 ns                 ;
; 2.747 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.749 ns                 ;
; 2.747 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.749 ns                 ;
; 2.747 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.749 ns                 ;
; 2.747 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.749 ns                 ;
; 2.955 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.956 ns                 ;
; 2.955 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.956 ns                 ;
; 2.955 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.956 ns                 ;
; 2.955 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.956 ns                 ;
; 2.955 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.956 ns                 ;
; 2.955 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.956 ns                 ;
; 2.955 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.956 ns                 ;
; 2.955 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.956 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+---------------------------------------------------------+------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From        ; To                                                      ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+---------------------------------------------------------+------------+
; N/A                                     ; None                                                ; 10.196 ns  ; FLAGC       ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 9.352 ns   ; GPIO[18]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 9.314 ns   ; GPIO[23]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 9.058 ns   ; GPIO[17]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.814 ns   ; GPIO[20]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.811 ns   ; GPIO[16]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.771 ns   ; GPIO[21]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.594 ns   ; FLAGB       ; state_FX[3]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.284 ns   ; FLAGB       ; state_FX[1]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.234 ns   ; GPIO[19]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.055 ns   ; GPIO[22]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.052 ns   ; DOUT        ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 7.965 ns   ; FLAGA       ; state_FX[0]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 7.949 ns   ; FLAGC       ; state_FX[1]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 7.678 ns   ; FLAGB       ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 7.512 ns   ; FLAGC       ; SLWR~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 7.488 ns   ; FLAGA       ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 7.302 ns   ; MDOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 7.000 ns   ; DOUT        ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.722 ns   ; FLAGB       ; SLWR~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 6.250 ns   ; MDOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.180 ns   ; FLAGB       ; Tx_read_clock_2                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.900 ns   ; FLAGC       ; Tx_read_clock                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.819 ns   ; FX2_FD[10]  ; Rx_register[2]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.788 ns   ; DOUT        ; q[0]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.738 ns   ; FX2_FD[1]   ; Rx_register[9]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.738 ns   ; FLAGC       ; halt_flag                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 5.738 ns   ; FLAGC       ; halt_count[8]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.738 ns   ; FLAGC       ; halt_count[10]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.738 ns   ; FLAGC       ; halt_count[9]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.738 ns   ; FLAGC       ; halt_count[6]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.738 ns   ; FLAGC       ; halt_count[4]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.738 ns   ; FLAGC       ; halt_count[5]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.738 ns   ; FLAGC       ; halt_count[7]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.738 ns   ; FLAGC       ; halt_count[3]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.738 ns   ; FLAGC       ; halt_count[2]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.738 ns   ; FLAGC       ; halt_count[1]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.738 ns   ; FLAGC       ; halt_count[0]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.705 ns   ; FX2_FD[11]  ; Rx_register[3]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.688 ns   ; FX2_FD[9]   ; Rx_register[1]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.637 ns   ; GPIO[22]    ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.635 ns   ; FX2_FD[8]   ; Rx_register[0]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.625 ns   ; FX2_FD[5]   ; Rx_register[13]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.592 ns   ; FX2_FD[3]   ; Rx_register[11]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.539 ns   ; FX2_FD[6]   ; Rx_register[14]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.520 ns   ; FX2_FD[13]  ; Rx_register[5]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.498 ns   ; GPIO[21]    ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.479 ns   ; FX2_FD[15]  ; Rx_register[7]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.471 ns   ; FX2_FD[14]  ; Rx_register[6]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.396 ns   ; serno       ; temp_Penny_power[0]                                     ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 5.390 ns   ; FX2_FD[2]   ; Rx_register[10]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.305 ns   ; MCLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 5.278 ns   ; FX2_FD[7]   ; Rx_register[15]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.219 ns   ; FX2_FD[4]   ; Rx_register[12]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.191 ns   ; serno       ; temp_Penny_serialno[5]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 5.179 ns   ; SPI_CS      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A                                     ; None                                                ; 5.130 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.130 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.130 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.130 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.130 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.130 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.130 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.130 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.130 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.130 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.127 ns   ; FX2_FD[0]   ; Rx_register[8]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.114 ns   ; serno       ; temp_Merc_serialno[5]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 5.070 ns   ; FX2_FD[12]  ; Rx_register[4]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.048 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.048 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.048 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.048 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.048 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.048 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.048 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.048 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.048 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.048 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.038 ns   ; MDOUT       ; q[0]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.001 ns   ; PTT_in      ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.816 ns   ; serno       ; temp_Penny_serialno[2]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.812 ns   ; spectrum_in ; spectrum_data[5]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.773 ns   ; spectrum_in ; spectrum_data[8]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.707 ns   ; FLAGB       ; state_FX[0]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 4.698 ns   ; serno       ; temp_Penny_power[10]                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.674 ns   ; FLAGC       ; SLEN                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 4.661 ns   ; DOUT        ; q[0]                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 4.606 ns   ; serno       ; temp_Penny_power[2]                                     ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.538 ns   ; spectrum_in ; spectrum_data[13]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.511 ns   ; serno       ; temp_Penny_power[11]                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.468 ns   ; spectrum_in ; spectrum_data[7]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.412 ns   ; serno       ; temp_Penny_power[6]                                     ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.393 ns   ; serno       ; temp_Penny_power[9]                                     ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.357 ns   ; serno       ; temp_Penny_serialno[3]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.344 ns   ; serno       ; temp_Penny_power[0]                                     ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.230 ns   ; serno       ; temp_Penny_power[4]                                     ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.171 ns   ; FLAGA       ; SLOE~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 4.139 ns   ; serno       ; temp_Penny_serialno[5]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.093 ns   ; PCLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 4.062 ns   ; serno       ; temp_Merc_serialno[5]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.005 ns   ; SPI_SI      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 4.000 ns   ; spectrum_in ; spectrum_data[11]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.936 ns   ; SPI_SI      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 3.929 ns   ; spectrum_in ; spectrum_data[14]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.918 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.918 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.918 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.918 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.918 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.918 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.918 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.918 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.918 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.918 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.911 ns   ; MDOUT       ; q[0]                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 3.880 ns   ; spectrum_in ; spectrum_data[3]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.836 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.836 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.836 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.836 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.836 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.836 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.836 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.836 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.836 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.836 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.825 ns   ; serno       ; temp_Penny_serialno[1]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.816 ns   ; serno       ; temp_Penny_power[7]                                     ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.775 ns   ; serno       ; temp_Merc_serialno[6]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.764 ns   ; serno       ; temp_Penny_serialno[2]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.760 ns   ; spectrum_in ; spectrum_data[5]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.737 ns   ; serno       ; temp_Penny_serialno[7]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.721 ns   ; spectrum_in ; spectrum_data[8]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.646 ns   ; serno       ; temp_Penny_power[10]                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.554 ns   ; serno       ; temp_Penny_power[2]                                     ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.486 ns   ; spectrum_in ; spectrum_data[13]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.459 ns   ; serno       ; temp_Penny_power[11]                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.416 ns   ; spectrum_in ; spectrum_data[7]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.360 ns   ; serno       ; temp_Penny_power[6]                                     ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.341 ns   ; serno       ; temp_Penny_power[9]                                     ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.305 ns   ; serno       ; temp_Penny_serialno[3]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.178 ns   ; serno       ; temp_Penny_power[4]                                     ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.132 ns   ; serno       ; temp_Penny_power[0]                                     ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.041 ns   ; CLK_12MHZ   ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 2.948 ns   ; spectrum_in ; spectrum_data[11]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.927 ns   ; serno       ; temp_Penny_serialno[5]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.877 ns   ; spectrum_in ; spectrum_data[14]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.866 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.866 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.866 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.866 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.866 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.866 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.866 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.866 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.866 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.866 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.850 ns   ; serno       ; temp_Merc_serialno[5]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.828 ns   ; spectrum_in ; spectrum_data[3]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.784 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.784 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.784 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.784 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.784 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.784 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.784 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.784 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.784 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.784 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.773 ns   ; serno       ; temp_Penny_serialno[1]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.764 ns   ; serno       ; temp_Penny_power[7]                                     ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.723 ns   ; serno       ; temp_Merc_serialno[6]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.685 ns   ; serno       ; temp_Penny_serialno[7]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.552 ns   ; serno       ; temp_Penny_serialno[2]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.548 ns   ; spectrum_in ; spectrum_data[5]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.509 ns   ; spectrum_in ; spectrum_data[8]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.434 ns   ; serno       ; temp_Penny_power[10]                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.342 ns   ; serno       ; temp_Penny_power[2]                                     ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.299 ns   ; serno       ; temp_Penny_serialno[4]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.296 ns   ; serno       ; temp_Merc_serialno[4]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.274 ns   ; spectrum_in ; spectrum_data[13]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.247 ns   ; serno       ; temp_Penny_power[11]                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.204 ns   ; spectrum_in ; spectrum_data[7]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.148 ns   ; serno       ; temp_Penny_power[6]                                     ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.129 ns   ; serno       ; temp_Penny_power[9]                                     ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.093 ns   ; serno       ; temp_Penny_serialno[3]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.005 ns   ; serno       ; temp_Penny_power[0]                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 1.966 ns   ; serno       ; temp_Penny_power[4]                                     ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.913 ns   ; spectrum_in ; spectrum_data[2]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.894 ns   ; serno       ; temp_Merc_serialno[7]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.800 ns   ; serno       ; temp_Penny_serialno[5]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 1.742 ns   ; serno       ; temp_Merc_serialno[1]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.740 ns   ; serno       ; temp_Penny_serialno[6]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.736 ns   ; spectrum_in ; spectrum_data[11]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.723 ns   ; serno       ; temp_Merc_serialno[5]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 1.696 ns   ; serno       ; temp_Penny_power[5]                                     ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.689 ns   ; FLAGB       ; spec~13                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.665 ns   ; spectrum_in ; spectrum_data[14]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.616 ns   ; spectrum_in ; spectrum_data[3]                                        ; MCLK_12MHZ ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;             ;                                                         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+---------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                            ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+------------+------------+
; N/A                                     ; None                                                ; 26.872 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 26.755 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 26.699 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 26.613 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 26.563 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 26.527 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 26.491 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 26.470 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 26.469 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 26.397 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 26.245 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[4]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 26.112 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[5]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 25.929 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[6]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 25.766 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[7]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 25.710 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[7]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 25.679 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[6]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 25.631 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT      ; IFCLK      ;
; N/A                                     ; None                                                ; 25.610 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[9]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 25.352 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[8]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 25.225 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[9]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 25.211 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN       ; IFCLK      ;
; N/A                                     ; None                                                ; 25.119 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[10]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 25.071 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[10]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 24.996 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[8]                                 ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 24.595 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[11]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 24.296 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[11]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 24.122 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 24.005 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 23.949 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 23.863 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 23.813 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 23.777 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 23.741 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 23.720 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 23.719 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 23.647 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 23.495 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[4]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 23.362 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[5]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 23.358 ns  ; CC~reg0                                                                                                                         ; CC         ; IFCLK      ;
; N/A                                     ; None                                                ; 23.179 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[6]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 23.090 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 23.016 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[7]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.973 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.960 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[7]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.929 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[6]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.917 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.881 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT      ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.860 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[9]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.831 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.781 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.745 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.709 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.688 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.687 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.615 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.602 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[8]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.593 ns  ; DFS0~reg0                                                                                                                       ; DFS0       ; IFCLK      ;
; N/A                                     ; None                                                ; 22.475 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[9]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.463 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[4]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.461 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.369 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[10]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.330 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[5]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.321 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[10]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.246 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[8]                                 ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.194 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 22.147 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[6]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 22.077 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 22.021 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 21.984 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[7]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.935 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 21.928 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[7]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.897 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[6]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.885 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 21.849 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 21.849 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT      ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.845 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[11]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.828 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[9]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.813 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 21.792 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 21.791 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 21.719 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 21.570 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[8]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.567 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[4]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 21.546 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[11]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.443 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[9]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.434 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[5]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 21.429 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.337 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[10]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.289 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[10]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.251 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[6]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 21.214 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[8]                                 ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.088 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[7]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 21.073 ns  ; DFS1~reg0                                                                                                                       ; DFS1       ; IFCLK      ;
; N/A                                     ; None                                                ; 21.032 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[7]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 21.001 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[6]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 20.953 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT      ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 20.932 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[9]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 20.813 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[11]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.674 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[8]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 20.608 ns  ; CC~reg0                                                                                                                         ; CC         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.547 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[9]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 20.533 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 20.514 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[11]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.441 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[10]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 20.393 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[10]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 20.318 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[8]                                 ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 19.917 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[11]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 19.843 ns  ; DFS0~reg0                                                                                                                       ; DFS0       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 19.618 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[11]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 19.576 ns  ; CC~reg0                                                                                                                         ; CC         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 18.811 ns  ; DFS0~reg0                                                                                                                       ; DFS0       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 18.680 ns  ; CC~reg0                                                                                                                         ; CC         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.323 ns  ; DFS1~reg0                                                                                                                       ; DFS1       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 17.915 ns  ; DFS0~reg0                                                                                                                       ; DFS0       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 17.828 ns  ; clock_s[2]                                                                                                                      ; CLK_MCLK   ; IFCLK      ;
; N/A                                     ; None                                                ; 17.464 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset   ; IFCLK      ;
; N/A                                     ; None                                                ; 17.291 ns  ; DFS1~reg0                                                                                                                       ; DFS1       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 16.896 ns  ; conf[1]                                                                                                                         ; CLK_MCLK   ; IFCLK      ;
; N/A                                     ; None                                                ; 16.464 ns  ; conf[0]                                                                                                                         ; CLK_MCLK   ; IFCLK      ;
; N/A                                     ; None                                                ; 16.395 ns  ; DFS1~reg0                                                                                                                       ; DFS1       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 15.906 ns  ; flash:flash_LED|LED                                                                                                             ; DEBUG_LED0 ; IFCLK      ;
; N/A                                     ; None                                                ; 15.078 ns  ; clock_det:mercury_clock|flag                                                                                                    ; CLK_MCLK   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 14.879 ns  ; IFCLK_4                                                                                                                         ; CLK_MCLK   ; IFCLK      ;
; N/A                                     ; None                                                ; 14.714 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 14.607 ns  ; got_sync                                                                                                                        ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 14.046 ns  ; clock_det:penny_clock|flag                                                                                                      ; CLK_MCLK   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 13.682 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 13.196 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[14]  ; FX2_FD[6]  ; IFCLK      ;
; N/A                                     ; None                                                ; 13.150 ns  ; clock_det:janus_clock|flag                                                                                                      ; CLK_MCLK   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 13.046 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[12] ; FX2_FD[4]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.786 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 12.709 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[15] ; FX2_FD[7]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.614 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[14] ; FX2_FD[6]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.414 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[13] ; FX2_FD[5]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.395 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[15]  ; FX2_FD[7]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.373 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[10]  ; FX2_FD[2]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.273 ns  ; conf[1]                                                                                                                         ; CLK_48MHZ  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.202 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[5]  ; FX2_FD[13] ; IFCLK      ;
; N/A                                     ; None                                                ; 12.081 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[12]  ; FX2_FD[4]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.006 ns  ; SLEN_2                                                                                                                          ; FX2_FD[1]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.996 ns  ; SLEN_2                                                                                                                          ; FX2_FD[0]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.993 ns  ; Rx_control_0[0]                                                                                                                 ; DEBUG_LED2 ; IFCLK      ;
; N/A                                     ; None                                                ; 11.966 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[9]   ; FX2_FD[1]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.877 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[8]   ; FX2_FD[0]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.733 ns  ; SLEN_2                                                                                                                          ; FX2_FD[6]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.706 ns  ; SLEN_2                                                                                                                          ; FX2_FD[7]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.706 ns  ; SLEN_2                                                                                                                          ; FX2_FD[5]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.671 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[3]  ; FX2_FD[11] ; IFCLK      ;
; N/A                                     ; None                                                ; 11.648 ns  ; SLEN_2                                                                                                                          ; FX2_FD[4]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.576 ns  ; SLEN_2                                                                                                                          ; FX2_FD[2]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.392 ns  ; SLEN                                                                                                                            ; FX2_FD[6]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.359 ns  ; SLEN_2                                                                                                                          ; FX2_FD[3]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.344 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[7]   ; FX2_FD[15] ; IFCLK      ;
; N/A                                     ; None                                                ; 11.341 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[8]  ; FX2_FD[0]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.336 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[9]  ; FX2_FD[1]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.331 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[11] ; FX2_FD[3]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.320 ns  ; SLEN                                                                                                                            ; FX2_FD[4]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.242 ns  ; SLEN                                                                                                                            ; FX2_FD[2]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.233 ns  ; SLEN                                                                                                                            ; FX2_FD[1]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.223 ns  ; SLEN                                                                                                                            ; FX2_FD[0]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.218 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[13]  ; FX2_FD[5]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.215 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[2]  ; FX2_FD[10] ; IFCLK      ;
; N/A                                     ; None                                                ; 11.166 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[10] ; FX2_FD[2]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.033 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[6]   ; FX2_FD[14] ; IFCLK      ;
; N/A                                     ; None                                                ; 11.031 ns  ; SLEN                                                                                                                            ; FX2_FD[3]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.017 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[6]  ; FX2_FD[14] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.989 ns  ; SLEN                                                                                                                            ; FX2_FD[7]  ; IFCLK      ;
; N/A                                     ; None                                                ; 10.936 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[4]  ; FX2_FD[12] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.933 ns  ; SLEN                                                                                                                            ; FX2_FD[5]  ; IFCLK      ;
; N/A                                     ; None                                                ; 10.911 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                          ; GPIO[14]   ; FX2_CLK    ;
; N/A                                     ; None                                                ; 10.822 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                          ; GPIO[15]   ; FX2_CLK    ;
; N/A                                     ; None                                                ; 10.732 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[11]  ; FX2_FD[3]  ; IFCLK      ;
; N/A                                     ; None                                                ; 10.722 ns  ; SLEN_2                                                                                                                          ; FX2_FD[15] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.688 ns  ; SLEN_2                                                                                                                          ; FX2_FD[12] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.627 ns  ; SLEN_2                                                                                                                          ; FX2_FD[9]  ; IFCLK      ;
; N/A                                     ; None                                                ; 10.542 ns  ; SLEN_2                                                                                                                          ; FX2_FD[10] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.532 ns  ; SLEN_2                                                                                                                          ; FX2_FD[8]  ; IFCLK      ;
; N/A                                     ; None                                                ; 10.522 ns  ; SLEN_2                                                                                                                          ; FX2_FD[11] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.338 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                          ; GPIO[12]   ; FX2_CLK    ;
; N/A                                     ; None                                                ; 10.296 ns  ; SLEN_2                                                                                                                          ; FX2_FD[14] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.295 ns  ; SLEN_2                                                                                                                          ; FX2_FD[13] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.236 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                          ; GPIO[11]   ; FX2_CLK    ;
; N/A                                     ; None                                                ; 10.204 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[1]  ; FX2_FD[9]  ; IFCLK      ;
; N/A                                     ; None                                                ; 10.024 ns  ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                          ; GPIO[7]    ; FX2_CLK    ;
; N/A                                     ; None                                                ; 10.005 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[7]  ; FX2_FD[15] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.966 ns   ; SLEN                                                                                                                            ; FX2_FD[14] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.962 ns   ; SLEN                                                                                                                            ; FX2_FD[13] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.920 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                          ; GPIO[8]    ; FX2_CLK    ;
; N/A                                     ; None                                                ; 9.919 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                          ; GPIO[9]    ; FX2_CLK    ;
; N/A                                     ; None                                                ; 9.900 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[0]  ; FX2_FD[8]  ; IFCLK      ;
; N/A                                     ; None                                                ; 9.876 ns   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[5]   ; FX2_FD[13] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.795 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                          ; GPIO[2]    ; FX2_CLK    ;
; N/A                                     ; None                                                ; 9.792 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                          ; GPIO[13]   ; FX2_CLK    ;
; N/A                                     ; None                                                ; 9.780 ns   ; SLEN                                                                                                                            ; FX2_FD[11] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.779 ns   ; SLEN                                                                                                                            ; FX2_FD[9]  ; IFCLK      ;
; N/A                                     ; None                                                ; 9.777 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                          ; GPIO[3]    ; FX2_CLK    ;
; N/A                                     ; None                                                ; 9.769 ns   ; SLEN                                                                                                                            ; FX2_FD[10] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.759 ns   ; SLEN                                                                                                                            ; FX2_FD[8]  ; IFCLK      ;
; N/A                                     ; None                                                ; 9.736 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                          ; GPIO[5]    ; FX2_CLK    ;
; N/A                                     ; None                                                ; 9.722 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                          ; GPIO[6]    ; FX2_CLK    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                 ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 12.431 ns       ; MCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 11.634 ns       ; SDOBACK    ; FX2_PE1   ;
; N/A   ; None              ; 11.219 ns       ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 11.156 ns       ; FX2_PE3    ; TMS       ;
; N/A   ; None              ; 11.143 ns       ; FX2_PE2    ; TCK       ;
; N/A   ; None              ; 11.125 ns       ; FX2_PE0    ; TDO       ;
; N/A   ; None              ; 11.001 ns       ; FLAGB      ; full      ;
; N/A   ; None              ; 10.167 ns       ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 8.095 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------+------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From         ; To                              ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------+------------+
; N/A                                     ; None                                                ; 9.657 ns  ; ADC_OVERLOAD ; Tx_control_1[0]_OTERM25         ; IFCLK      ;
; N/A                                     ; None                                                ; 9.460 ns  ; spectrum_in  ; spectrum_data[1]                ; IFCLK      ;
; N/A                                     ; None                                                ; 8.937 ns  ; spectrum_in  ; spectrum_data[10]               ; IFCLK      ;
; N/A                                     ; None                                                ; 8.934 ns  ; spectrum_in  ; spectrum_data[12]               ; IFCLK      ;
; N/A                                     ; None                                                ; 8.911 ns  ; serno        ; temp_Merc_serialno[2]           ; IFCLK      ;
; N/A                                     ; None                                                ; 8.910 ns  ; serno        ; temp_Merc_serialno[0]           ; IFCLK      ;
; N/A                                     ; None                                                ; 8.855 ns  ; serno        ; temp_Penny_power[8]             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.791 ns  ; spectrum_in  ; spectrum_data[15]               ; IFCLK      ;
; N/A                                     ; None                                                ; 8.788 ns  ; spectrum_in  ; spectrum_data[9]                ; IFCLK      ;
; N/A                                     ; None                                                ; 8.612 ns  ; serno        ; temp_Merc_serialno[3]           ; IFCLK      ;
; N/A                                     ; None                                                ; 8.607 ns  ; serno        ; temp_Penny_power[3]             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.504 ns  ; serno        ; temp_Penny_serialno[0]          ; IFCLK      ;
; N/A                                     ; None                                                ; 8.500 ns  ; serno        ; temp_Penny_power[1]             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.490 ns  ; spectrum_in  ; spectrum_data[0]                ; IFCLK      ;
; N/A                                     ; None                                                ; 8.487 ns  ; spectrum_in  ; spectrum_data[4]                ; IFCLK      ;
; N/A                                     ; None                                                ; 8.486 ns  ; spectrum_in  ; spectrum_data[6]                ; IFCLK      ;
; N/A                                     ; None                                                ; 8.411 ns  ; FLAGB        ; spec~13                         ; IFCLK      ;
; N/A                                     ; None                                                ; 8.404 ns  ; serno        ; temp_Penny_power[5]             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.360 ns  ; serno        ; temp_Penny_serialno[6]          ; IFCLK      ;
; N/A                                     ; None                                                ; 8.358 ns  ; serno        ; temp_Merc_serialno[1]           ; IFCLK      ;
; N/A                                     ; None                                                ; 8.223 ns  ; CDOUT_P      ; Tx_q[0]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 8.206 ns  ; serno        ; temp_Merc_serialno[7]           ; IFCLK      ;
; N/A                                     ; None                                                ; 8.187 ns  ; spectrum_in  ; spectrum_data[2]                ; IFCLK      ;
; N/A                                     ; None                                                ; 7.804 ns  ; serno        ; temp_Merc_serialno[4]           ; IFCLK      ;
; N/A                                     ; None                                                ; 7.801 ns  ; serno        ; temp_Penny_serialno[4]          ; IFCLK      ;
; N/A                                     ; None                                                ; 7.780 ns  ; CDOUT        ; Tx_q[0]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 6.907 ns  ; ADC_OVERLOAD ; Tx_control_1[0]_OTERM25         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.710 ns  ; spectrum_in  ; spectrum_data[1]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.363 ns  ; serno        ; temp_Penny_serialno[7]          ; IFCLK      ;
; N/A                                     ; None                                                ; 6.325 ns  ; serno        ; temp_Merc_serialno[6]           ; IFCLK      ;
; N/A                                     ; None                                                ; 6.284 ns  ; serno        ; temp_Penny_power[7]             ; IFCLK      ;
; N/A                                     ; None                                                ; 6.275 ns  ; serno        ; temp_Penny_serialno[1]          ; IFCLK      ;
; N/A                                     ; None                                                ; 6.220 ns  ; spectrum_in  ; spectrum_data[3]                ; IFCLK      ;
; N/A                                     ; None                                                ; 6.187 ns  ; spectrum_in  ; spectrum_data[10]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.184 ns  ; spectrum_in  ; spectrum_data[12]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.171 ns  ; spectrum_in  ; spectrum_data[14]               ; IFCLK      ;
; N/A                                     ; None                                                ; 6.161 ns  ; serno        ; temp_Merc_serialno[2]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.160 ns  ; serno        ; temp_Merc_serialno[0]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.105 ns  ; serno        ; temp_Penny_power[8]             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.100 ns  ; spectrum_in  ; spectrum_data[11]               ; IFCLK      ;
; N/A                                     ; None                                                ; 6.041 ns  ; spectrum_in  ; spectrum_data[15]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.038 ns  ; spectrum_in  ; spectrum_data[9]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.875 ns  ; ADC_OVERLOAD ; Tx_control_1[0]_OTERM25         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.870 ns  ; serno        ; temp_Penny_power[4]             ; IFCLK      ;
; N/A                                     ; None                                                ; 5.862 ns  ; serno        ; temp_Merc_serialno[3]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.857 ns  ; serno        ; temp_Penny_power[3]             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.754 ns  ; serno        ; temp_Penny_serialno[0]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.750 ns  ; serno        ; temp_Penny_power[1]             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.743 ns  ; serno        ; temp_Penny_serialno[3]          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.740 ns  ; spectrum_in  ; spectrum_data[0]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.737 ns  ; spectrum_in  ; spectrum_data[4]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.736 ns  ; spectrum_in  ; spectrum_data[6]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.707 ns  ; serno        ; temp_Penny_power[9]             ; IFCLK      ;
; N/A                                     ; None                                                ; 5.688 ns  ; serno        ; temp_Penny_power[6]             ; IFCLK      ;
; N/A                                     ; None                                                ; 5.678 ns  ; spectrum_in  ; spectrum_data[1]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.661 ns  ; FLAGB        ; spec~13                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.654 ns  ; serno        ; temp_Penny_power[5]             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.632 ns  ; spectrum_in  ; spectrum_data[7]                ; IFCLK      ;
; N/A                                     ; None                                                ; 5.610 ns  ; serno        ; temp_Penny_serialno[6]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.608 ns  ; serno        ; temp_Merc_serialno[1]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.589 ns  ; serno        ; temp_Penny_power[11]            ; IFCLK      ;
; N/A                                     ; None                                                ; 5.562 ns  ; spectrum_in  ; spectrum_data[13]               ; IFCLK      ;
; N/A                                     ; None                                                ; 5.494 ns  ; serno        ; temp_Penny_power[2]             ; IFCLK      ;
; N/A                                     ; None                                                ; 5.473 ns  ; CDOUT_P      ; Tx_q[0]                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.456 ns  ; serno        ; temp_Merc_serialno[7]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.437 ns  ; spectrum_in  ; spectrum_data[2]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.402 ns  ; serno        ; temp_Penny_power[10]            ; IFCLK      ;
; N/A                                     ; None                                                ; 5.327 ns  ; spectrum_in  ; spectrum_data[8]                ; IFCLK      ;
; N/A                                     ; None                                                ; 5.288 ns  ; spectrum_in  ; spectrum_data[5]                ; IFCLK      ;
; N/A                                     ; None                                                ; 5.284 ns  ; serno        ; temp_Penny_serialno[2]          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.155 ns  ; spectrum_in  ; spectrum_data[10]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.152 ns  ; spectrum_in  ; spectrum_data[12]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.129 ns  ; serno        ; temp_Merc_serialno[2]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.128 ns  ; serno        ; temp_Merc_serialno[0]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.073 ns  ; serno        ; temp_Penny_power[8]             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.054 ns  ; serno        ; temp_Merc_serialno[4]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.051 ns  ; serno        ; temp_Penny_serialno[4]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.030 ns  ; CDOUT        ; Tx_q[0]                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.009 ns  ; spectrum_in  ; spectrum_data[15]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.006 ns  ; spectrum_in  ; spectrum_data[9]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.986 ns  ; serno        ; temp_Merc_serialno[5]           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.979 ns  ; ADC_OVERLOAD ; Tx_control_1[0]_OTERM25         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.909 ns  ; serno        ; temp_Penny_serialno[5]          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.830 ns  ; serno        ; temp_Merc_serialno[3]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.825 ns  ; serno        ; temp_Penny_power[3]             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.782 ns  ; spectrum_in  ; spectrum_data[1]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.722 ns  ; serno        ; temp_Penny_serialno[0]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.718 ns  ; serno        ; temp_Penny_power[1]             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.708 ns  ; spectrum_in  ; spectrum_data[0]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.705 ns  ; spectrum_in  ; spectrum_data[4]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.704 ns  ; serno        ; temp_Penny_power[0]             ; IFCLK      ;
; N/A                                     ; None                                                ; 4.704 ns  ; spectrum_in  ; spectrum_data[6]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.629 ns  ; FLAGB        ; spec~13                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.622 ns  ; serno        ; temp_Penny_power[5]             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.578 ns  ; serno        ; temp_Penny_serialno[6]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.576 ns  ; serno        ; temp_Merc_serialno[1]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.441 ns  ; CDOUT_P      ; Tx_q[0]                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.424 ns  ; serno        ; temp_Merc_serialno[7]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.405 ns  ; spectrum_in  ; spectrum_data[2]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.259 ns  ; spectrum_in  ; spectrum_data[10]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.256 ns  ; spectrum_in  ; spectrum_data[12]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.233 ns  ; serno        ; temp_Merc_serialno[2]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.232 ns  ; serno        ; temp_Merc_serialno[0]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.177 ns  ; serno        ; temp_Penny_power[8]             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.113 ns  ; spectrum_in  ; spectrum_data[15]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.110 ns  ; spectrum_in  ; spectrum_data[9]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.022 ns  ; serno        ; temp_Merc_serialno[4]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.019 ns  ; serno        ; temp_Penny_serialno[4]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.998 ns  ; CDOUT        ; Tx_q[0]                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.934 ns  ; serno        ; temp_Merc_serialno[3]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.929 ns  ; serno        ; temp_Penny_power[3]             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.826 ns  ; serno        ; temp_Penny_serialno[0]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.822 ns  ; serno        ; temp_Penny_power[1]             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.812 ns  ; spectrum_in  ; spectrum_data[0]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.809 ns  ; spectrum_in  ; spectrum_data[4]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.808 ns  ; spectrum_in  ; spectrum_data[6]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.733 ns  ; FLAGB        ; spec~13                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.726 ns  ; serno        ; temp_Penny_power[5]             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.682 ns  ; serno        ; temp_Penny_serialno[6]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.680 ns  ; serno        ; temp_Merc_serialno[1]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.613 ns  ; serno        ; temp_Penny_serialno[7]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.575 ns  ; serno        ; temp_Merc_serialno[6]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.545 ns  ; CDOUT_P      ; Tx_q[0]                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.534 ns  ; serno        ; temp_Penny_power[7]             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.528 ns  ; serno        ; temp_Merc_serialno[7]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.525 ns  ; serno        ; temp_Penny_serialno[1]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.509 ns  ; spectrum_in  ; spectrum_data[2]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.470 ns  ; spectrum_in  ; spectrum_data[3]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.421 ns  ; spectrum_in  ; spectrum_data[14]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.350 ns  ; spectrum_in  ; spectrum_data[11]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.126 ns  ; serno        ; temp_Merc_serialno[4]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.123 ns  ; serno        ; temp_Penny_serialno[4]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.120 ns  ; serno        ; temp_Penny_power[4]             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.102 ns  ; CDOUT        ; Tx_q[0]                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.993 ns  ; serno        ; temp_Penny_serialno[3]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.957 ns  ; serno        ; temp_Penny_power[9]             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.938 ns  ; serno        ; temp_Penny_power[6]             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.882 ns  ; spectrum_in  ; spectrum_data[7]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.839 ns  ; serno        ; temp_Penny_power[11]            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.812 ns  ; spectrum_in  ; spectrum_data[13]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.798 ns  ; MDOUT        ; q[0]                            ; IFCLK      ;
; N/A                                     ; None                                                ; 2.744 ns  ; serno        ; temp_Penny_power[2]             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.652 ns  ; serno        ; temp_Penny_power[10]            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.581 ns  ; serno        ; temp_Penny_serialno[7]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.577 ns  ; spectrum_in  ; spectrum_data[8]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.543 ns  ; serno        ; temp_Merc_serialno[6]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.538 ns  ; spectrum_in  ; spectrum_data[5]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.534 ns  ; serno        ; temp_Penny_serialno[2]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.502 ns  ; serno        ; temp_Penny_power[7]             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.493 ns  ; serno        ; temp_Penny_serialno[1]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.438 ns  ; spectrum_in  ; spectrum_data[3]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.389 ns  ; spectrum_in  ; spectrum_data[14]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.318 ns  ; spectrum_in  ; spectrum_data[11]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.236 ns  ; serno        ; temp_Merc_serialno[5]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.159 ns  ; serno        ; temp_Penny_serialno[5]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.088 ns  ; serno        ; temp_Penny_power[4]             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.048 ns  ; DOUT         ; q[0]                            ; IFCLK      ;
; N/A                                     ; None                                                ; 1.961 ns  ; serno        ; temp_Penny_serialno[3]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.954 ns  ; serno        ; temp_Penny_power[0]             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.925 ns  ; serno        ; temp_Penny_power[9]             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.906 ns  ; serno        ; temp_Penny_power[6]             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.850 ns  ; spectrum_in  ; spectrum_data[7]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.807 ns  ; serno        ; temp_Penny_power[11]            ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.780 ns  ; spectrum_in  ; spectrum_data[13]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.712 ns  ; serno        ; temp_Penny_power[2]             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.685 ns  ; serno        ; temp_Penny_serialno[7]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.647 ns  ; serno        ; temp_Merc_serialno[6]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.620 ns  ; serno        ; temp_Penny_power[10]            ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.606 ns  ; serno        ; temp_Penny_power[7]             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.597 ns  ; serno        ; temp_Penny_serialno[1]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.545 ns  ; spectrum_in  ; spectrum_data[8]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.542 ns  ; spectrum_in  ; spectrum_data[3]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.506 ns  ; spectrum_in  ; spectrum_data[5]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.502 ns  ; serno        ; temp_Penny_serialno[2]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.493 ns  ; spectrum_in  ; spectrum_data[14]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.422 ns  ; spectrum_in  ; spectrum_data[11]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.204 ns  ; serno        ; temp_Merc_serialno[5]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.192 ns  ; serno        ; temp_Penny_power[4]             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.127 ns  ; serno        ; temp_Penny_serialno[5]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.065 ns  ; serno        ; temp_Penny_serialno[3]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.029 ns  ; serno        ; temp_Penny_power[9]             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.010 ns  ; serno        ; temp_Penny_power[6]             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.954 ns  ; spectrum_in  ; spectrum_data[7]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.922 ns  ; serno        ; temp_Penny_power[0]             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.911 ns  ; serno        ; temp_Penny_power[11]            ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.884 ns  ; spectrum_in  ; spectrum_data[13]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.816 ns  ; serno        ; temp_Penny_power[2]             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.724 ns  ; serno        ; temp_Penny_power[10]            ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.649 ns  ; spectrum_in  ; spectrum_data[8]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.610 ns  ; spectrum_in  ; spectrum_data[5]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.606 ns  ; serno        ; temp_Penny_serialno[2]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.308 ns  ; serno        ; temp_Merc_serialno[5]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.231 ns  ; serno        ; temp_Penny_serialno[5]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.048 ns  ; MDOUT        ; q[0]                            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.026 ns  ; serno        ; temp_Penny_power[0]             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.702 ns ; DOUT         ; q[0]                            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.984 ns ; MDOUT        ; q[0]                            ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -1.734 ns ; DOUT         ; q[0]                            ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -1.880 ns ; MDOUT        ; q[0]                            ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -2.518 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[15] ; IFCLK      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;              ;                                 ;            ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Feb 23 21:13:46 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK_12MHZ" is an undefined clock
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CBCLK~reg0" as buffer
    Info: Detected ripple clock "LRCLK_96" as buffer
    Info: Detected gated clock "LRCLK~2" as buffer
    Info: Detected ripple clock "LRCLK_192" as buffer
    Info: Detected gated clock "LRCLK~1" as buffer
    Info: Detected ripple clock "LRCLK_48" as buffer
    Info: Detected gated clock "LRCLK~3" as buffer
    Info: Detected gated clock "LRCLK~4" as buffer
    Info: Detected ripple clock "clock_det:mercury_clock|flag" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected ripple clock "clock_det:penny_clock|flag" as buffer
    Info: Detected gated clock "CLK_MCLK~2" as buffer
    Info: Detected gated clock "CLK_MCLK~1" as buffer
    Info: Detected gated clock "CLK_MCLK~3" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~4" as buffer
    Info: Detected gated clock "Equal3~80" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected ripple clock "clock_det:janus_clock|flag" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~5" as buffer
    Info: Detected gated clock "CLK_MCLK~0" as buffer
    Info: Detected gated clock "BCLK~30" as buffer
    Info: Detected gated clock "CLK_MCLK~6" as buffer
    Info: Detected ripple clock "BCLK_96_48" as buffer
    Info: Detected gated clock "BCLK~2" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -4.017 ns for clock "IFCLK" between source register "LRCLK_96" and destination register "spectrum_state~7"
    Info: Fmax is 34.64 MHz (period= 28.868 ns)
    Info: + Largest register to register requirement is 6.502 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.651 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 10.844 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(2.120 ns) + CELL(0.970 ns) = 4.220 ns; Loc. = LCFF_X33_Y13_N5; Fanout = 6; REG Node = 'IFCLK_4'
                Info: 3: + IC(0.456 ns) + CELL(0.589 ns) = 5.265 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.099 ns) + CELL(0.206 ns) = 6.570 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.700 ns) + CELL(0.624 ns) = 7.894 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(1.372 ns) + CELL(0.000 ns) = 9.266 ns; Loc. = CLKCTRL_G7; Fanout = 554; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.912 ns) + CELL(0.666 ns) = 10.844 ns; Loc. = LCFF_X26_Y14_N31; Fanout = 16; REG Node = 'spectrum_state~7'
                Info: Total cell delay = 4.185 ns ( 38.59 % )
                Info: Total interconnect delay = 6.659 ns ( 61.41 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 14.495 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.962 ns; Loc. = LCFF_X4_Y9_N13; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(2.858 ns) + CELL(0.970 ns) = 6.790 ns; Loc. = LCFF_X33_Y13_N31; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.446 ns) + CELL(0.206 ns) = 7.442 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.354 ns) + CELL(0.206 ns) = 8.002 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.380 ns) + CELL(0.577 ns) = 8.959 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.370 ns) + CELL(0.206 ns) = 9.535 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(1.099 ns) + CELL(0.206 ns) = 10.840 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.979 ns) + CELL(0.970 ns) = 12.789 ns; Loc. = LCFF_X31_Y10_N3; Fanout = 11; REG Node = 'BCLK_96_48'
                Info: 10: + IC(1.040 ns) + CELL(0.666 ns) = 14.495 ns; Loc. = LCFF_X33_Y10_N29; Fanout = 2; REG Node = 'LRCLK_96'
                Info: Total cell delay = 6.107 ns ( 42.13 % )
                Info: Total interconnect delay = 8.388 ns ( 57.87 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 10.519 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N29; Fanout = 2; REG Node = 'LRCLK_96'
        Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'LRCLK~3'
        Info: 3: + IC(0.369 ns) + CELL(0.589 ns) = 1.602 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 14; COMB Node = 'LRCLK~4'
        Info: 4: + IC(3.390 ns) + CELL(0.370 ns) = 5.362 ns; Loc. = LCCOMB_X26_Y14_N14; Fanout = 1; COMB Node = 'spectrum_state~161'
        Info: 5: + IC(1.794 ns) + CELL(0.624 ns) = 7.780 ns; Loc. = LCCOMB_X26_Y14_N2; Fanout = 1; COMB Node = 'spectrum_state~162'
        Info: 6: + IC(2.279 ns) + CELL(0.460 ns) = 10.519 ns; Loc. = LCFF_X26_Y14_N31; Fanout = 16; REG Node = 'spectrum_state~7'
        Info: Total cell delay = 2.249 ns ( 21.38 % )
        Info: Total interconnect delay = 8.270 ns ( 78.62 % )
Warning: Can't achieve timing requirement Clock Setup: 'IFCLK' along 120 path(s). See Report window for details.
Info: Slack time is 27.543 ns for clock "CLK_12MHZ" between source register "LRCLK_96" and destination register "spectrum_state~7"
    Info: Fmax is 38.03 MHz (period= 26.294 ns)
    Info: + Largest register to register requirement is 38.062 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 81.380 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.364 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 7.453 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.824 ns) + CELL(0.370 ns) = 3.179 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(0.700 ns) + CELL(0.624 ns) = 4.503 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 4: + IC(1.372 ns) + CELL(0.000 ns) = 5.875 ns; Loc. = CLKCTRL_G7; Fanout = 554; COMB Node = 'BCLK~2clkctrl'
                Info: 5: + IC(0.912 ns) + CELL(0.666 ns) = 7.453 ns; Loc. = LCFF_X26_Y14_N31; Fanout = 16; REG Node = 'spectrum_state~7'
                Info: Total cell delay = 2.645 ns ( 35.49 % )
                Info: Total interconnect delay = 4.808 ns ( 64.51 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 9.817 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.932 ns) + CELL(0.970 ns) = 2.887 ns; Loc. = LCFF_X33_Y17_N5; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.176 ns) + CELL(0.370 ns) = 4.433 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(1.105 ns) + CELL(0.624 ns) = 6.162 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.979 ns) + CELL(0.970 ns) = 8.111 ns; Loc. = LCFF_X31_Y10_N3; Fanout = 11; REG Node = 'BCLK_96_48'
                Info: 6: + IC(1.040 ns) + CELL(0.666 ns) = 9.817 ns; Loc. = LCFF_X33_Y10_N29; Fanout = 2; REG Node = 'LRCLK_96'
                Info: Total cell delay = 4.585 ns ( 46.70 % )
                Info: Total interconnect delay = 5.232 ns ( 53.30 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 10.519 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N29; Fanout = 2; REG Node = 'LRCLK_96'
        Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'LRCLK~3'
        Info: 3: + IC(0.369 ns) + CELL(0.589 ns) = 1.602 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 14; COMB Node = 'LRCLK~4'
        Info: 4: + IC(3.390 ns) + CELL(0.370 ns) = 5.362 ns; Loc. = LCCOMB_X26_Y14_N14; Fanout = 1; COMB Node = 'spectrum_state~161'
        Info: 5: + IC(1.794 ns) + CELL(0.624 ns) = 7.780 ns; Loc. = LCCOMB_X26_Y14_N2; Fanout = 1; COMB Node = 'spectrum_state~162'
        Info: 6: + IC(2.279 ns) + CELL(0.460 ns) = 10.519 ns; Loc. = LCFF_X26_Y14_N31; Fanout = 16; REG Node = 'spectrum_state~7'
        Info: Total cell delay = 2.249 ns ( 21.38 % )
        Info: Total interconnect delay = 8.270 ns ( 78.62 % )
Info: Slack time is 27.009 ns for clock "PCLK_12MHZ" between source register "LRCLK_96" and destination register "spectrum_state~7"
    Info: Fmax is 38.49 MHz (period= 25.982 ns)
    Info: + Largest register to register requirement is 37.528 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 80.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.208 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 8.505 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.985 ns) + CELL(0.370 ns) = 2.350 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 2.926 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.099 ns) + CELL(0.206 ns) = 4.231 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.700 ns) + CELL(0.624 ns) = 5.555 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(1.372 ns) + CELL(0.000 ns) = 6.927 ns; Loc. = CLKCTRL_G7; Fanout = 554; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.912 ns) + CELL(0.666 ns) = 8.505 ns; Loc. = LCFF_X26_Y14_N31; Fanout = 16; REG Node = 'spectrum_state~7'
                Info: Total cell delay = 3.067 ns ( 36.06 % )
                Info: Total interconnect delay = 5.438 ns ( 63.94 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 10.713 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.269 ns) + CELL(0.970 ns) = 3.234 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.746 ns) + CELL(0.624 ns) = 4.604 ns; Loc. = LCCOMB_X33_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 5.177 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.370 ns) + CELL(0.206 ns) = 5.753 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(1.099 ns) + CELL(0.206 ns) = 7.058 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.979 ns) + CELL(0.970 ns) = 9.007 ns; Loc. = LCFF_X31_Y10_N3; Fanout = 11; REG Node = 'BCLK_96_48'
                Info: 8: + IC(1.040 ns) + CELL(0.666 ns) = 10.713 ns; Loc. = LCFF_X33_Y10_N29; Fanout = 2; REG Node = 'LRCLK_96'
                Info: Total cell delay = 4.843 ns ( 45.21 % )
                Info: Total interconnect delay = 5.870 ns ( 54.79 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 10.519 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N29; Fanout = 2; REG Node = 'LRCLK_96'
        Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'LRCLK~3'
        Info: 3: + IC(0.369 ns) + CELL(0.589 ns) = 1.602 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 14; COMB Node = 'LRCLK~4'
        Info: 4: + IC(3.390 ns) + CELL(0.370 ns) = 5.362 ns; Loc. = LCCOMB_X26_Y14_N14; Fanout = 1; COMB Node = 'spectrum_state~161'
        Info: 5: + IC(1.794 ns) + CELL(0.624 ns) = 7.780 ns; Loc. = LCCOMB_X26_Y14_N2; Fanout = 1; COMB Node = 'spectrum_state~162'
        Info: 6: + IC(2.279 ns) + CELL(0.460 ns) = 10.519 ns; Loc. = LCFF_X26_Y14_N31; Fanout = 16; REG Node = 'spectrum_state~7'
        Info: Total cell delay = 2.249 ns ( 21.38 % )
        Info: Total interconnect delay = 8.270 ns ( 78.62 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is -2.394 ns for clock "MCLK_12MHZ" between source register "LRCLK_96" and destination register "spectrum_state~7"
    Info: Fmax is 39.03 MHz (period= 25.622 ns)
    Info: + Largest register to register requirement is 8.125 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.028 ns
            Info: + Shortest clock path from clock "MCLK_12MHZ" to destination register is 9.717 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(0.986 ns) + CELL(0.624 ns) = 2.605 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.380 ns) + CELL(0.577 ns) = 3.562 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.370 ns) + CELL(0.206 ns) = 4.138 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(1.099 ns) + CELL(0.206 ns) = 5.443 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(0.700 ns) + CELL(0.624 ns) = 6.767 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(1.372 ns) + CELL(0.000 ns) = 8.139 ns; Loc. = CLKCTRL_G7; Fanout = 554; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.912 ns) + CELL(0.666 ns) = 9.717 ns; Loc. = LCFF_X26_Y14_N31; Fanout = 16; REG Node = 'spectrum_state~7'
                Info: Total cell delay = 3.898 ns ( 40.12 % )
                Info: Total interconnect delay = 5.819 ns ( 59.88 % )
            Info: - Longest clock path from clock "MCLK_12MHZ" to source register is 11.745 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.290 ns) + CELL(0.970 ns) = 3.255 ns; Loc. = LCFF_X31_Y13_N1; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(1.071 ns) + CELL(0.366 ns) = 4.692 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.354 ns) + CELL(0.206 ns) = 5.252 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.380 ns) + CELL(0.577 ns) = 6.209 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.370 ns) + CELL(0.206 ns) = 6.785 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(1.099 ns) + CELL(0.206 ns) = 8.090 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.979 ns) + CELL(0.970 ns) = 10.039 ns; Loc. = LCFF_X31_Y10_N3; Fanout = 11; REG Node = 'BCLK_96_48'
                Info: 9: + IC(1.040 ns) + CELL(0.666 ns) = 11.745 ns; Loc. = LCFF_X33_Y10_N29; Fanout = 2; REG Node = 'LRCLK_96'
                Info: Total cell delay = 5.162 ns ( 43.95 % )
                Info: Total interconnect delay = 6.583 ns ( 56.05 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 10.519 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N29; Fanout = 2; REG Node = 'LRCLK_96'
        Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'LRCLK~3'
        Info: 3: + IC(0.369 ns) + CELL(0.589 ns) = 1.602 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 14; COMB Node = 'LRCLK~4'
        Info: 4: + IC(3.390 ns) + CELL(0.370 ns) = 5.362 ns; Loc. = LCCOMB_X26_Y14_N14; Fanout = 1; COMB Node = 'spectrum_state~161'
        Info: 5: + IC(1.794 ns) + CELL(0.624 ns) = 7.780 ns; Loc. = LCCOMB_X26_Y14_N2; Fanout = 1; COMB Node = 'spectrum_state~162'
        Info: 6: + IC(2.279 ns) + CELL(0.460 ns) = 10.519 ns; Loc. = LCFF_X26_Y14_N31; Fanout = 16; REG Node = 'spectrum_state~7'
        Info: Total cell delay = 2.249 ns ( 21.38 % )
        Info: Total interconnect delay = 8.270 ns ( 78.62 % )
Warning: Can't achieve timing requirement Clock Setup: 'MCLK_12MHZ' along 26 path(s). See Report window for details.
Info: Slack time is 15.595 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]"
    Info: Fmax is 190.91 MHz (period= 5.238 ns)
    Info: + Largest register to register requirement is 20.556 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.013 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.931 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.270 ns) + CELL(0.666 ns) = 2.931 ns; Loc. = LCFF_X3_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
                Info: Total cell delay = 1.661 ns ( 56.67 % )
                Info: Total interconnect delay = 1.270 ns ( 43.33 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.944 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.283 ns) + CELL(0.666 ns) = 2.944 ns; Loc. = LCFF_X4_Y14_N31; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]'
                Info: Total cell delay = 1.661 ns ( 56.42 % )
                Info: Total interconnect delay = 1.283 ns ( 43.58 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.961 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y14_N31; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]'
        Info: 2: + IC(0.791 ns) + CELL(0.651 ns) = 1.442 ns; Loc. = LCCOMB_X5_Y14_N30; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~225'
        Info: 3: + IC(1.046 ns) + CELL(0.650 ns) = 3.138 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~227'
        Info: 4: + IC(1.363 ns) + CELL(0.460 ns) = 4.961 ns; Loc. = LCFF_X3_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 1.761 ns ( 35.50 % )
        Info: Total interconnect delay = 3.200 ns ( 64.50 % )
Info: Slack time is 17.612 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]"
    Info: Fmax is 310.46 MHz (period= 3.221 ns)
    Info: + Largest register to register requirement is 20.568 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.856 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.911 ns) + CELL(0.666 ns) = 2.856 ns; Loc. = LCFF_X4_Y14_N5; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 63.24 % )
                Info: Total interconnect delay = 1.050 ns ( 36.76 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X5_Y14_N27; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.21 % )
                Info: Total interconnect delay = 1.051 ns ( 36.79 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 2.956 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y14_N27; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.446 ns) + CELL(0.544 ns) = 0.990 ns; Loc. = LCCOMB_X5_Y14_N0; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.566 ns; Loc. = LCCOMB_X5_Y14_N14; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~32'
        Info: 4: + IC(0.535 ns) + CELL(0.855 ns) = 2.956 ns; Loc. = LCFF_X4_Y14_N5; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
        Info: Total cell delay = 1.605 ns ( 54.30 % )
        Info: Total interconnect delay = 1.351 ns ( 45.70 % )
Info: Minimum slack time is -12.041 ns for clock "IFCLK" between source register "temp_Merc_serialno[2]" and destination register "Merc_serialno[2]"
    Info: + Shortest register to register delay is 0.748 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 2; REG Node = 'temp_Merc_serialno[2]'
        Info: 2: + IC(0.434 ns) + CELL(0.206 ns) = 0.640 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 1; COMB Node = 'Merc_serialno[2]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.748 ns; Loc. = LCFF_X22_Y13_N9; Fanout = 1; REG Node = 'Merc_serialno[2]'
        Info: Total cell delay = 0.314 ns ( 41.98 % )
        Info: Total interconnect delay = 0.434 ns ( 58.02 % )
    Info: - Smallest register to register requirement is 12.789 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 12.787 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 23.622 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.962 ns; Loc. = LCFF_X4_Y9_N13; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(2.858 ns) + CELL(0.970 ns) = 6.790 ns; Loc. = LCFF_X33_Y13_N31; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.446 ns) + CELL(0.206 ns) = 7.442 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.354 ns) + CELL(0.206 ns) = 8.002 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.380 ns) + CELL(0.577 ns) = 8.959 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.370 ns) + CELL(0.206 ns) = 9.535 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(1.099 ns) + CELL(0.206 ns) = 10.840 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.652 ns) + CELL(0.970 ns) = 12.462 ns; Loc. = LCFF_X32_Y10_N11; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 10: + IC(0.485 ns) + CELL(0.651 ns) = 13.598 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 11: + IC(0.369 ns) + CELL(0.370 ns) = 14.337 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 12: + IC(1.372 ns) + CELL(0.000 ns) = 15.709 ns; Loc. = CLKCTRL_G7; Fanout = 554; COMB Node = 'BCLK~2clkctrl'
                Info: 13: + IC(0.876 ns) + CELL(0.970 ns) = 17.555 ns; Loc. = LCFF_X29_Y10_N21; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 14: + IC(1.115 ns) + CELL(0.623 ns) = 19.293 ns; Loc. = LCCOMB_X32_Y10_N4; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 15: + IC(0.667 ns) + CELL(0.370 ns) = 20.330 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 16: + IC(0.369 ns) + CELL(0.589 ns) = 21.288 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 14; COMB Node = 'LRCLK~4'
                Info: 17: + IC(0.765 ns) + CELL(0.000 ns) = 22.053 ns; Loc. = CLKCTRL_G5; Fanout = 44; COMB Node = 'LRCLK~4clkctrl'
                Info: 18: + IC(0.903 ns) + CELL(0.666 ns) = 23.622 ns; Loc. = LCFF_X22_Y13_N9; Fanout = 1; REG Node = 'Merc_serialno[2]'
                Info: Total cell delay = 9.680 ns ( 40.98 % )
                Info: Total interconnect delay = 13.942 ns ( 59.02 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 10.835 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(2.120 ns) + CELL(0.970 ns) = 4.220 ns; Loc. = LCFF_X33_Y13_N5; Fanout = 6; REG Node = 'IFCLK_4'
                Info: 3: + IC(0.456 ns) + CELL(0.589 ns) = 5.265 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.099 ns) + CELL(0.206 ns) = 6.570 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.700 ns) + CELL(0.624 ns) = 7.894 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(1.372 ns) + CELL(0.000 ns) = 9.266 ns; Loc. = CLKCTRL_G7; Fanout = 554; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.903 ns) + CELL(0.666 ns) = 10.835 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 2; REG Node = 'temp_Merc_serialno[2]'
                Info: Total cell delay = 4.185 ns ( 38.62 % )
                Info: Total interconnect delay = 6.650 ns ( 61.38 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 2525 path(s). See Report window for details.
Info: Minimum slack time is -10.754 ns for clock "CLK_12MHZ" between source register "temp_Merc_serialno[2]" and destination register "Merc_serialno[2]"
    Info: + Shortest register to register delay is 0.748 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 2; REG Node = 'temp_Merc_serialno[2]'
        Info: 2: + IC(0.434 ns) + CELL(0.206 ns) = 0.640 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 1; COMB Node = 'Merc_serialno[2]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.748 ns; Loc. = LCFF_X22_Y13_N9; Fanout = 1; REG Node = 'Merc_serialno[2]'
        Info: Total cell delay = 0.314 ns ( 41.98 % )
        Info: Total interconnect delay = 0.434 ns ( 58.02 % )
    Info: - Smallest register to register requirement is 11.502 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 11.500 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 18.944 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.932 ns) + CELL(0.970 ns) = 2.887 ns; Loc. = LCFF_X33_Y17_N5; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.176 ns) + CELL(0.370 ns) = 4.433 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(1.105 ns) + CELL(0.624 ns) = 6.162 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.652 ns) + CELL(0.970 ns) = 7.784 ns; Loc. = LCFF_X32_Y10_N11; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 6: + IC(0.485 ns) + CELL(0.651 ns) = 8.920 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 7: + IC(0.369 ns) + CELL(0.370 ns) = 9.659 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 8: + IC(1.372 ns) + CELL(0.000 ns) = 11.031 ns; Loc. = CLKCTRL_G7; Fanout = 554; COMB Node = 'BCLK~2clkctrl'
                Info: 9: + IC(0.876 ns) + CELL(0.970 ns) = 12.877 ns; Loc. = LCFF_X29_Y10_N21; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 10: + IC(1.115 ns) + CELL(0.623 ns) = 14.615 ns; Loc. = LCCOMB_X32_Y10_N4; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 11: + IC(0.667 ns) + CELL(0.370 ns) = 15.652 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 12: + IC(0.369 ns) + CELL(0.589 ns) = 16.610 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 14; COMB Node = 'LRCLK~4'
                Info: 13: + IC(0.765 ns) + CELL(0.000 ns) = 17.375 ns; Loc. = CLKCTRL_G5; Fanout = 44; COMB Node = 'LRCLK~4clkctrl'
                Info: 14: + IC(0.903 ns) + CELL(0.666 ns) = 18.944 ns; Loc. = LCFF_X22_Y13_N9; Fanout = 1; REG Node = 'Merc_serialno[2]'
                Info: Total cell delay = 8.158 ns ( 43.06 % )
                Info: Total interconnect delay = 10.786 ns ( 56.94 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 7.444 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.824 ns) + CELL(0.370 ns) = 3.179 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(0.700 ns) + CELL(0.624 ns) = 4.503 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 4: + IC(1.372 ns) + CELL(0.000 ns) = 5.875 ns; Loc. = CLKCTRL_G7; Fanout = 554; COMB Node = 'BCLK~2clkctrl'
                Info: 5: + IC(0.903 ns) + CELL(0.666 ns) = 7.444 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 2; REG Node = 'temp_Merc_serialno[2]'
                Info: Total cell delay = 2.645 ns ( 35.53 % )
                Info: Total interconnect delay = 4.799 ns ( 64.47 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 1664 path(s). See Report window for details.
Info: Minimum slack time is -10.598 ns for clock "PCLK_12MHZ" between source register "temp_Merc_serialno[2]" and destination register "Merc_serialno[2]"
    Info: + Shortest register to register delay is 0.748 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 2; REG Node = 'temp_Merc_serialno[2]'
        Info: 2: + IC(0.434 ns) + CELL(0.206 ns) = 0.640 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 1; COMB Node = 'Merc_serialno[2]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.748 ns; Loc. = LCFF_X22_Y13_N9; Fanout = 1; REG Node = 'Merc_serialno[2]'
        Info: Total cell delay = 0.314 ns ( 41.98 % )
        Info: Total interconnect delay = 0.434 ns ( 58.02 % )
    Info: - Smallest register to register requirement is 11.346 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 11.344 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 19.840 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.269 ns) + CELL(0.970 ns) = 3.234 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.746 ns) + CELL(0.624 ns) = 4.604 ns; Loc. = LCCOMB_X33_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 5.177 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.370 ns) + CELL(0.206 ns) = 5.753 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(1.099 ns) + CELL(0.206 ns) = 7.058 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.652 ns) + CELL(0.970 ns) = 8.680 ns; Loc. = LCFF_X32_Y10_N11; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 8: + IC(0.485 ns) + CELL(0.651 ns) = 9.816 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 9: + IC(0.369 ns) + CELL(0.370 ns) = 10.555 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 10: + IC(1.372 ns) + CELL(0.000 ns) = 11.927 ns; Loc. = CLKCTRL_G7; Fanout = 554; COMB Node = 'BCLK~2clkctrl'
                Info: 11: + IC(0.876 ns) + CELL(0.970 ns) = 13.773 ns; Loc. = LCFF_X29_Y10_N21; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 12: + IC(1.115 ns) + CELL(0.623 ns) = 15.511 ns; Loc. = LCCOMB_X32_Y10_N4; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 13: + IC(0.667 ns) + CELL(0.370 ns) = 16.548 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 14: + IC(0.369 ns) + CELL(0.589 ns) = 17.506 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 14; COMB Node = 'LRCLK~4'
                Info: 15: + IC(0.765 ns) + CELL(0.000 ns) = 18.271 ns; Loc. = CLKCTRL_G5; Fanout = 44; COMB Node = 'LRCLK~4clkctrl'
                Info: 16: + IC(0.903 ns) + CELL(0.666 ns) = 19.840 ns; Loc. = LCFF_X22_Y13_N9; Fanout = 1; REG Node = 'Merc_serialno[2]'
                Info: Total cell delay = 8.416 ns ( 42.42 % )
                Info: Total interconnect delay = 11.424 ns ( 57.58 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 8.496 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.985 ns) + CELL(0.370 ns) = 2.350 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 2.926 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.099 ns) + CELL(0.206 ns) = 4.231 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.700 ns) + CELL(0.624 ns) = 5.555 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(1.372 ns) + CELL(0.000 ns) = 6.927 ns; Loc. = CLKCTRL_G7; Fanout = 554; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.903 ns) + CELL(0.666 ns) = 8.496 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 2; REG Node = 'temp_Merc_serialno[2]'
                Info: Total cell delay = 3.067 ns ( 36.10 % )
                Info: Total interconnect delay = 5.429 ns ( 63.90 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 1588 path(s). See Report window for details.
Info: Minimum slack time is -10.418 ns for clock "MCLK_12MHZ" between source register "temp_Merc_serialno[2]" and destination register "Merc_serialno[2]"
    Info: + Shortest register to register delay is 0.748 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 2; REG Node = 'temp_Merc_serialno[2]'
        Info: 2: + IC(0.434 ns) + CELL(0.206 ns) = 0.640 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 1; COMB Node = 'Merc_serialno[2]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.748 ns; Loc. = LCFF_X22_Y13_N9; Fanout = 1; REG Node = 'Merc_serialno[2]'
        Info: Total cell delay = 0.314 ns ( 41.98 % )
        Info: Total interconnect delay = 0.434 ns ( 58.02 % )
    Info: - Smallest register to register requirement is 11.166 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 11.164 ns
            Info: + Longest clock path from clock "MCLK_12MHZ" to destination register is 20.872 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.290 ns) + CELL(0.970 ns) = 3.255 ns; Loc. = LCFF_X31_Y13_N1; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(1.071 ns) + CELL(0.366 ns) = 4.692 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.354 ns) + CELL(0.206 ns) = 5.252 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.380 ns) + CELL(0.577 ns) = 6.209 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.370 ns) + CELL(0.206 ns) = 6.785 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(1.099 ns) + CELL(0.206 ns) = 8.090 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.652 ns) + CELL(0.970 ns) = 9.712 ns; Loc. = LCFF_X32_Y10_N11; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 9: + IC(0.485 ns) + CELL(0.651 ns) = 10.848 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 10: + IC(0.369 ns) + CELL(0.370 ns) = 11.587 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 11: + IC(1.372 ns) + CELL(0.000 ns) = 12.959 ns; Loc. = CLKCTRL_G7; Fanout = 554; COMB Node = 'BCLK~2clkctrl'
                Info: 12: + IC(0.876 ns) + CELL(0.970 ns) = 14.805 ns; Loc. = LCFF_X29_Y10_N21; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 13: + IC(1.115 ns) + CELL(0.623 ns) = 16.543 ns; Loc. = LCCOMB_X32_Y10_N4; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 14: + IC(0.667 ns) + CELL(0.370 ns) = 17.580 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 15: + IC(0.369 ns) + CELL(0.589 ns) = 18.538 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 14; COMB Node = 'LRCLK~4'
                Info: 16: + IC(0.765 ns) + CELL(0.000 ns) = 19.303 ns; Loc. = CLKCTRL_G5; Fanout = 44; COMB Node = 'LRCLK~4clkctrl'
                Info: 17: + IC(0.903 ns) + CELL(0.666 ns) = 20.872 ns; Loc. = LCFF_X22_Y13_N9; Fanout = 1; REG Node = 'Merc_serialno[2]'
                Info: Total cell delay = 8.735 ns ( 41.85 % )
                Info: Total interconnect delay = 12.137 ns ( 58.15 % )
            Info: - Shortest clock path from clock "MCLK_12MHZ" to source register is 9.708 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(0.986 ns) + CELL(0.624 ns) = 2.605 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.380 ns) + CELL(0.577 ns) = 3.562 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.370 ns) + CELL(0.206 ns) = 4.138 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(1.099 ns) + CELL(0.206 ns) = 5.443 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(0.700 ns) + CELL(0.624 ns) = 6.767 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(1.372 ns) + CELL(0.000 ns) = 8.139 ns; Loc. = CLKCTRL_G7; Fanout = 554; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.903 ns) + CELL(0.666 ns) = 9.708 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 2; REG Node = 'temp_Merc_serialno[2]'
                Info: Total cell delay = 3.898 ns ( 40.15 % )
                Info: Total interconnect delay = 5.810 ns ( 59.85 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement MCLK_12MHZ along 1447 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]~338'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.942 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.281 ns) + CELL(0.666 ns) = 2.942 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 56.46 % )
                Info: Total interconnect delay = 1.281 ns ( 43.54 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.942 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.281 ns) + CELL(0.666 ns) = 2.942 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 56.46 % )
                Info: Total interconnect delay = 1.281 ns ( 43.54 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.264 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.266 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y14_N27; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.806 ns) + CELL(0.460 ns) = 1.266 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 36.33 % )
        Info: Total interconnect delay = 0.806 ns ( 63.67 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.21 % )
                Info: Total interconnect delay = 1.051 ns ( 36.79 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X5_Y14_N27; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.21 % )
                Info: Total interconnect delay = 1.051 ns ( 36.79 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "state_FX[2]" (data pin = "FLAGC", clock pin = "IFCLK") is 10.196 ns
    Info: + Longest pin to register delay is 13.092 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 18; PIN Node = 'FLAGC'
        Info: 2: + IC(6.614 ns) + CELL(0.370 ns) = 7.989 ns; Loc. = LCCOMB_X8_Y16_N28; Fanout = 1; COMB Node = 'Mux3~214'
        Info: 3: + IC(0.664 ns) + CELL(0.206 ns) = 8.859 ns; Loc. = LCCOMB_X9_Y16_N16; Fanout = 1; COMB Node = 'Mux2~638'
        Info: 4: + IC(1.030 ns) + CELL(0.651 ns) = 10.540 ns; Loc. = LCCOMB_X8_Y16_N18; Fanout = 1; COMB Node = 'Mux2~640'
        Info: 5: + IC(1.820 ns) + CELL(0.624 ns) = 12.984 ns; Loc. = LCCOMB_X8_Y16_N4; Fanout = 1; COMB Node = 'Mux2~642'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 13.092 ns; Loc. = LCFF_X8_Y16_N5; Fanout = 22; REG Node = 'state_FX[2]'
        Info: Total cell delay = 2.964 ns ( 22.64 % )
        Info: Total interconnect delay = 10.128 ns ( 77.36 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.856 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 430; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.924 ns) + CELL(0.666 ns) = 2.856 ns; Loc. = LCFF_X8_Y16_N5; Fanout = 22; REG Node = 'state_FX[2]'
        Info: Total cell delay = 1.796 ns ( 62.89 % )
        Info: Total interconnect delay = 1.060 ns ( 37.11 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED3" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]" is 26.872 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 13.791 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
        Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.962 ns; Loc. = LCFF_X4_Y9_N13; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(2.858 ns) + CELL(0.970 ns) = 6.790 ns; Loc. = LCFF_X33_Y13_N31; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.446 ns) + CELL(0.206 ns) = 7.442 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.354 ns) + CELL(0.206 ns) = 8.002 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.380 ns) + CELL(0.577 ns) = 8.959 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.370 ns) + CELL(0.206 ns) = 9.535 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(1.099 ns) + CELL(0.206 ns) = 10.840 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(1.369 ns) + CELL(0.000 ns) = 12.209 ns; Loc. = CLKCTRL_G6; Fanout = 386; COMB Node = 'CLK_MCLK~6clkctrl'
        Info: 10: + IC(0.916 ns) + CELL(0.666 ns) = 13.791 ns; Loc. = LCFF_X16_Y7_N15; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]'
        Info: Total cell delay = 5.137 ns ( 37.25 % )
        Info: Total interconnect delay = 8.654 ns ( 62.75 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 12.777 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y7_N15; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]'
        Info: 2: + IC(0.663 ns) + CELL(0.596 ns) = 1.259 ns; Loc. = LCCOMB_X15_Y7_N8; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~170'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.345 ns; Loc. = LCCOMB_X15_Y7_N10; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~172'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.431 ns; Loc. = LCCOMB_X15_Y7_N12; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~174'
        Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 1.621 ns; Loc. = LCCOMB_X15_Y7_N14; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~176'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.707 ns; Loc. = LCCOMB_X15_Y7_N16; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~178'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.793 ns; Loc. = LCCOMB_X15_Y7_N18; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~180'
        Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 2.299 ns; Loc. = LCCOMB_X15_Y7_N20; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~181'
        Info: 9: + IC(0.678 ns) + CELL(0.624 ns) = 3.601 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 1; COMB Node = 'LessThan3~228_RESYN72_BDD73'
        Info: 10: + IC(0.376 ns) + CELL(0.319 ns) = 4.296 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 1; COMB Node = 'LessThan3~228_RESYN74_BDD75'
        Info: 11: + IC(0.360 ns) + CELL(0.206 ns) = 4.862 ns; Loc. = LCCOMB_X14_Y7_N14; Fanout = 2; COMB Node = 'LessThan3~228'
        Info: 12: + IC(1.117 ns) + CELL(0.366 ns) = 6.345 ns; Loc. = LCCOMB_X14_Y8_N30; Fanout = 1; COMB Node = 'have_sync~0'
        Info: 13: + IC(3.316 ns) + CELL(3.116 ns) = 12.777 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
        Info: Total cell delay = 6.267 ns ( 49.05 % )
        Info: Total interconnect delay = 6.510 ns ( 50.95 % )
Info: Longest tpd from source pin "MCLK_12MHZ" to destination pin "CLK_MCLK" is 12.431 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
    Info: 2: + IC(0.986 ns) + CELL(0.624 ns) = 2.605 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~3'
    Info: 3: + IC(0.380 ns) + CELL(0.577 ns) = 3.562 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
    Info: 4: + IC(0.370 ns) + CELL(0.206 ns) = 4.138 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
    Info: 5: + IC(1.099 ns) + CELL(0.206 ns) = 5.443 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
    Info: 6: + IC(3.732 ns) + CELL(3.256 ns) = 12.431 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 5.864 ns ( 47.17 % )
    Info: Total interconnect delay = 6.567 ns ( 52.83 % )
Info: th for register "Tx_control_1[0]_OTERM25" (data pin = "ADC_OVERLOAD", clock pin = "IFCLK") is 9.657 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 17.287 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
        Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.962 ns; Loc. = LCFF_X4_Y9_N13; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(2.858 ns) + CELL(0.970 ns) = 6.790 ns; Loc. = LCFF_X33_Y13_N31; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.446 ns) + CELL(0.206 ns) = 7.442 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.354 ns) + CELL(0.206 ns) = 8.002 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.380 ns) + CELL(0.577 ns) = 8.959 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.370 ns) + CELL(0.206 ns) = 9.535 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(1.099 ns) + CELL(0.206 ns) = 10.840 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 9; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(0.652 ns) + CELL(0.970 ns) = 12.462 ns; Loc. = LCFF_X32_Y10_N11; Fanout = 5; REG Node = 'AK_reset~reg0'
        Info: 10: + IC(0.485 ns) + CELL(0.651 ns) = 13.598 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 1; COMB Node = 'BCLK~30'
        Info: 11: + IC(0.369 ns) + CELL(0.370 ns) = 14.337 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 3; COMB Node = 'BCLK~2'
        Info: 12: + IC(1.372 ns) + CELL(0.000 ns) = 15.709 ns; Loc. = CLKCTRL_G7; Fanout = 554; COMB Node = 'BCLK~2clkctrl'
        Info: 13: + IC(0.912 ns) + CELL(0.666 ns) = 17.287 ns; Loc. = LCFF_X21_Y15_N7; Fanout = 1; REG Node = 'Tx_control_1[0]_OTERM25'
        Info: Total cell delay = 7.128 ns ( 41.23 % )
        Info: Total interconnect delay = 10.159 ns ( 58.77 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.936 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_176; Fanout = 1; PIN Node = 'ADC_OVERLOAD'
        Info: 2: + IC(6.502 ns) + CELL(0.460 ns) = 7.936 ns; Loc. = LCFF_X21_Y15_N7; Fanout = 1; REG Node = 'Tx_control_1[0]_OTERM25'
        Info: Total cell delay = 1.434 ns ( 18.07 % )
        Info: Total interconnect delay = 6.502 ns ( 81.93 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 145 megabytes
    Info: Processing ended: Mon Feb 23 21:13:49 2009
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


