Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Sep 25 13:35:25 2023
| Host              : workstation running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -file bsp_sis8300ku_top_timing_summary_routed.rpt -pb bsp_sis8300ku_top_timing_summary_routed.pb -rpx bsp_sis8300ku_top_timing_summary_routed.rpx -warn_on_violation
| Design            : bsp_sis8300ku_top
| Device            : xcku040-ffva1156
| Speed File        : -1  PRODUCTION 1.25 12-04-2018
| Temperature Grade : C
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2626)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (321)
5. checking no_input_delay (98)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (160)

1. checking no_clock (2626)
---------------------------
 There are 65 register/latch pins with no clock driven by root clock pin: pi_dac_clk_fb_p (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[0][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[0][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[0][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[0][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[0][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[0][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[0][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[0][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[0][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[0][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[0][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[0][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[1][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[1][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[1][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[1][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[1][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[1][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[1][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[1][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[1][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[1][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[1][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[0].po_adc_data_reg[1][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[2][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[2][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[2][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[2][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[2][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[2][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[2][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[2][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[2][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[2][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[2][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[2][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[2][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[2][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[2][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[3][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[3][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[3][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[3][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[3][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[3][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[3][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[3][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[3][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[3][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[3][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[3][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[3][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[3][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[3][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[1].po_adc_data_reg[3][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[4][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[4][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[4][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[4][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[4][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[4][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[4][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[4][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[4][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[4][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[4][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[4][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[4][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[4][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[4][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[4][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[5][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[5][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[5][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[5][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[5][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[5][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[5][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[5][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[5][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[5][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[5][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[5][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[5][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[5][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[5][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[2].po_adc_data_reg[5][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[6][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[6][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[6][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[6][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[6][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[6][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[6][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[6][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[6][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[6][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[6][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[6][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[6][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[6][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[6][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[6][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[8][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[8][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[8][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[8][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[8][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[8][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[8][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[8][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[8][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[8][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[8][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[8][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[8][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[8][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[8][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[8][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[9][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[9][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[9][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[9][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[9][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[9][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[9][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[9][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[9][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[9][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[9][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[9][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[9][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[9][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[9][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[4].po_adc_data_reg[9][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ins_sis8300ku_bsp_logic_top/ins_config_manager/ins_icap/inst_icap_boot_fsm/gen_div_clk.icap_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (321)
--------------------------------------------------
 There are 321 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (98)
-------------------------------
 There are 97 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (49)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (160)
------------------------------
 There are 160 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.683      -74.202                    144               245378        0.030        0.000                      0               244676        0.000        0.000                       0                 87580  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
125MHZ_SYS_CLK                                                                              {0.000 4.000}          8.000           125.000         
  mmcm0_clkout2                                                                             {0.000 4.000}          8.000           125.000         
  mmcm_clkout0                                                                              {0.000 2.500}          5.000           200.000         
    pll_clk[0]                                                                              {0.000 0.312}          0.625           1600.000        
      pll_clk[0]_DIV                                                                        {0.000 2.500}          5.000           200.000         
    pll_clk[1]                                                                              {0.000 0.312}          0.625           1600.000        
      pll_clk[1]_DIV                                                                        {0.000 2.500}          5.000           200.000         
    pll_clk[2]                                                                              {0.000 0.312}          0.625           1600.000        
      pll_clk[2]_DIV                                                                        {0.000 2.500}          5.000           200.000         
  mmcm_clkout5                                                                              {0.000 10.000}         20.000          50.000          
  mmcm_clkout6                                                                              {0.000 5.000}          10.000          100.000         
  payload_i[bsp_domain_clock][1]                                                            {0.000 2.500}          5.000           200.000         
CLK_ADC_DCO_0                                                                               {0.000 4.000}          8.000           125.000         
CLK_ADC_DCO_1                                                                               {0.000 4.000}          8.000           125.000         
CLK_ADC_DCO_2                                                                               {0.000 4.000}          8.000           125.000         
CLK_ADC_DCO_3                                                                               {0.000 4.000}          8.000           125.000         
CLK_ADC_DCO_4                                                                               {0.000 4.000}          8.000           125.000         
CLK_DIV0_CLK05                                                                              {0.000 4.000}          8.000           125.000         
  APP_2X_CLK                                                                                {0.000 2.000}          4.000           250.000         
    DAC_CLK                                                                                 {0.000 2.000}          4.000           250.000         
  APP_CLK                                                                                   {0.000 4.000}          8.000           125.000         
  clkfbout                                                                                  {0.000 4.000}          8.000           125.000         
CLK_DIV1_CLK69                                                                              {0.000 4.000}          8.000           125.000         
PCIE_REF_CLK                                                                                {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]                                                                        {0.000 0.100}          0.200           5000.001        
  qpll1outrefclk_out[0]                                                                     {0.000 5.000}          10.000          100.000         
  txoutclk_out[3]                                                                           {0.000 2.000}          4.000           250.000         
    axi4_aclk                                                                               {0.000 4.000}          8.000           125.000         
    mcap_clk                                                                                {0.000 4.000}          8.000           125.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
125MHZ_SYS_CLK                                                                                    5.846        0.000                      0                   23        0.073        0.000                      0                   23        1.600        0.000                       0                    20  
  mmcm0_clkout2                                                                                                                                                                                                                               1.600        0.000                       0                     3  
  mmcm_clkout0                                                                                    0.271        0.000                      0                73135        0.030        0.000                      0                73135        0.750        0.000                       0                 29499  
    pll_clk[0]                                                                                                                                                                                                                                0.124        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                          1.001        0.000                       0                    40  
    pll_clk[1]                                                                                                                                                                                                                                0.124        0.000                       0                     7  
      pll_clk[1]_DIV                                                                                                                                                                                                                          1.001        0.000                       0                    25  
    pll_clk[2]                                                                                                                                                                                                                                0.124        0.000                       0                     9  
      pll_clk[2]_DIV                                                                                                                                                                                                                          1.001        0.000                       0                    40  
  mmcm_clkout5                                                                                   15.122        0.000                      0                  872        0.037        0.000                      0                  872        9.209        0.000                       0                   568  
  mmcm_clkout6                                                                                    2.773        0.000                      0                 5645        0.034        0.000                      0                 5161        1.069        0.000                       0                  1732  
  payload_i[bsp_domain_clock][1]                                                                  4.494        0.000                      0                    2        0.084        0.000                      0                    2        1.938        0.000                       0                     8  
CLK_DIV0_CLK05                                                                                    6.313        0.000                      0                  126        0.081        0.000                      0                  126        1.600        0.000                       0                    67  
  APP_2X_CLK                                                                                      0.376        0.000                      0                   72        0.100        0.000                      0                   72        0.578        0.000                       0                    75  
  APP_CLK                                                                                        -0.683      -74.202                    144                14865        0.031        0.000                      0                14865        2.914        0.000                       0                  6373  
  clkfbout                                                                                                                                                                                                                                    6.413        0.000                       0                     3  
PCIE_REF_CLK                                                                                      8.392        0.000                      0                  112        0.045        0.000                      0                  112        3.200        0.000                       0                   142  
  txoutclk_out[3]                                                                                 1.018        0.000                      0                 2994        0.030        0.000                      0                 2994        0.000        0.000                       0                  1088  
    axi4_aclk                                                                                     1.630        0.000                      0               144446        0.030        0.000                      0               144446        0.133        0.000                       0                 47380  
    mcap_clk                                                                                                                                                                                                                                  0.000        0.000                       0                     1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.831        0.000                      0                  968        0.043        0.000                      0                  968       15.709        0.000                       0                   491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout5                                                                                mmcm_clkout0                                                                                      2.307        0.000                      0                   28                                                                        
mmcm_clkout6                                                                                mmcm_clkout0                                                                                      0.967        0.000                      0                  129                                                                        
mmcm_clkout0                                                                                pll_clk[0]_DIV                                                                                    1.130        0.000                      0                  352        0.661        0.000                      0                  352  
mmcm_clkout0                                                                                pll_clk[1]_DIV                                                                                    1.872        0.000                      0                  216        0.504        0.000                      0                  216  
mmcm_clkout0                                                                                pll_clk[2]_DIV                                                                                    1.237        0.000                      0                  352        0.546        0.000                      0                  352  
mmcm_clkout0                                                                                mmcm_clkout5                                                                                     11.333        0.000                      0                   10                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  mmcm_clkout5                                                                                     31.779        0.000                      0                    8                                                                        
mmcm_clkout0                                                                                mmcm_clkout6                                                                                      3.059        0.000                      0                   36        0.111        0.000                      0                    1  
APP_CLK                                                                                     APP_2X_CLK                                                                                        1.370        0.000                      0                   32        0.316        0.000                      0                   32  
axi4_aclk                                                                                   txoutclk_out[3]                                                                                   1.230        0.000                      0                  487        0.115        0.000                      0                  487  
mmcm_clkout5                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       19.191        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           APP_CLK                                                                                     APP_CLK                                                                                           3.253        0.000                      0                   95        1.237        0.000                      0                   95  
**async_default**                                                                           PCIE_REF_CLK                                                                                PCIE_REF_CLK                                                                                      8.810        0.000                      0                   25        0.232        0.000                      0                   25  
**async_default**                                                                           axi4_aclk                                                                                   axi4_aclk                                                                                         4.659        0.000                      0                  147        0.231        0.000                      0                  147  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.049        0.000                      0                  100        0.121        0.000                      0                  100  
**async_default**                                                                           mmcm_clkout5                                                                                mmcm_clkout5                                                                                     17.686        0.000                      0                   91        0.132        0.000                      0                   91  
**async_default**                                                                           payload_i[bsp_domain_clock][1]                                                              payload_i[bsp_domain_clock][1]                                                                    1.931        0.000                      0                    2        0.226        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  125MHZ_SYS_CLK
  To Clock:  125MHZ_SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (125MHZ_SYS_CLK rise@8.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.608ns (30.910%)  route 1.359ns (69.090%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 11.290 - 8.000 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.396ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.365ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          2.006     3.737    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     3.875 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, routed)           0.475     4.350    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]
    SLICE_X2Y59          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.235     4.585 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.565     5.150    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.235     5.385 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.319     5.704    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      8.000     8.000 r  
    AJ18                                              0.000     8.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     8.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.372 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          1.918    11.290    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.389    11.680    
                         clock uncertainty           -0.035    11.645    
    SLICE_X2Y59          FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.095    11.550    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -5.704    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (125MHZ_SYS_CLK rise@8.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.608ns (30.910%)  route 1.359ns (69.090%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 11.290 - 8.000 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.396ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.365ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          2.006     3.737    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     3.875 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, routed)           0.475     4.350    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]
    SLICE_X2Y59          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.235     4.585 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.565     5.150    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.235     5.385 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.319     5.704    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      8.000     8.000 r  
    AJ18                                              0.000     8.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     8.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.372 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          1.918    11.290    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.389    11.680    
                         clock uncertainty           -0.035    11.645    
    SLICE_X2Y59          FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.095    11.550    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -5.704    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (125MHZ_SYS_CLK rise@8.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.608ns (30.910%)  route 1.359ns (69.090%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 11.290 - 8.000 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.396ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.365ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          2.006     3.737    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     3.875 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, routed)           0.475     4.350    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]
    SLICE_X2Y59          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.235     4.585 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.565     5.150    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.235     5.385 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.319     5.704    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      8.000     8.000 r  
    AJ18                                              0.000     8.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     8.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.372 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          1.918    11.290    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.389    11.680    
                         clock uncertainty           -0.035    11.645    
    SLICE_X2Y59          FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.095    11.550    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -5.704    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (125MHZ_SYS_CLK rise@8.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.608ns (30.910%)  route 1.359ns (69.090%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 11.290 - 8.000 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.396ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.365ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          2.006     3.737    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     3.875 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, routed)           0.475     4.350    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]
    SLICE_X2Y59          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.235     4.585 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.565     5.150    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.235     5.385 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.319     5.704    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      8.000     8.000 r  
    AJ18                                              0.000     8.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     8.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.372 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          1.918    11.290    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.389    11.680    
                         clock uncertainty           -0.035    11.645    
    SLICE_X2Y59          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.095    11.550    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -5.704    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (125MHZ_SYS_CLK rise@8.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.611ns (30.550%)  route 1.389ns (69.450%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 11.290 - 8.000 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.396ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.365ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          2.006     3.737    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     3.875 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, routed)           0.475     4.350    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]
    SLICE_X2Y59          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.235     4.585 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.555     5.140    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X2Y59          LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.238     5.378 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2/O
                         net (fo=1, routed)           0.359     5.737    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[6]
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      8.000     8.000 r  
    AJ18                                              0.000     8.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     8.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.372 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          1.918    11.290    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.389    11.680    
                         clock uncertainty           -0.035    11.645    
    SLICE_X2Y59          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.064    11.709    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                         11.709    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (125MHZ_SYS_CLK rise@8.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.495ns (31.670%)  route 1.068ns (68.330%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    3.933ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 0.396ns, distribution 1.806ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.365ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          2.202     3.933    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     4.072 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, routed)           0.324     4.396    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]
    SLICE_X2Y59          LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.168     4.564 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/O
                         net (fo=1, routed)           0.223     4.787    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2_n_0
    SLICE_X2Y59          LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.188     4.975 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.521     5.496    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      8.000     8.000 r  
    AJ18                                              0.000     8.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     8.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.372 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          1.736    11.108    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y60          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism              0.389    11.498    
                         clock uncertainty           -0.035    11.463    
    SLICE_X1Y60          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.064    11.527    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                         11.527    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (125MHZ_SYS_CLK rise@8.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.601ns (46.445%)  route 0.693ns (53.555%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 11.111 - 8.000 ) 
    Source Clock Delay      (SCD):    3.933ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 0.396ns, distribution 1.806ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.365ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          2.202     3.933    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.071 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.350     4.421    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X2Y59          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.219     4.640 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.297     4.937    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X2Y60          LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.244     5.181 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.046     5.227    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      8.000     8.000 r  
    AJ18                                              0.000     8.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     8.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.372 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          1.739    11.111    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism              0.389    11.501    
                         clock uncertainty           -0.035    11.466    
    SLICE_X2Y60          FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.067    11.533    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         11.533    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (125MHZ_SYS_CLK rise@8.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.580ns (45.959%)  route 0.682ns (54.041%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 11.111 - 8.000 ) 
    Source Clock Delay      (SCD):    3.933ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 0.396ns, distribution 1.806ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.365ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          2.202     3.933    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.071 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.350     4.421    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X2Y59          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.219     4.640 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.297     4.937    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X2Y60          LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.223     5.160 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, routed)           0.035     5.195    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      8.000     8.000 r  
    AJ18                                              0.000     8.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     8.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.372 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          1.739    11.111    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism              0.389    11.501    
                         clock uncertainty           -0.035    11.466    
    SLICE_X2Y60          FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.063    11.529    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (125MHZ_SYS_CLK rise@8.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.576ns (45.714%)  route 0.684ns (54.286%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 11.111 - 8.000 ) 
    Source Clock Delay      (SCD):    3.933ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 0.396ns, distribution 1.806ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.365ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          2.202     3.933    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.071 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.350     4.421    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X2Y59          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.219     4.640 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.297     4.937    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X2Y60          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.219     5.156 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.037     5.193    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      8.000     8.000 r  
    AJ18                                              0.000     8.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     8.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.372 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          1.739    11.111    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.389    11.501    
                         clock uncertainty           -0.035    11.466    
    SLICE_X2Y60          FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.063    11.529    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (125MHZ_SYS_CLK rise@8.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.520ns (33.333%)  route 1.040ns (66.667%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 11.292 - 8.000 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.396ns, distribution 1.610ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.365ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          2.006     3.737    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     3.875 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, routed)           0.475     4.350    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]
    SLICE_X2Y59          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.235     4.585 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.532     5.117    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X2Y59          LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.147     5.264 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.033     5.297    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      8.000     8.000 r  
    AJ18                                              0.000     8.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     8.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.372 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          1.920    11.292    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism              0.389    11.682    
                         clock uncertainty           -0.035    11.647    
    SLICE_X2Y59          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.062    11.709    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                         11.709    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  6.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (125MHZ_SYS_CLK rise@0.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.079ns (58.955%)  route 0.055ns (41.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Net Delay (Source):      0.698ns (routing 0.127ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.142ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.698     1.336    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.385 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=7, routed)           0.039     1.424    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X2Y60          LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     1.454 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, routed)           0.016     1.470    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.835     1.740    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism             -0.398     1.341    
    SLICE_X2Y60          FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.397    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (125MHZ_SYS_CLK rise@0.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.086ns (64.662%)  route 0.047ns (35.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Net Delay (Source):      0.790ns (routing 0.127ns, distribution 0.663ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.142ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.790     1.428    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.476 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.035     1.511    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X2Y59          LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.038     1.549 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]_i_1/O
                         net (fo=1, routed)           0.012     1.561    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[0]
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.938     1.843    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism             -0.410     1.432    
    SLICE_X2Y59          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.488    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (125MHZ_SYS_CLK rise@0.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.079ns (58.519%)  route 0.056ns (41.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Net Delay (Source):      0.698ns (routing 0.127ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.142ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.698     1.336    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.385 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=7, routed)           0.040     1.425    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X2Y60          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.030     1.455 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.016     1.471    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.835     1.740    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.398     1.341    
    SLICE_X2Y60          FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.397    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (125MHZ_SYS_CLK rise@0.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Net Delay (Source):      0.790ns (routing 0.127ns, distribution 0.663ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.142ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.790     1.428    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.476 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/Q
                         net (fo=3, routed)           0.035     1.511    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[3]
    SLICE_X2Y59          LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.039     1.550 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1/O
                         net (fo=1, routed)           0.012     1.562    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[3]
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.938     1.843    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism             -0.410     1.432    
    SLICE_X2Y59          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.488    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (125MHZ_SYS_CLK rise@0.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.087ns (63.504%)  route 0.050ns (36.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Net Delay (Source):      0.698ns (routing 0.127ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.142ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.698     1.336    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.385 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=7, routed)           0.039     1.424    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X2Y60          LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.038     1.462 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.011     1.473    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.835     1.740    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism             -0.398     1.341    
    SLICE_X2Y60          FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.397    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (125MHZ_SYS_CLK rise@0.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.048ns (26.229%)  route 0.135ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Net Delay (Source):      0.788ns (routing 0.127ns, distribution 0.661ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.142ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.788     1.426    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y58          FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.474 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/Q
                         net (fo=1, routed)           0.135     1.609    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async[1]
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.941     1.846    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                         clock pessimism             -0.371     1.474    
    SLICE_X2Y59          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.530    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (125MHZ_SYS_CLK rise@0.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.120ns (29.777%)  route 0.283ns (70.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.698ns (routing 0.127ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.142ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.698     1.336    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.385 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.268     1.653    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X2Y59          LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     1.724 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.015     1.739    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.941     1.846    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism             -0.281     1.564    
    SLICE_X2Y59          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.620    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (125MHZ_SYS_CLK rise@0.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.093ns (22.196%)  route 0.326ns (77.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.698ns (routing 0.127ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.142ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.698     1.336    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y60          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.384 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, routed)           0.310     1.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]
    SLICE_X2Y59          LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.045     1.739 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/O
                         net (fo=1, routed)           0.016     1.755    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[2]
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.938     1.843    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism             -0.281     1.561    
    SLICE_X2Y59          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.617    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (125MHZ_SYS_CLK rise@0.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Net Delay (Source):      0.792ns (routing 0.127ns, distribution 0.665ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.142ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.792     1.430    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.479 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/Q
                         net (fo=1, routed)           0.179     1.658    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[0]
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.941     1.846    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                         clock pessimism             -0.410     1.435    
    SLICE_X2Y59          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.491    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by 125MHZ_SYS_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             125MHZ_SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (125MHZ_SYS_CLK rise@0.000ns - 125MHZ_SYS_CLK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.049ns (21.212%)  route 0.182ns (78.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Net Delay (Source):      0.788ns (routing 0.127ns, distribution 0.661ns)
  Clock Net Delay (Destination): 0.933ns (routing 0.142ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.788     1.426    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y58          FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/Q
                         net (fo=1, routed)           0.182     1.657    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async[0]
    SLICE_X2Y58          FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock 125MHZ_SYS_CLK rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=19, routed)          0.933     1.838    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X2Y58          FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                         clock pessimism             -0.406     1.431    
    SLICE_X2Y58          FDPE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         125MHZ_SYS_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pi_125_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I           n/a            1.587         8.000       6.413      BUFGCE_X0Y27     sys_125_clk_BUFGCE_inst/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.250         8.000       6.750      MMCME3_ADV_X0Y2  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKIN1
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.250         8.000       6.750      MMCME3_ADV_X0Y1  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         8.000       7.450      SLICE_X2Y59      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Min Period        n/a     FDSE/C             n/a            0.550         8.000       7.450      SLICE_X2Y60      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         8.000       7.450      SLICE_X2Y59      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         8.000       7.450      SLICE_X2Y59      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Min Period        n/a     FDSE/C             n/a            0.550         8.000       7.450      SLICE_X2Y60      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Min Period        n/a     FDSE/C             n/a            0.550         8.000       7.450      SLICE_X2Y60      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         8.000       7.450      SLICE_X2Y59      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X0Y1  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X0Y1  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X0Y2  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X0Y2  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKIN1
Low Pulse Width   Slow    FDSE/C             n/a            0.275         4.000       3.725      SLICE_X2Y60      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.275         4.000       3.725      SLICE_X2Y60      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.275         4.000       3.725      SLICE_X2Y60      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X2Y59      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X1Y60      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X2Y59      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X0Y2  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X0Y2  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X0Y1  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X0Y1  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X2Y59      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X2Y59      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.275         4.000       3.725      SLICE_X2Y60      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X2Y59      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X2Y59      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X2Y59      ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkout2
  To Clock:  mmcm0_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkout2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.587         8.000       6.413      BUFGCE_X0Y50     ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/ins_clk_app_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT2  n/a            1.250         8.000       6.750      MMCME3_ADV_X0Y2  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT2
Min Period        n/a     MMCME3_ADV/CLKIN2   n/a            1.250         8.000       6.750      MMCME3_ADV_X0Y3  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKIN2
Low Pulse Width   Slow    MMCME3_ADV/CLKIN2   n/a            2.400         4.000       1.600      MMCME3_ADV_X0Y3  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKIN2
Low Pulse Width   Fast    MMCME3_ADV/CLKIN2   n/a            2.400         4.000       1.600      MMCME3_ADV_X0Y3  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKIN2
High Pulse Width  Fast    MMCME3_ADV/CLKIN2   n/a            2.400         4.000       1.600      MMCME3_ADV_X0Y3  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKIN2
High Pulse Width  Slow    MMCME3_ADV/CLKIN2   n/a            2.400         4.000       1.600      MMCME3_ADV_X0Y3  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.365ns (8.022%)  route 4.185ns (91.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.332ns = ( 11.332 - 5.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.828ns (routing 0.913ns, distribution 1.915ns)
  Clock Net Delay (Destination): 2.459ns (routing 0.840ns, distribution 1.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.828     6.783    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__5_0
    SLICE_X10Y124        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     6.923 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=864, routed)         4.150    11.073    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/wrDataVal
    SLICE_X11Y143        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.225    11.298 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg[4]_i_1__18/O
                         net (fo=1, routed)           0.035    11.333    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]_0[2]
    SLICE_X11Y143        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.459    11.332    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X11Y143        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[4]/C
                         clock pessimism              0.273    11.605    
                         clock uncertainty           -0.065    11.540    
    SLICE_X11Y143        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.063    11.603    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.603    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.399ns (9.156%)  route 3.959ns (90.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 11.334 - 5.000 ) 
    Source Clock Delay      (SCD):    6.764ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.809ns (routing 0.913ns, distribution 1.896ns)
  Clock Net Delay (Destination): 2.461ns (routing 0.840ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.809     6.764    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X7Y98          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     6.904 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/Q
                         net (fo=537, routed)         3.894    10.798    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cas_uses_dm
    SLICE_X8Y156         LUT4 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.259    11.057 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[510]_i_1/O
                         net (fo=1, routed)           0.065    11.122    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_2
    SLICE_X8Y156         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.461    11.334    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X8Y156         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[510]/C
                         clock pessimism              0.154    11.489    
                         clock uncertainty           -0.065    11.424    
    SLICE_X8Y156         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.064    11.488    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[510]
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.140ns (3.222%)  route 4.205ns (96.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.318ns = ( 11.318 - 5.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.828ns (routing 0.913ns, distribution 1.915ns)
  Clock Net Delay (Destination): 2.445ns (routing 0.840ns, distribution 1.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.828     6.783    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__5_0
    SLICE_X10Y124        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     6.923 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=864, routed)         4.205    11.128    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]_0
    SLICE_X10Y143        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[12]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.445    11.318    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X10Y143        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[12]/C
                         clock pessimism              0.359    11.677    
                         clock uncertainty           -0.065    11.612    
    SLICE_X10Y143        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.095    11.517    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[12]
  -------------------------------------------------------------------
                         required time                         11.517    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.140ns (3.222%)  route 4.205ns (96.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.318ns = ( 11.318 - 5.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.828ns (routing 0.913ns, distribution 1.915ns)
  Clock Net Delay (Destination): 2.445ns (routing 0.840ns, distribution 1.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.828     6.783    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__5_0
    SLICE_X10Y124        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     6.923 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=864, routed)         4.205    11.128    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]_0
    SLICE_X10Y143        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[13]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.445    11.318    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X10Y143        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[13]/C
                         clock pessimism              0.359    11.677    
                         clock uncertainty           -0.065    11.612    
    SLICE_X10Y143        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.095    11.517    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[13]
  -------------------------------------------------------------------
                         required time                         11.517    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.140ns (3.222%)  route 4.205ns (96.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.318ns = ( 11.318 - 5.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.828ns (routing 0.913ns, distribution 1.915ns)
  Clock Net Delay (Destination): 2.445ns (routing 0.840ns, distribution 1.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.828     6.783    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__5_0
    SLICE_X10Y124        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     6.923 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=864, routed)         4.205    11.128    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]_0
    SLICE_X10Y143        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[8]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.445    11.318    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X10Y143        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[8]/C
                         clock pessimism              0.359    11.677    
                         clock uncertainty           -0.065    11.612    
    SLICE_X10Y143        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.095    11.517    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[8]
  -------------------------------------------------------------------
                         required time                         11.517    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.140ns (3.222%)  route 4.205ns (96.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.318ns = ( 11.318 - 5.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.828ns (routing 0.913ns, distribution 1.915ns)
  Clock Net Delay (Destination): 2.445ns (routing 0.840ns, distribution 1.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.828     6.783    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__5_0
    SLICE_X10Y124        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     6.923 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=864, routed)         4.205    11.128    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]_0
    SLICE_X10Y143        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[9]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.445    11.318    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X10Y143        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[9]/C
                         clock pessimism              0.359    11.677    
                         clock uncertainty           -0.065    11.612    
    SLICE_X10Y143        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.095    11.517    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.517    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[431]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.387ns (8.981%)  route 3.922ns (91.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 11.340 - 5.000 ) 
    Source Clock Delay      (SCD):    6.764ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.809ns (routing 0.913ns, distribution 1.896ns)
  Clock Net Delay (Destination): 2.467ns (routing 0.840ns, distribution 1.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.809     6.764    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X7Y98          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     6.904 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/Q
                         net (fo=537, routed)         3.876    10.780    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cas_uses_dm
    SLICE_X7Y155         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.247    11.027 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[431]_i_1/O
                         net (fo=1, routed)           0.046    11.073    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_81
    SLICE_X7Y155         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[431]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.467    11.340    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X7Y155         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[431]/C
                         clock pessimism              0.154    11.495    
                         clock uncertainty           -0.065    11.430    
    SLICE_X7Y155         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064    11.494    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[431]
  -------------------------------------------------------------------
                         required time                         11.494    
                         arrival time                         -11.073    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[461]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.332ns (7.698%)  route 3.981ns (92.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.352ns = ( 11.352 - 5.000 ) 
    Source Clock Delay      (SCD):    6.764ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.809ns (routing 0.913ns, distribution 1.896ns)
  Clock Net Delay (Destination): 2.479ns (routing 0.840ns, distribution 1.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.809     6.764    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X7Y98          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     6.904 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/Q
                         net (fo=537, routed)         3.932    10.836    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cas_uses_dm
    SLICE_X1Y158         LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.192    11.028 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[461]_i_1/O
                         net (fo=1, routed)           0.049    11.077    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_51
    SLICE_X1Y158         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[461]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.479    11.352    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X1Y158         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[461]/C
                         clock pessimism              0.154    11.507    
                         clock uncertainty           -0.065    11.442    
    SLICE_X1Y158         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.065    11.507    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[461]
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.256ns (5.966%)  route 4.035ns (94.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 11.334 - 5.000 ) 
    Source Clock Delay      (SCD):    6.764ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.809ns (routing 0.913ns, distribution 1.896ns)
  Clock Net Delay (Destination): 2.461ns (routing 0.840ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.809     6.764    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X7Y98          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     6.904 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/Q
                         net (fo=537, routed)         3.987    10.891    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cas_uses_dm
    SLICE_X8Y156         LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.116    11.007 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[507]_i_1/O
                         net (fo=1, routed)           0.048    11.055    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_5
    SLICE_X8Y156         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.461    11.334    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X8Y156         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[507]/C
                         clock pessimism              0.154    11.489    
                         clock uncertainty           -0.065    11.424    
    SLICE_X8Y156         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.065    11.489    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[507]
  -------------------------------------------------------------------
                         required time                         11.489    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[502]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.361ns (8.425%)  route 3.924ns (91.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 11.334 - 5.000 ) 
    Source Clock Delay      (SCD):    6.764ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.809ns (routing 0.913ns, distribution 1.896ns)
  Clock Net Delay (Destination): 2.461ns (routing 0.840ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.809     6.764    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X7Y98          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     6.904 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/Q
                         net (fo=537, routed)         3.894    10.798    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cas_uses_dm
    SLICE_X8Y156         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.221    11.019 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[502]_i_1/O
                         net (fo=1, routed)           0.030    11.049    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_10
    SLICE_X8Y156         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[502]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.461    11.334    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X8Y156         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[502]/C
                         clock pessimism              0.154    11.489    
                         clock uncertainty           -0.065    11.424    
    SLICE_X8Y156         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.063    11.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[502]
  -------------------------------------------------------------------
                         required time                         11.487    
                         arrival time                         -11.049    
  -------------------------------------------------------------------
                         slack                                  0.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][246]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[374].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.122ns (25.957%)  route 0.348ns (74.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.632ns
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      2.328ns (routing 0.840ns, distribution 1.488ns)
  Clock Net Delay (Destination): 2.677ns (routing 0.913ns, distribution 1.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.328     6.201    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X30Y127        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][246]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.122     6.323 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][246]/Q
                         net (fo=2, routed)           0.348     6.671    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[374].srl_nx1/s_mesg[0]
    SLICE_X29Y130        SRLC32E                                      r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[374].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.677     6.632    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[374].srl_nx1/aclk
    SLICE_X29Y130        SRLC32E                                      r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[374].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.264     6.368    
    SLICE_X29Y130        SRLC32E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.274     6.642    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[374].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -6.642    
                         arrival time                           6.671    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][103]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.048ns (32.877%)  route 0.098ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.961ns (routing 0.374ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.413ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       0.961     2.676    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X32Y103        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.724 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][103]/Q
                         net (fo=1, routed)           0.098     2.822    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIC1
    SLICE_X32Y102        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.139     2.797    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X32Y102        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMC_D1/CLK
                         clock pessimism             -0.067     2.730    
    SLICE_X32Y102        RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.062     2.792    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[201]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_REGISTER.S_AXI_RDATA_q_reg[198]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.078ns (46.429%)  route 0.090ns (53.571%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.045ns (routing 0.374ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.413ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.045     2.760    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/c0_ddr4_ui_clk
    SLICE_X14Y103        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[201]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     2.808 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[201]/Q
                         net (fo=1, routed)           0.074     2.882    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/Q[200]
    SLICE_X15Y103        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.030     2.912 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_REGISTER.S_AXI_RDATA_q[198]_i_1/O
                         net (fo=1, routed)           0.016     2.928    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/S_AXI_RDATA_I[198]
    SLICE_X15Y103        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_REGISTER.S_AXI_RDATA_q_reg[198]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.226     2.884    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/c0_ddr4_ui_clk
    SLICE_X15Y103        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_REGISTER.S_AXI_RDATA_q_reg[198]/C
                         clock pessimism             -0.042     2.842    
    SLICE_X15Y103        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.898    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_REGISTER.S_AXI_RDATA_q_reg[198]
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][135]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][135]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.048ns (32.877%)  route 0.098ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      1.000ns (routing 0.374ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.413ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.000     2.715    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X25Y132        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y132        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.763 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][135]/Q
                         net (fo=2, routed)           0.098     2.861    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_mesg[263]
    SLICE_X25Y131        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][135]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.187     2.845    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X25Y131        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][135]/C
                         clock pessimism             -0.070     2.775    
    SLICE_X25Y131        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     2.831    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][135]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmd_row_cas_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.078ns (46.707%)  route 0.089ns (53.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      1.055ns (routing 0.374ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.413ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.055     2.770    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdGroupP_reg[0]_0
    SLICE_X10Y52         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmd_row_cas_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.818 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmd_row_cas_reg[4]/Q
                         net (fo=4, routed)           0.077     2.895    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmd_row_cas_reg_n_0_[4]
    SLICE_X9Y52          LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.030     2.925 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][3][6]_i_1__1/O
                         net (fo=1, routed)           0.012     2.937    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][3][6]_i_1__1_n_0
    SLICE_X9Y52          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.234     2.892    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdGroupP_reg[0]_0
    SLICE_X9Y52          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][6]/C
                         clock pessimism             -0.041     2.851    
    SLICE_X9Y52          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.907    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][6]
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.048ns (36.641%)  route 0.083ns (63.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.951ns (routing 0.374ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.413ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       0.951     2.666    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X40Y104        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][13]/Q
                         net (fo=1, routed)           0.083     2.797    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIG1
    SLICE_X40Y103        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.113     2.771    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X40Y103        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG_D1/CLK
                         clock pessimism             -0.066     2.705    
    SLICE_X40Y103        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.062     2.767    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[57][2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.init_done_r_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.079ns (43.169%)  route 0.104ns (56.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      1.064ns (routing 0.374ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.413ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.064     2.779    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
    SLICE_X0Y115         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[57][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.828 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[57][2]/Q
                         net (fo=12, routed)          0.088     2.916    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[57][4]_0[2]
    SLICE_X1Y115         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.030     2.946 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.init_done_r[57]_i_1/O
                         net (fo=1, routed)           0.016     2.962    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.init_done_r[57]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.init_done_r_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.259     2.917    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
    SLICE_X1Y115         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.init_done_r_reg[57]/C
                         clock pessimism             -0.041     2.876    
    SLICE_X1Y115         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.932    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.init_done_r_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][195]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.093ns (51.667%)  route 0.087ns (48.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Net Delay (Source):      1.140ns (routing 0.374ns, distribution 0.766ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.413ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.140     2.855    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X66Y109        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.903 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[52]/Q
                         net (fo=1, routed)           0.071     2.974    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_mux_payld/s_sc_payld[194]
    SLICE_X65Y109        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     3.019 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_mux_payld/gen_pipe[1].pipe[1][195]_i_1/O
                         net (fo=1, routed)           0.016     3.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/pipe[0][194]
    SLICE_X65Y109        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][195]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.341     2.999    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X65Y109        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][195]/C
                         clock pessimism             -0.050     2.949    
    SLICE_X65Y109        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.005    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/axi_interconnect_ddr/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][195]
  -------------------------------------------------------------------
                         required time                         -3.005    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.049ns (34.266%)  route 0.094ns (65.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      1.075ns (routing 0.374ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.413ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.075     2.790    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X6Y158         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y158         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.839 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[9]/Q
                         net (fo=1, routed)           0.094     2.933    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg__4[9]
    SLICE_X6Y157         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.268     2.926    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X6Y157         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
                         clock pessimism             -0.079     2.846    
    SLICE_X6Y157         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     2.902    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdBuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.079ns (46.199%)  route 0.092ns (53.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      1.056ns (routing 0.374ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.413ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.056     2.771    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdGroupP_reg[0]_0
    SLICE_X12Y45         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.820 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo_reg[2][2]/Q
                         net (fo=1, routed)           0.076     2.896    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo_reg_n_0_[2][2]
    SLICE_X13Y45         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.030     2.926 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdBuf[2]_i_1__0/O
                         net (fo=1, routed)           0.016     2.942    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdBuf[2]_i_1__0_n_0
    SLICE_X13Y45         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdBuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.238     2.896    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdGroupP_reg[0]_0
    SLICE_X13Y45         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdBuf_reg[2]/C
                         clock pessimism             -0.041     2.855    
    SLICE_X13Y45         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.911    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdBuf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FIFO18E2/RDCLK             n/a            1.905         5.000       3.095      RAMB18_X3Y64          ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_aw_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo18[1].ins_single_fifo18e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK             n/a            1.905         5.000       3.095      RAMB36_X4Y25          ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[1].ins_single_fifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK             n/a            1.905         5.000       3.095      RAMB36_X3Y26          ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[2].ins_single_fifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK             n/a            1.905         5.000       3.095      RAMB36_X2Y24          ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[3].ins_single_fifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK             n/a            1.905         5.000       3.095      RAMB36_X3Y25          ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[4].ins_single_fifo36e2/RDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.905         5.000       3.095      RAMB36_X1Y14          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK         n/a            1.905         5.000       3.095      RAMB36_X1Y14          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK         n/a            1.905         5.000       3.095      RAMB18_X1Y38          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.724         5.000       3.276      BITSLICE_RX_TX_X0Y44  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.724         5.000       3.276      BITSLICE_RX_TX_X0Y45  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.750         2.500       0.750      PLLE3_ADV_X0Y3        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.750         2.500       0.750      PLLE3_ADV_X0Y5        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.750         2.500       0.750      PLLE3_ADV_X0Y3        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.750         2.500       0.750      PLLE3_ADV_X0Y1        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.750         2.500       0.750      PLLE3_ADV_X0Y5        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.750         2.500       0.750      PLLE3_ADV_X0Y1        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK         n/a            0.952         2.500       1.548      RAMB36_X1Y14          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK             n/a            0.952         2.500       1.548      RAMB36_X4Y25          ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[1].ins_single_fifo36e2/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK             n/a            0.952         2.500       1.548      RAMB36_X2Y24          ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[3].ins_single_fifo36e2/RDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK         n/a            0.952         2.500       1.548      RAMB36_X1Y14          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.750         2.500       0.750      PLLE3_ADV_X0Y1        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.750         2.500       0.750      PLLE3_ADV_X0Y3        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.750         2.500       0.750      PLLE3_ADV_X0Y5        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.750         2.500       0.750      PLLE3_ADV_X0Y1        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.750         2.500       0.750      PLLE3_ADV_X0Y3        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.750         2.500       0.750      PLLE3_ADV_X0Y5        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK         n/a            0.952         2.500       1.548      RAMB36_X1Y14          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    FIFO18E2/RDCLK             n/a            0.952         2.500       1.548      RAMB18_X3Y64          ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_aw_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo18[1].ins_single_fifo18e2/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK             n/a            0.952         2.500       1.548      RAMB36_X4Y25          ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[1].ins_single_fifo36e2/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK             n/a            0.952         2.500       1.548      RAMB36_X3Y26          ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[2].ins_single_fifo36e2/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.312 }
Period(ns):         0.625
Sources:            { ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.417         0.625       0.208      BITSLICE_CONTROL_X0Y6  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.417         0.625       0.208      BITSLICE_CONTROL_X0Y7  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.417         0.625       0.208      BITSLICE_CONTROL_X0Y0  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.417         0.625       0.208      BITSLICE_CONTROL_X0Y1  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.417         0.625       0.208      BITSLICE_CONTROL_X0Y2  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.417         0.625       0.208      BITSLICE_CONTROL_X0Y3  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.417         0.625       0.208      BITSLICE_CONTROL_X0Y4  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.417         0.625       0.208      BITSLICE_CONTROL_X0Y5  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a                       0.416         0.625       0.209      PLLE3_ADV_X0Y1         ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y6  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y7  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y0  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y1  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y2  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y3  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y4  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y5  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y6  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y7  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.312       0.124      BITSLICE_CONTROL_X0Y6  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.312       0.124      BITSLICE_CONTROL_X0Y7  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.312       0.124      BITSLICE_CONTROL_X0Y0  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.312       0.124      BITSLICE_CONTROL_X0Y1  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.312       0.124      BITSLICE_CONTROL_X0Y2  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.312       0.124      BITSLICE_CONTROL_X0Y3  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.312       0.124      BITSLICE_CONTROL_X0Y4  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.312       0.124      BITSLICE_CONTROL_X0Y5  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y6  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y7  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.190      0.990      BITSLICE_CONTROL_X0Y3  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.191      0.991      BITSLICE_CONTROL_X0Y4  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.201      1.001      BITSLICE_CONTROL_X0Y2  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.201      1.001      BITSLICE_CONTROL_X0Y5  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.204      1.004      BITSLICE_CONTROL_X0Y6  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.205      1.005      BITSLICE_CONTROL_X0Y1  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.206      1.006      BITSLICE_CONTROL_X0Y7  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.207      1.007      BITSLICE_CONTROL_X0Y0  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.520      1.320      BITSLICE_CONTROL_X0Y3  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.521      1.321      BITSLICE_CONTROL_X0Y4  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y44  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y45  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y47  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y48  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y49  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y50  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y0   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y2   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y3   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y4   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y45  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y47  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y48  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y49  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y0   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y2   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y3   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y4   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y6   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y8   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y48  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y49  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y2   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y9   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y10  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y15  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y22  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y23  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y28  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y35  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.312 }
Period(ns):         0.625
Sources:            { ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.417         0.625       0.208      BITSLICE_CONTROL_X0Y10  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.417         0.625       0.208      BITSLICE_CONTROL_X0Y11  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.417         0.625       0.208      BITSLICE_CONTROL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.417         0.625       0.208      BITSLICE_CONTROL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.417         0.625       0.208      BITSLICE_CONTROL_X0Y14  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.417         0.625       0.208      BITSLICE_CONTROL_X0Y15  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a            0.416         0.625       0.209      PLLE3_ADV_X0Y3          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.313       0.125      BITSLICE_CONTROL_X0Y10  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.313       0.125      BITSLICE_CONTROL_X0Y11  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.313       0.125      BITSLICE_CONTROL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.313       0.125      BITSLICE_CONTROL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.313       0.125      BITSLICE_CONTROL_X0Y14  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.313       0.125      BITSLICE_CONTROL_X0Y15  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.313       0.125      BITSLICE_CONTROL_X0Y10  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.313       0.125      BITSLICE_CONTROL_X0Y11  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.313       0.125      BITSLICE_CONTROL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.313       0.125      BITSLICE_CONTROL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.312       0.124      BITSLICE_CONTROL_X0Y10  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.312       0.124      BITSLICE_CONTROL_X0Y11  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.312       0.124      BITSLICE_CONTROL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.312       0.124      BITSLICE_CONTROL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.312       0.124      BITSLICE_CONTROL_X0Y14  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.312       0.124      BITSLICE_CONTROL_X0Y15  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.313       0.125      BITSLICE_CONTROL_X0Y10  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.313       0.125      BITSLICE_CONTROL_X0Y11  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.313       0.125      BITSLICE_CONTROL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.313       0.125      BITSLICE_CONTROL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y70   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y72   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y75   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y78   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y79   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y81   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y82   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y83   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y85   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y86   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y70   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y83   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y89   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y96   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y102  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y75   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y81   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y82   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y86   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y88   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y70   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y72   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y81   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y82   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y83   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y85   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y87   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y90   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y93   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y94   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.312 }
Period(ns):         0.625
Sources:            { ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.417         0.625       0.208      BITSLICE_CONTROL_X0Y16  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.417         0.625       0.208      BITSLICE_CONTROL_X0Y17  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.417         0.625       0.208      BITSLICE_CONTROL_X0Y18  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.417         0.625       0.208      BITSLICE_CONTROL_X0Y19  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.417         0.625       0.208      BITSLICE_CONTROL_X0Y20  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.417         0.625       0.208      BITSLICE_CONTROL_X0Y21  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.417         0.625       0.208      BITSLICE_CONTROL_X0Y22  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.417         0.625       0.208      BITSLICE_CONTROL_X0Y23  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a                       0.416         0.625       0.209      PLLE3_ADV_X0Y5          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y16  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y17  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y18  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y19  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y20  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y21  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y22  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y23  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y16  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y17  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.312       0.124      BITSLICE_CONTROL_X0Y16  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.312       0.124      BITSLICE_CONTROL_X0Y17  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.312       0.124      BITSLICE_CONTROL_X0Y18  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.312       0.124      BITSLICE_CONTROL_X0Y19  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.312       0.124      BITSLICE_CONTROL_X0Y20  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.312       0.124      BITSLICE_CONTROL_X0Y21  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.312       0.124      BITSLICE_CONTROL_X0Y22  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.312       0.124      BITSLICE_CONTROL_X0Y23  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y16  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.188         0.313       0.125      BITSLICE_CONTROL_X0Y17  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.168      0.968      BITSLICE_CONTROL_X0Y19  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.169      0.969      BITSLICE_CONTROL_X0Y20  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.179      0.979      BITSLICE_CONTROL_X0Y18  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.179      0.979      BITSLICE_CONTROL_X0Y21  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.182      0.982      BITSLICE_CONTROL_X0Y22  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.183      0.983      BITSLICE_CONTROL_X0Y17  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.184      0.984      BITSLICE_CONTROL_X0Y23  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.185      0.985      BITSLICE_CONTROL_X0Y16  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.515      1.315      BITSLICE_CONTROL_X0Y19  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.516      1.316      BITSLICE_CONTROL_X0Y20  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y104  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y106  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y107  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y108  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y109  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y110  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y112  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y113  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y114  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.330         5.000       1.670      BITSLICE_RX_TX_X0Y115  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y106  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y107  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y112  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y115  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y119  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y120  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y125  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y128  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y132  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y133  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y106  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y113  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y114  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y119  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y126  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y127  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y132  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y139  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y140  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.499         2.500       1.001      BITSLICE_RX_TX_X0Y145  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       15.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.122ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.692ns (15.617%)  route 3.739ns (84.383%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.788ns = ( 25.788 - 20.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.396ns, distribution 1.896ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.365ns, distribution 1.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.292     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X13Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139     6.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           1.018     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X6Y50          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     7.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.163     7.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X5Y50          LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.150     7.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=3, routed)           0.254     8.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X5Y53          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.089     8.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          1.007     9.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X8Y45          LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.168     9.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           1.297    10.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X5Y49          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.951    25.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y49          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.104    25.893    
                         clock uncertainty           -0.079    25.814    
    SLICE_X5Y49          FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.058    25.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.756    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                 15.122    

Slack (MET) :             15.509ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.692ns (17.120%)  route 3.350ns (82.880%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 25.786 - 20.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.396ns, distribution 1.896ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.365ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.292     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X13Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139     6.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           1.018     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X6Y50          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     7.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.163     7.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X5Y50          LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.150     7.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=3, routed)           0.254     8.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X5Y53          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.089     8.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          1.007     9.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X8Y45          LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.168     9.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.908    10.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X7Y52          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.949    25.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y52          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.104    25.891    
                         clock uncertainty           -0.079    25.812    
    SLICE_X7Y52          FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.058    25.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         25.754    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                 15.509    

Slack (MET) :             15.699ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.914ns (22.913%)  route 3.075ns (77.087%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 25.802 - 20.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.396ns, distribution 1.896ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.365ns, distribution 1.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.292     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X13Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139     6.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           1.018     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X6Y50          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     7.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.163     7.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X5Y50          LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.150     7.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=3, routed)           0.254     8.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X5Y53          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.089     8.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          0.946     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X8Y50          LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.244     9.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5/O
                         net (fo=1, routed)           0.657    10.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5_n_0
    SLICE_X12Y51         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    10.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.037    10.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
    SLICE_X12Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.965    25.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X12Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.104    25.907    
                         clock uncertainty           -0.079    25.828    
    SLICE_X12Y51         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.063    25.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         25.891    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                 15.699    

Slack (MET) :             16.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.800ns (22.075%)  route 2.824ns (77.925%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.799ns = ( 25.799 - 20.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.396ns, distribution 1.896ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.365ns, distribution 1.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.292     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X13Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139     6.342 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           1.163     7.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X6Y49          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.051     7.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_9/O
                         net (fo=1, routed)           0.073     7.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_9_n_0
    SLICE_X6Y49          LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.090     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.386     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X5Y53          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.055     8.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.783     8.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X9Y52          LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.240     9.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8/O
                         net (fo=1, routed)           0.385     9.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8_n_0
    SLICE_X10Y52         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.225     9.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.034     9.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_15
    SLICE_X10Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.962    25.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X10Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.104    25.904    
                         clock uncertainty           -0.079    25.825    
    SLICE_X10Y52         FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.062    25.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.887    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                 16.060    

Slack (MET) :             16.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.984ns (27.471%)  route 2.598ns (72.529%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 25.774 - 20.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.396ns, distribution 1.896ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.365ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.292     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X13Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139     6.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           1.018     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X6Y50          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     7.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.163     7.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X5Y50          LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.150     7.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=3, routed)           0.254     8.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X5Y53          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.089     8.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          0.946     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X8Y50          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.223     9.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__3/O
                         net (fo=1, routed)           0.184     9.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__3_n_0
    SLICE_X8Y48          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.237     9.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
                         net (fo=1, routed)           0.033     9.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_11
    SLICE_X8Y48          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.937    25.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X8Y48          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.104    25.879    
                         clock uncertainty           -0.079    25.800    
    SLICE_X8Y48          FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.062    25.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         25.862    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 16.077    

Slack (MET) :             16.144ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.768ns (21.849%)  route 2.747ns (78.151%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 25.773 - 20.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.396ns, distribution 1.896ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.365ns, distribution 1.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.292     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X13Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139     6.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           1.018     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X6Y50          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     7.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.163     7.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X5Y50          LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.150     7.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=3, routed)           0.254     8.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X5Y53          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.089     8.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          1.277     9.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X5Y53          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.244     9.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clr_rd_req_i_1/O
                         net (fo=1, routed)           0.035     9.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_8
    SLICE_X5Y53          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.936    25.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y53          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.104    25.878    
                         clock uncertainty           -0.079    25.799    
    SLICE_X5Y53          FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.063    25.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         25.862    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                 16.144    

Slack (MET) :             16.145ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.705ns (19.989%)  route 2.822ns (80.011%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 25.786 - 20.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.396ns, distribution 1.896ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.365ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.292     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X13Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139     6.342 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           1.163     7.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X6Y49          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.051     7.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_9/O
                         net (fo=1, routed)           0.073     7.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_9_n_0
    SLICE_X6Y49          LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.090     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.386     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X5Y53          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.055     8.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.783     8.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X9Y52          LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.218     9.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.382     9.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X7Y52          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     9.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
                         net (fo=1, routed)           0.035     9.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_14
    SLICE_X7Y52          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.949    25.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y52          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.104    25.891    
                         clock uncertainty           -0.079    25.812    
    SLICE_X7Y52          FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.063    25.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.875    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                 16.145    

Slack (MET) :             16.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.840ns (24.055%)  route 2.652ns (75.945%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns = ( 25.775 - 20.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 0.396ns, distribution 1.896ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.365ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.292     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X13Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139     6.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           1.018     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X6Y50          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     7.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.163     7.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X5Y50          LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.150     7.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=3, routed)           0.254     8.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X5Y53          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.089     8.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          1.007     9.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X8Y45          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     9.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__2/O
                         net (fo=1, routed)           0.161     9.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__2_n_0
    SLICE_X7Y45          LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.170     9.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.049     9.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X7Y45          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.938    25.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y45          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.104    25.880    
                         clock uncertainty           -0.079    25.801    
    SLICE_X7Y45          FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.065    25.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         25.866    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                 16.171    

Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.976ns (28.030%)  route 2.506ns (71.970%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 25.774 - 20.000 ) 
    Source Clock Delay      (SCD):    6.162ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.251ns (routing 0.396ns, distribution 1.855ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.365ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.251     6.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X1Y70          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.139     6.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.990     7.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
    SLICE_X5Y53          LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.225     7.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[3]_i_2/O
                         net (fo=1, routed)           0.079     7.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[3]
    SLICE_X5Y53          LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     7.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_1/O
                         net (fo=24, routed)          1.157     8.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X7Y47          LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.244     9.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
                         net (fo=1, routed)           0.250     9.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
    SLICE_X8Y48          LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.218     9.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
                         net (fo=1, routed)           0.030     9.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_7
    SLICE_X8Y48          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.937    25.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X8Y48          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.104    25.879    
                         clock uncertainty           -0.079    25.800    
    SLICE_X8Y48          FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.063    25.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.863    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.609ns (21.930%)  route 2.168ns (78.070%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 25.811 - 20.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 0.396ns, distribution 1.840ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.365ns, distribution 1.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.236     6.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X7Y52          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.138     6.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=5, routed)           0.459     6.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X7Y52          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.225     6.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_1/O
                         net (fo=3, routed)           0.896     7.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X18Y67         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.246     8.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.813     8.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X13Y68         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.974    25.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X13Y68         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              0.104    25.916    
                         clock uncertainty           -0.079    25.837    
    SLICE_X13Y68         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.492    25.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         25.345    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                 16.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      0.808ns (routing 0.127ns, distribution 0.681ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.142ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.808     2.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X12Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.139     2.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X13Y67         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.966     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X13Y67         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism             -0.015     2.608    
    SLICE_X13Y67         RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.065     2.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.064ns (34.973%)  route 0.119ns (65.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      0.805ns (routing 0.127ns, distribution 0.678ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.142ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.805     2.519    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y63          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.568 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[13]/Q
                         net (fo=1, routed)           0.104     2.672    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[13]
    SLICE_X8Y63          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.687 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[13]_i_1/O
                         net (fo=1, routed)           0.015     2.702    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[13]
    SLICE_X8Y63          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.962     2.619    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X8Y63          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[13]/C
                         clock pessimism             -0.015     2.604    
    SLICE_X8Y63          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.660    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.064ns (42.105%)  route 0.088ns (57.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Net Delay (Source):      0.802ns (routing 0.127ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.142ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.802     2.516    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X8Y64          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.565 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[2]/Q
                         net (fo=1, routed)           0.072     2.637    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[2]
    SLICE_X8Y62          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     2.652 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[2]_i_1/O
                         net (fo=1, routed)           0.016     2.668    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[2]
    SLICE_X8Y62          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.962     2.619    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X8Y62          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[2]/C
                         clock pessimism             -0.050     2.569    
    SLICE_X8Y62          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.049ns (25.926%)  route 0.140ns (74.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Net Delay (Source):      0.815ns (routing 0.127ns, distribution 0.688ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.142ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.815     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X8Y56          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[9]/Q
                         net (fo=5, routed)           0.140     2.718    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[13]
    SLICE_X9Y56          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.978     2.635    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y56          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
                         clock pessimism             -0.016     2.619    
    SLICE_X9Y56          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.674    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.049ns (34.752%)  route 0.092ns (65.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.803ns (routing 0.127ns, distribution 0.676ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.142ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.803     2.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y64          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=2, routed)           0.092     2.658    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[21]
    SLICE_X8Y64          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.959     2.616    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X8Y64          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[0]/C
                         clock pessimism             -0.060     2.556    
    SLICE_X8Y64          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     2.612    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.049ns (24.747%)  route 0.149ns (75.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      0.808ns (routing 0.127ns, distribution 0.681ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.142ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.808     2.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X12Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/Q
                         net (fo=1, routed)           0.149     2.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X13Y67         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.966     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X13Y67         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -0.015     2.608    
    SLICE_X13Y67         RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.065     2.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/D
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      0.827ns (routing 0.127ns, distribution 0.700ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.142ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.827     2.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X10Y52         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/Q
                         net (fo=9, routed)           0.033     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/SR[0]
    SLICE_X10Y52         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.015     2.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9/O
                         net (fo=1, routed)           0.012     2.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_19
    SLICE_X10Y52         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.978     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X10Y52         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.088     2.546    
    SLICE_X10Y52         FDPE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.809ns (routing 0.127ns, distribution 0.682ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.142ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.809     2.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X8Y48          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.572 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/Q
                         net (fo=2, routed)           0.035     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r_reg[0][2]
    SLICE_X8Y48          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     2.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
                         net (fo=1, routed)           0.012     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_7
    SLICE_X8Y48          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.956     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X8Y48          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.084     2.528    
    SLICE_X8Y48          FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.048ns (25.806%)  route 0.138ns (74.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      0.804ns (routing 0.127ns, distribution 0.677ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.142ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.804     2.518    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X10Y65         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     2.566 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]/Q
                         net (fo=1, routed)           0.138     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[8]
    SLICE_X12Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.956     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X12Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
                         clock pessimism             -0.015     2.597    
    SLICE_X12Y65         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     2.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.049ns (33.333%)  route 0.098ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.803ns (routing 0.127ns, distribution 0.676ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.142ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.803     2.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y64          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=2, routed)           0.098     2.664    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[35]
    SLICE_X8Y64          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.959     2.616    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X8Y64          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[14]/C
                         clock pessimism             -0.060     2.556    
    SLICE_X8Y64          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.611    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.587         20.000      18.413     BUFGCE_X0Y26  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
Min Period        n/a     RAMD32/CLK  n/a            1.582         20.000      18.418     SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         20.000      18.418     SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         20.000      18.418     SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         20.000      18.418     SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         20.000      18.418     SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         20.000      18.418     SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         20.000      18.418     SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         20.000      18.418     SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         20.000      18.418     SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         10.000      9.209      SLICE_X13Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        2.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 0.938ns (13.271%)  route 6.130ns (86.729%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.309ns = ( 16.309 - 10.000 ) 
    Source Clock Delay      (SCD):    6.731ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.776ns (routing 0.916ns, distribution 1.860ns)
  Clock Net Delay (Destination): 2.436ns (routing 0.842ns, distribution 1.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.776     6.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X13Y65         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     6.870 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/Q
                         net (fo=37, routed)          0.814     7.684    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[11]
    SLICE_X15Y70         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.193     7.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13/O
                         net (fo=9, routed)           0.690     8.567    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13_n_0
    SLICE_X13Y66         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.093     8.660 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.279     8.939    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X13Y66         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     9.087 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.233     9.320    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X13Y65         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.055     9.375 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=63, routed)          2.704    12.079    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_0
    SLICE_X0Y142         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.087    12.166 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_2/O
                         net (fo=1, routed)           1.375    13.541    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_2_n_0
    SLICE_X0Y76          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.223    13.764 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1/O
                         net (fo=1, routed)           0.035    13.799    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AJ18                                              0.000    10.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    10.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    11.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    11.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    13.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.350    13.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.422    13.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    13.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.436    16.309    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y76          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/C
                         clock pessimism              0.271    16.580    
                         clock uncertainty           -0.071    16.509    
    SLICE_X0Y76          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.063    16.572    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]
  -------------------------------------------------------------------
                         required time                         16.572    
                         arrival time                         -13.799    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 0.914ns (13.425%)  route 5.894ns (86.575%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns = ( 16.306 - 10.000 ) 
    Source Clock Delay      (SCD):    6.731ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.776ns (routing 0.916ns, distribution 1.860ns)
  Clock Net Delay (Destination): 2.433ns (routing 0.842ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.776     6.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X13Y65         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     6.870 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/Q
                         net (fo=37, routed)          0.814     7.684    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[11]
    SLICE_X15Y70         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.193     7.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13/O
                         net (fo=9, routed)           0.690     8.567    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13_n_0
    SLICE_X13Y66         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.093     8.660 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.279     8.939    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X13Y66         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     9.087 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.233     9.320    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X13Y65         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.055     9.375 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=63, routed)          2.690    12.065    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_0
    SLICE_X0Y142         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.051    12.116 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_2/O
                         net (fo=1, routed)           1.151    13.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_2_n_0
    SLICE_X0Y80          LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235    13.502 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1/O
                         net (fo=1, routed)           0.037    13.539    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AJ18                                              0.000    10.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    10.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    11.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    11.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    13.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.350    13.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.422    13.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    13.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.433    16.306    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y80          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/C
                         clock pessimism              0.271    16.577    
                         clock uncertainty           -0.071    16.506    
    SLICE_X0Y80          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.063    16.569    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]
  -------------------------------------------------------------------
                         required time                         16.569    
                         arrival time                         -13.539    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 0.828ns (12.205%)  route 5.956ns (87.795%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.304ns = ( 16.304 - 10.000 ) 
    Source Clock Delay      (SCD):    6.731ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.776ns (routing 0.916ns, distribution 1.860ns)
  Clock Net Delay (Destination): 2.431ns (routing 0.842ns, distribution 1.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.776     6.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X13Y65         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     6.870 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/Q
                         net (fo=37, routed)          0.814     7.684    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[11]
    SLICE_X15Y70         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.193     7.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13/O
                         net (fo=9, routed)           0.690     8.567    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13_n_0
    SLICE_X13Y66         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.093     8.660 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.279     8.939    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X13Y66         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     9.087 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.233     9.320    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X13Y65         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.055     9.375 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=63, routed)          2.706    12.081    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_0
    SLICE_X0Y142         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.053    12.134 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_2/O
                         net (fo=1, routed)           1.200    13.334    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_2_n_0
    SLICE_X0Y80          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147    13.481 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1/O
                         net (fo=1, routed)           0.034    13.515    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AJ18                                              0.000    10.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    10.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    11.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    11.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    13.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.350    13.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.422    13.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    13.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.431    16.304    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y80          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/C
                         clock pessimism              0.271    16.575    
                         clock uncertainty           -0.071    16.504    
    SLICE_X0Y80          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.064    16.568    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]
  -------------------------------------------------------------------
                         required time                         16.568    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 0.942ns (14.117%)  route 5.731ns (85.883%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.307ns = ( 16.307 - 10.000 ) 
    Source Clock Delay      (SCD):    6.731ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.776ns (routing 0.916ns, distribution 1.860ns)
  Clock Net Delay (Destination): 2.434ns (routing 0.842ns, distribution 1.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.776     6.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X13Y65         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     6.870 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/Q
                         net (fo=37, routed)          0.814     7.684    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[11]
    SLICE_X15Y70         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.193     7.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13/O
                         net (fo=9, routed)           0.690     8.567    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13_n_0
    SLICE_X13Y66         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.093     8.660 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.279     8.939    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X13Y66         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     9.087 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.233     9.320    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X13Y65         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.055     9.375 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=63, routed)          2.687    12.062    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_0
    SLICE_X0Y141         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147    12.209 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_2/O
                         net (fo=1, routed)           0.993    13.202    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_2_n_0
    SLICE_X0Y76          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.167    13.369 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1/O
                         net (fo=1, routed)           0.035    13.404    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AJ18                                              0.000    10.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    10.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    11.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    11.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    13.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.350    13.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.422    13.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    13.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.434    16.307    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y76          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/C
                         clock pessimism              0.271    16.578    
                         clock uncertainty           -0.071    16.507    
    SLICE_X0Y76          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.063    16.570    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         16.570    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 0.992ns (15.039%)  route 5.604ns (84.961%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns = ( 16.286 - 10.000 ) 
    Source Clock Delay      (SCD):    6.731ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.776ns (routing 0.916ns, distribution 1.860ns)
  Clock Net Delay (Destination): 2.413ns (routing 0.842ns, distribution 1.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.776     6.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X13Y65         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     6.870 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/Q
                         net (fo=37, routed)          0.814     7.684    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[11]
    SLICE_X15Y70         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.193     7.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13/O
                         net (fo=9, routed)           0.690     8.567    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13_n_0
    SLICE_X13Y66         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.093     8.660 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.279     8.939    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X13Y66         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     9.087 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.233     9.320    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X13Y65         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.055     9.375 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=63, routed)          2.602    11.977    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_0
    SLICE_X0Y140         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146    12.123 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_2/O
                         net (fo=1, routed)           0.952    13.075    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_2_n_0
    SLICE_X0Y92          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.218    13.293 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_1/O
                         net (fo=1, routed)           0.034    13.327    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AJ18                                              0.000    10.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    10.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    11.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    11.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    13.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.350    13.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.422    13.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    13.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.413    16.286    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y92          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/C
                         clock pessimism              0.271    16.557    
                         clock uncertainty           -0.071    16.486    
    SLICE_X0Y92          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.064    16.550    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]
  -------------------------------------------------------------------
                         required time                         16.550    
                         arrival time                         -13.327    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 0.769ns (11.652%)  route 5.831ns (88.348%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns = ( 16.306 - 10.000 ) 
    Source Clock Delay      (SCD):    6.731ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.776ns (routing 0.916ns, distribution 1.860ns)
  Clock Net Delay (Destination): 2.433ns (routing 0.842ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.776     6.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X13Y65         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     6.870 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/Q
                         net (fo=37, routed)          0.814     7.684    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[11]
    SLICE_X15Y70         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.193     7.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13/O
                         net (fo=9, routed)           0.690     8.567    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13_n_0
    SLICE_X13Y66         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.093     8.660 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.279     8.939    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X13Y66         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     9.087 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.233     9.320    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X13Y65         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.055     9.375 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=63, routed)          2.704    12.079    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_0
    SLICE_X0Y142         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.051    12.130 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2/O
                         net (fo=1, routed)           1.076    13.206    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2_n_0
    SLICE_X0Y80          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090    13.296 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1/O
                         net (fo=1, routed)           0.035    13.331    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AJ18                                              0.000    10.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    10.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    11.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    11.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    13.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.350    13.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.422    13.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    13.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.433    16.306    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y80          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/C
                         clock pessimism              0.271    16.577    
                         clock uncertainty           -0.071    16.506    
    SLICE_X0Y80          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.063    16.569    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]
  -------------------------------------------------------------------
                         required time                         16.569    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 0.935ns (14.284%)  route 5.611ns (85.716%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns = ( 16.306 - 10.000 ) 
    Source Clock Delay      (SCD):    6.731ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.776ns (routing 0.916ns, distribution 1.860ns)
  Clock Net Delay (Destination): 2.433ns (routing 0.842ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.776     6.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X13Y65         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     6.870 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/Q
                         net (fo=37, routed)          0.814     7.684    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[11]
    SLICE_X15Y70         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.193     7.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13/O
                         net (fo=9, routed)           0.690     8.567    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13_n_0
    SLICE_X13Y66         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.093     8.660 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.279     8.939    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X13Y66         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     9.087 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.233     9.320    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X13Y65         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.055     9.375 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=63, routed)          2.465    11.840    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_0
    SLICE_X0Y129         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.089    11.929 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_2/O
                         net (fo=1, routed)           1.100    13.029    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_2_n_0
    SLICE_X0Y80          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.218    13.247 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_1/O
                         net (fo=1, routed)           0.030    13.277    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AJ18                                              0.000    10.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    10.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    11.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    11.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    13.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.350    13.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.422    13.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    13.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.433    16.306    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y80          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/C
                         clock pessimism              0.271    16.577    
                         clock uncertainty           -0.071    16.506    
    SLICE_X0Y80          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.063    16.569    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         16.569    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.845ns (12.924%)  route 5.693ns (87.076%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.310ns = ( 16.310 - 10.000 ) 
    Source Clock Delay      (SCD):    6.731ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.776ns (routing 0.916ns, distribution 1.860ns)
  Clock Net Delay (Destination): 2.437ns (routing 0.842ns, distribution 1.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.776     6.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X13Y65         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     6.870 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/Q
                         net (fo=37, routed)          0.814     7.684    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[11]
    SLICE_X15Y70         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.193     7.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13/O
                         net (fo=9, routed)           0.690     8.567    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13_n_0
    SLICE_X13Y66         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.093     8.660 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.279     8.939    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X13Y66         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     9.087 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.233     9.320    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X13Y65         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.055     9.375 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=63, routed)          2.689    12.064    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_0
    SLICE_X0Y141         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.051    12.115 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_2/O
                         net (fo=1, routed)           0.953    13.068    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_2_n_0
    SLICE_X0Y75          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.166    13.234 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1/O
                         net (fo=1, routed)           0.035    13.269    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AJ18                                              0.000    10.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    10.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    11.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    11.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    13.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.350    13.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.422    13.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    13.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.437    16.310    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y75          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/C
                         clock pessimism              0.271    16.581    
                         clock uncertainty           -0.071    16.510    
    SLICE_X0Y75          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.063    16.573    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         16.573    
                         arrival time                         -13.269    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 0.954ns (14.654%)  route 5.556ns (85.346%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.308ns = ( 16.308 - 10.000 ) 
    Source Clock Delay      (SCD):    6.731ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.776ns (routing 0.916ns, distribution 1.860ns)
  Clock Net Delay (Destination): 2.435ns (routing 0.842ns, distribution 1.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.776     6.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X13Y65         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     6.870 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/Q
                         net (fo=37, routed)          0.814     7.684    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[11]
    SLICE_X15Y70         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.193     7.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13/O
                         net (fo=9, routed)           0.690     8.567    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_13_n_0
    SLICE_X13Y66         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.093     8.660 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.279     8.939    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X13Y66         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     9.087 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.233     9.320    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_3_n_0
    SLICE_X13Y65         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.055     9.375 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=63, routed)          2.543    11.918    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_0
    SLICE_X0Y128         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.089    12.007 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_2/O
                         net (fo=1, routed)           0.964    12.971    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_2_n_0
    SLICE_X0Y78          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.237    13.208 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_1/O
                         net (fo=1, routed)           0.033    13.241    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AJ18                                              0.000    10.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    10.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    11.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    11.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    13.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.350    13.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.422    13.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    13.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.435    16.308    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y78          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]/C
                         clock pessimism              0.271    16.579    
                         clock uncertainty           -0.071    16.508    
    SLICE_X0Y78          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.062    16.570    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         16.570    
                         arrival time                         -13.241    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_ilmb_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 0.905ns (15.701%)  route 4.859ns (84.299%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 16.285 - 10.000 ) 
    Source Clock Delay      (SCD):    6.728ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.773ns (routing 0.916ns, distribution 1.857ns)
  Clock Net Delay (Destination): 2.412ns (routing 0.842ns, distribution 1.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.773     6.728    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_ilmb_cntlr/U0/LMB_Clk
    SLICE_X14Y65         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_ilmb_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.866 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_ilmb_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.302     7.168    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_ilmb_cntlr/U0/lmb_as
    SLICE_X14Y65         LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.263     7.431 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_ilmb_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          0.602     8.033    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb/U0/Sl_Ready[1]
    SLICE_X11Y59         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.247     8.280 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb/U0/LMB_Ready_INST_0/O
                         net (fo=80, routed)          1.604     9.884    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/IReady
    SLICE_X21Y65         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.167    10.051 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.163    10.214    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/enb
    SLICE_X21Y64         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.090    10.304 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=16, routed)          2.188    12.492    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X0Y9          RAMB36E2                                     r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AJ18                                              0.000    10.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    10.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    11.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    11.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    13.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.350    13.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.422    13.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    13.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.412    16.285    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E2                                     r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.155    16.441    
                         clock uncertainty           -0.071    16.370    
    RAMB36_X0Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.535    15.835    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.835    
                         arrival time                         -12.492    
  -------------------------------------------------------------------
                         slack                                  3.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.048ns (20.253%)  route 0.189ns (79.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      1.035ns (routing 0.379ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.419ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.035     2.750    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X18Y65         FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y65         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.798 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[17]/Q
                         net (fo=4, routed)           0.189     2.987    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S67_in
    SLICE_X15Y65         SRL16E                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.219     2.877    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X15Y65         SRL16E                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4/CLK
                         clock pessimism             -0.043     2.834    
    SLICE_X15Y65         SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120     2.954    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/bsr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/bsr_reg/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.086ns (49.711%)  route 0.087ns (50.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.025ns (routing 0.379ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.419ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.025     2.740    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X23Y47         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/bsr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.788 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/bsr_dec_reg[2]/Q
                         net (fo=1, routed)           0.076     2.864    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/bsr_dec_reg_n_0_[2]
    SLICE_X22Y47         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.038     2.902 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/bsr_i_1/O
                         net (fo=1, routed)           0.011     2.913    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/bsr_i_1_n_0
    SLICE_X22Y47         FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/bsr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.206     2.864    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X22Y47         FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/bsr_reg/C
                         clock pessimism             -0.042     2.822    
    SLICE_X22Y47         FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.878    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/bsr_reg
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      1.030ns (routing 0.379ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.419ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.030     2.745    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X20Y62         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.794 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=132, routed)         0.215     3.009    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X17Y59         RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.222     2.880    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X17Y59         RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.018     2.897    
    SLICE_X17Y59         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.972    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      1.030ns (routing 0.379ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.419ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.030     2.745    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X20Y62         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.794 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=132, routed)         0.215     3.009    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X17Y59         RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.222     2.880    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X17Y59         RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.018     2.897    
    SLICE_X17Y59         RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.972    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      1.030ns (routing 0.379ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.419ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.030     2.745    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X20Y62         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.794 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=132, routed)         0.215     3.009    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X17Y59         RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.222     2.880    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X17Y59         RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.018     2.897    
    SLICE_X17Y59         RAMD32 (Hold_F5LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.972    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      1.030ns (routing 0.379ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.419ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.030     2.745    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X20Y62         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.794 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=132, routed)         0.215     3.009    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X17Y59         RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.222     2.880    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X17Y59         RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.018     2.897    
    SLICE_X17Y59         RAMD32 (Hold_F6LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.972    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      1.030ns (routing 0.379ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.419ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.030     2.745    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X20Y62         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.794 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=132, routed)         0.215     3.009    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X17Y59         RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.222     2.880    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X17Y59         RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.018     2.897    
    SLICE_X17Y59         RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.972    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      1.030ns (routing 0.379ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.419ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.030     2.745    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X20Y62         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.794 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=132, routed)         0.215     3.009    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X17Y59         RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.222     2.880    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X17Y59         RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.018     2.897    
    SLICE_X17Y59         RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.972    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      1.030ns (routing 0.379ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.419ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.030     2.745    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X20Y62         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.794 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=132, routed)         0.215     3.009    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X17Y59         RAMS32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.222     2.880    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X17Y59         RAMS32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.018     2.897    
    SLICE_X17Y59         RAMS32 (Hold_H5LUT_SLICEM_CLK_ADR0)
                                                      0.075     2.972    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      1.030ns (routing 0.379ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.419ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.030     2.745    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X20Y62         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.794 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=132, routed)         0.215     3.009    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X17Y59         RAMS32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.222     2.880    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X17Y59         RAMS32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
                         clock pessimism              0.018     2.897    
    SLICE_X17Y59         RAMS32 (Hold_H6LUT_SLICEM_CLK_ADR0)
                                                      0.075     2.972    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y6   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y7   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y10  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y11  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y14  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y15  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y16  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y17  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y17  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y2   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y5   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y18  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y21  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y6   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y7   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y10  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y10  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y11  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y6   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y7   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y14  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y16  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y17  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y19  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y0   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.163       1.069      BITSLICE_CONTROL_X0Y23  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.162       1.070      BITSLICE_CONTROL_X0Y16  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.160       1.072      BITSLICE_CONTROL_X0Y7   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.160       1.072      BITSLICE_CONTROL_X0Y17  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.160       1.072      BITSLICE_CONTROL_X0Y22  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.159       1.073      BITSLICE_CONTROL_X0Y0   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.157       1.075      BITSLICE_CONTROL_X0Y6   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.157       1.075      BITSLICE_CONTROL_X0Y1   ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.156       1.076      BITSLICE_CONTROL_X0Y21  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.155       1.077      BITSLICE_CONTROL_X0Y18  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  payload_i[bsp_domain_clock][1]
  To Clock:  payload_i[bsp_domain_clock][1]

Setup :            0  Failing Endpoints,  Worst Slack        4.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.938ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_q_reg/C
                            (rising edge-triggered cell FDRE clocked by payload_i[bsp_domain_clock][1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg/D
                            (rising edge-triggered cell FDRE clocked by payload_i[bsp_domain_clock][1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             payload_i[bsp_domain_clock][1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (payload_i[bsp_domain_clock][1] rise@5.000ns - payload_i[bsp_domain_clock][1] rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.139ns (27.525%)  route 0.366ns (72.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 10.779 - 5.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 0.396ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.365ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock payload_i[bsp_domain_clock][1] rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.892     3.623    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/pi_clk_125m
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.401 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
                         net (fo=1, routed)           0.501     3.902    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.003 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=6, routed)           2.134     6.137    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_200m_clk
    SLICE_X27Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y141        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     6.276 r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_q_reg/Q
                         net (fo=1, routed)           0.366     6.642    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_q
    SLICE_X27Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock payload_i[bsp_domain_clock][1] rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.682     8.054    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/pi_clk_125m
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.404 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
                         net (fo=1, routed)           0.422     8.826    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.917 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=6, routed)           1.862    10.779    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_200m_clk
    SLICE_X27Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg/C
                         clock pessimism              0.355    11.135    
                         clock uncertainty           -0.065    11.070    
    SLICE_X27Y141        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.066    11.136    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg
  -------------------------------------------------------------------
                         required time                         11.136    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_q_reg/C
                            (rising edge-triggered cell FDRE clocked by payload_i[bsp_domain_clock][1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg/D
                            (rising edge-triggered cell FDRE clocked by payload_i[bsp_domain_clock][1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             payload_i[bsp_domain_clock][1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (payload_i[bsp_domain_clock][1] rise@5.000ns - payload_i[bsp_domain_clock][1] rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.137ns (35.864%)  route 0.245ns (64.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.704ns = ( 10.704 - 5.000 ) 
    Source Clock Delay      (SCD):    6.056ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.396ns, distribution 1.657ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.365ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock payload_i[bsp_domain_clock][1] rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.892     3.623    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/pi_clk_125m
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.401 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
                         net (fo=1, routed)           0.501     3.902    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.003 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=6, routed)           2.053     6.056    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/pi_200_clk
    SLICE_X21Y171        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y171        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.137     6.193 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_q_reg/Q
                         net (fo=1, routed)           0.245     6.438    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_q
    SLICE_X21Y171        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock payload_i[bsp_domain_clock][1] rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.682     8.054    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/pi_clk_125m
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.404 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
                         net (fo=1, routed)           0.422     8.826    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.917 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=6, routed)           1.787    10.704    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/pi_200_clk
    SLICE_X21Y171        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg/C
                         clock pessimism              0.349    11.054    
                         clock uncertainty           -0.065    10.989    
    SLICE_X21Y171        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.065    11.054    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  4.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_q_reg/C
                            (rising edge-triggered cell FDRE clocked by payload_i[bsp_domain_clock][1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg/D
                            (rising edge-triggered cell FDRE clocked by payload_i[bsp_domain_clock][1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             payload_i[bsp_domain_clock][1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (payload_i[bsp_domain_clock][1] rise@0.000ns - payload_i[bsp_domain_clock][1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      0.738ns (routing 0.127ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.142ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock payload_i[bsp_domain_clock][1] rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.648     1.286    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/pi_clk_125m
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
                         net (fo=1, routed)           0.167     1.723    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.750 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=6, routed)           0.738     2.488    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/pi_200_clk
    SLICE_X21Y171        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y171        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.537 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_q_reg/Q
                         net (fo=1, routed)           0.096     2.633    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_q
    SLICE_X21Y171        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock payload_i[bsp_domain_clock][1] rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.759     1.664    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/pi_clk_125m
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.457 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
                         net (fo=1, routed)           0.209     1.666    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.697 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=6, routed)           0.875     2.572    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/pi_200_clk
    SLICE_X21Y171        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg/C
                         clock pessimism             -0.078     2.493    
    SLICE_X21Y171        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     2.549    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_q_reg/C
                            (rising edge-triggered cell FDRE clocked by payload_i[bsp_domain_clock][1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg/D
                            (rising edge-triggered cell FDRE clocked by payload_i[bsp_domain_clock][1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             payload_i[bsp_domain_clock][1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (payload_i[bsp_domain_clock][1] rise@0.000ns - payload_i[bsp_domain_clock][1] rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.049ns (25.926%)  route 0.140ns (74.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.768ns (routing 0.127ns, distribution 0.641ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.142ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock payload_i[bsp_domain_clock][1] rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.648     1.286    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/pi_clk_125m
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
                         net (fo=1, routed)           0.167     1.723    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.750 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=6, routed)           0.768     2.518    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_200m_clk
    SLICE_X27Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y141        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.567 r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_q_reg/Q
                         net (fo=1, routed)           0.140     2.707    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_q
    SLICE_X27Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock payload_i[bsp_domain_clock][1] rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.759     1.664    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/pi_clk_125m
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.457 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
                         net (fo=1, routed)           0.209     1.666    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.697 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=6, routed)           0.911     2.608    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_200m_clk
    SLICE_X27Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg/C
                         clock pessimism             -0.084     2.523    
    SLICE_X27Y141        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     2.579    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         payload_i[bsp_domain_clock][1]
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BUFGCE/I            n/a            1.587         5.000       3.413      BUFGCE_X0Y52            ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/I
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y24  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/ins_idelayctrl/REFCLK
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.250         5.000       3.750      MMCME3_ADV_X0Y2         ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y25  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_idelayctrl/REFCLK
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X27Y141           ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_q_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X27Y141           ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X21Y171           ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_q_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X21Y171           ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg/C
Low Pulse Width   Slow    IDELAYCTRL/REFCLK   n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X0Y24  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/ins_idelayctrl/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK   n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X0Y25  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_idelayctrl/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK   n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X0Y25  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_idelayctrl/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK   n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X0Y24  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/ins_idelayctrl/REFCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X27Y141           ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X27Y141           ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X27Y141           ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X27Y141           ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X21Y171           ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X21Y171           ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg/C
High Pulse Width  Fast    IDELAYCTRL/REFCLK   n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X0Y24  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/ins_idelayctrl/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK   n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X0Y25  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_idelayctrl/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK   n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X0Y25  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_idelayctrl/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK   n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X0Y24  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/ins_idelayctrl/REFCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X21Y171           ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X21Y171           ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X21Y171           ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X21Y171           ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X27Y141           ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X27Y141           ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV0_CLK05
  To Clock:  CLK_DIV0_CLK05

Setup :            0  Failing Endpoints,  Worst Slack        6.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][26]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_DIV0_CLK05 rise@8.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.230ns (15.961%)  route 1.211ns (84.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 12.014 - 8.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.055ns (routing 1.190ns, distribution 1.865ns)
  Clock Net Delay (Destination): 2.710ns (routing 1.097ns, distribution 1.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          3.055     4.739    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X62Y137        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.138     4.877 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/Q
                         net (fo=2, routed)           0.386     5.263    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/l_data_rdy_q__0[1]
    SLICE_X62Y137        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.092     5.355 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter[1][30]_i_1/O
                         net (fo=62, routed)          0.825     6.180    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1]0
    SLICE_X61Y139        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          2.710    12.014    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X61Y139        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][26]/C
                         clock pessimism              0.573    12.586    
                         clock uncertainty           -0.035    12.551    
    SLICE_X61Y139        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.058    12.493    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][26]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][28]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_DIV0_CLK05 rise@8.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.230ns (15.961%)  route 1.211ns (84.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 12.014 - 8.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.055ns (routing 1.190ns, distribution 1.865ns)
  Clock Net Delay (Destination): 2.710ns (routing 1.097ns, distribution 1.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          3.055     4.739    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X62Y137        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.138     4.877 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/Q
                         net (fo=2, routed)           0.386     5.263    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/l_data_rdy_q__0[1]
    SLICE_X62Y137        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.092     5.355 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter[1][30]_i_1/O
                         net (fo=62, routed)          0.825     6.180    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1]0
    SLICE_X61Y139        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          2.710    12.014    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X61Y139        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][28]/C
                         clock pessimism              0.573    12.586    
                         clock uncertainty           -0.035    12.551    
    SLICE_X61Y139        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.058    12.493    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][28]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][24]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_DIV0_CLK05 rise@8.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.230ns (15.994%)  route 1.208ns (84.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 12.014 - 8.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.055ns (routing 1.190ns, distribution 1.865ns)
  Clock Net Delay (Destination): 2.710ns (routing 1.097ns, distribution 1.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          3.055     4.739    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X62Y137        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.138     4.877 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/Q
                         net (fo=2, routed)           0.386     5.263    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/l_data_rdy_q__0[1]
    SLICE_X62Y137        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.092     5.355 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter[1][30]_i_1/O
                         net (fo=62, routed)          0.822     6.177    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1]0
    SLICE_X61Y139        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          2.710    12.014    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X61Y139        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][24]/C
                         clock pessimism              0.573    12.586    
                         clock uncertainty           -0.035    12.551    
    SLICE_X61Y139        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.055    12.496    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][24]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -6.177    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][27]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_DIV0_CLK05 rise@8.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.230ns (15.994%)  route 1.208ns (84.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 12.014 - 8.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.055ns (routing 1.190ns, distribution 1.865ns)
  Clock Net Delay (Destination): 2.710ns (routing 1.097ns, distribution 1.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          3.055     4.739    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X62Y137        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.138     4.877 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/Q
                         net (fo=2, routed)           0.386     5.263    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/l_data_rdy_q__0[1]
    SLICE_X62Y137        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.092     5.355 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter[1][30]_i_1/O
                         net (fo=62, routed)          0.822     6.177    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1]0
    SLICE_X61Y139        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          2.710    12.014    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X61Y139        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][27]/C
                         clock pessimism              0.573    12.586    
                         clock uncertainty           -0.035    12.551    
    SLICE_X61Y139        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.055    12.496    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][27]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -6.177    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_DIV0_CLK05 rise@8.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.230ns (16.209%)  route 1.189ns (83.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns = ( 12.019 - 8.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.055ns (routing 1.190ns, distribution 1.865ns)
  Clock Net Delay (Destination): 2.715ns (routing 1.097ns, distribution 1.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          3.055     4.739    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X62Y137        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.138     4.877 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/Q
                         net (fo=2, routed)           0.386     5.263    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/l_data_rdy_q__0[1]
    SLICE_X62Y137        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.092     5.355 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter[1][30]_i_1/O
                         net (fo=62, routed)          0.803     6.158    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1]0
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          2.715    12.019    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]/C
                         clock pessimism              0.661    12.680    
                         clock uncertainty           -0.035    12.644    
    SLICE_X63Y141        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.096    12.548    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_DIV0_CLK05 rise@8.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.230ns (16.209%)  route 1.189ns (83.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns = ( 12.019 - 8.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.055ns (routing 1.190ns, distribution 1.865ns)
  Clock Net Delay (Destination): 2.715ns (routing 1.097ns, distribution 1.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          3.055     4.739    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X62Y137        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.138     4.877 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/Q
                         net (fo=2, routed)           0.386     5.263    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/l_data_rdy_q__0[1]
    SLICE_X62Y137        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.092     5.355 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter[1][30]_i_1/O
                         net (fo=62, routed)          0.803     6.158    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1]0
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          2.715    12.019    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[25]/C
                         clock pessimism              0.661    12.680    
                         clock uncertainty           -0.035    12.644    
    SLICE_X63Y141        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.096    12.548    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_DIV0_CLK05 rise@8.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.230ns (16.209%)  route 1.189ns (83.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns = ( 12.019 - 8.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.055ns (routing 1.190ns, distribution 1.865ns)
  Clock Net Delay (Destination): 2.715ns (routing 1.097ns, distribution 1.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          3.055     4.739    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X62Y137        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.138     4.877 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/Q
                         net (fo=2, routed)           0.386     5.263    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/l_data_rdy_q__0[1]
    SLICE_X62Y137        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.092     5.355 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter[1][30]_i_1/O
                         net (fo=62, routed)          0.803     6.158    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1]0
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          2.715    12.019    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[26]/C
                         clock pessimism              0.661    12.680    
                         clock uncertainty           -0.035    12.644    
    SLICE_X63Y141        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.096    12.548    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_DIV0_CLK05 rise@8.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.230ns (16.209%)  route 1.189ns (83.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns = ( 12.019 - 8.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.055ns (routing 1.190ns, distribution 1.865ns)
  Clock Net Delay (Destination): 2.715ns (routing 1.097ns, distribution 1.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          3.055     4.739    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X62Y137        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.138     4.877 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/Q
                         net (fo=2, routed)           0.386     5.263    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/l_data_rdy_q__0[1]
    SLICE_X62Y137        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.092     5.355 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter[1][30]_i_1/O
                         net (fo=62, routed)          0.803     6.158    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1]0
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          2.715    12.019    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[27]/C
                         clock pessimism              0.661    12.680    
                         clock uncertainty           -0.035    12.644    
    SLICE_X63Y141        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.096    12.548    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_DIV0_CLK05 rise@8.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.230ns (16.324%)  route 1.179ns (83.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 12.017 - 8.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.055ns (routing 1.190ns, distribution 1.865ns)
  Clock Net Delay (Destination): 2.713ns (routing 1.097ns, distribution 1.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          3.055     4.739    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X62Y137        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.138     4.877 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/Q
                         net (fo=2, routed)           0.386     5.263    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/l_data_rdy_q__0[1]
    SLICE_X62Y137        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.092     5.355 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter[1][30]_i_1/O
                         net (fo=62, routed)          0.793     6.148    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1]0
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          2.713    12.017    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[28]/C
                         clock pessimism              0.661    12.678    
                         clock uncertainty           -0.035    12.642    
    SLICE_X63Y141        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.095    12.547    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_DIV0_CLK05 rise@8.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.230ns (16.324%)  route 1.179ns (83.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 12.017 - 8.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.055ns (routing 1.190ns, distribution 1.865ns)
  Clock Net Delay (Destination): 2.713ns (routing 1.097ns, distribution 1.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          3.055     4.739    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X62Y137        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.138     4.877 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_data_rdy_q_reg[1]/Q
                         net (fo=2, routed)           0.386     5.263    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/l_data_rdy_q__0[1]
    SLICE_X62Y137        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.092     5.355 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter[1][30]_i_1/O
                         net (fo=62, routed)          0.793     6.148    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1]0
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          2.713    12.017    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[29]/C
                         clock pessimism              0.661    12.678    
                         clock uncertainty           -0.035    12.642    
    SLICE_X63Y141        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.095    12.547    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  6.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV0_CLK05 rise@0.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Net Delay (Source):      1.201ns (routing 0.486ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.541ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.201     1.792    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y140        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.841 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[16]/Q
                         net (fo=2, routed)           0.051     1.892    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[16]
    SLICE_X63Y140        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.924 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.934    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[16]_i_1_n_15
    SLICE_X63Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.398     2.327    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[16]/C
                         clock pessimism             -0.530     1.797    
    SLICE_X63Y140        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.853    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV0_CLK05 rise@0.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Net Delay (Source):      1.200ns (routing 0.486ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.541ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.200     1.791    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y141        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.840 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]/Q
                         net (fo=2, routed)           0.051     1.891    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]
    SLICE_X63Y141        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.923 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.933    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]_i_1_n_15
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.397     2.326    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]/C
                         clock pessimism             -0.530     1.796    
    SLICE_X63Y141        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.852    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV0_CLK05 rise@0.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.096ns (67.606%)  route 0.046ns (32.394%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Net Delay (Source):      1.203ns (routing 0.486ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.541ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.203     1.794    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y138        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y138        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.843 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[0]/Q
                         net (fo=2, routed)           0.035     1.878    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[0]
    SLICE_X63Y138        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     1.893 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter[0]_i_2/O
                         net (fo=1, routed)           0.001     1.894    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter[0]_i_2_n_0
    SLICE_X63Y138        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.926 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.936    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[0]_i_1_n_15
    SLICE_X63Y138        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.400     2.329    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y138        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[0]/C
                         clock pessimism             -0.530     1.799    
    SLICE_X63Y138        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.855    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV0_CLK05 rise@0.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Net Delay (Source):      1.202ns (routing 0.486ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.541ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.202     1.793    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y139        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y139        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.842 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[8]/Q
                         net (fo=2, routed)           0.051     1.893    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[8]
    SLICE_X63Y139        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.925 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.935    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[8]_i_1_n_15
    SLICE_X63Y139        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.399     2.328    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y139        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[8]/C
                         clock pessimism             -0.530     1.798    
    SLICE_X63Y139        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.854    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV0_CLK05 rise@0.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Net Delay (Source):      1.198ns (routing 0.486ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.541ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.198     1.789    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y141        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.838 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[28]/Q
                         net (fo=2, routed)           0.051     1.889    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[28]
    SLICE_X63Y141        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.921 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.931    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]_i_1_n_11
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.394     2.323    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[28]/C
                         clock pessimism             -0.530     1.793    
    SLICE_X63Y141        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.849    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV0_CLK05 rise@0.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Net Delay (Source):      1.201ns (routing 0.486ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.541ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.201     1.792    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y138        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.841 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[4]/Q
                         net (fo=2, routed)           0.051     1.892    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[4]
    SLICE_X63Y138        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.924 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[0]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.934    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[0]_i_1_n_11
    SLICE_X63Y138        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.397     2.326    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y138        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[4]/C
                         clock pessimism             -0.530     1.796    
    SLICE_X63Y138        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.852    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV0_CLK05 rise@0.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Net Delay (Source):      1.200ns (routing 0.486ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.541ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.200     1.791    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y139        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y139        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.840 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[12]/Q
                         net (fo=2, routed)           0.051     1.891    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[12]
    SLICE_X63Y139        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.923 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.933    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[8]_i_1_n_11
    SLICE_X63Y139        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.396     2.325    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y139        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[12]/C
                         clock pessimism             -0.530     1.795    
    SLICE_X63Y139        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.851    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV0_CLK05 rise@0.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Net Delay (Source):      1.199ns (routing 0.486ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.541ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.199     1.790    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y140        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.839 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[20]/Q
                         net (fo=2, routed)           0.051     1.890    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[20]
    SLICE_X63Y140        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.922 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.932    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[16]_i_1_n_11
    SLICE_X63Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.395     2.324    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[20]/C
                         clock pessimism             -0.530     1.794    
    SLICE_X63Y140        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.850    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV0_CLK05 rise@0.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Net Delay (Source):      1.201ns (routing 0.486ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.541ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.201     1.792    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y140        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.841 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[17]/Q
                         net (fo=2, routed)           0.050     1.891    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[17]
    SLICE_X63Y140        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.923 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.013     1.936    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[16]_i_1_n_14
    SLICE_X63Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.398     2.327    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[17]/C
                         clock pessimism             -0.530     1.797    
    SLICE_X63Y140        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.853    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV0_CLK05  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_DIV0_CLK05
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV0_CLK05 rise@0.000ns - CLK_DIV0_CLK05 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Net Delay (Source):      1.200ns (routing 0.486ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.541ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.200     1.791    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y141        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.840 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[25]/Q
                         net (fo=2, routed)           0.050     1.890    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[25]
    SLICE_X63Y141        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.922 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.013     1.935    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[24]_i_1_n_14
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV0_CLK05 rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=66, routed)          1.397     2.326    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/ad9510_clk05
    SLICE_X63Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[25]/C
                         clock pessimism             -0.530     1.796    
    SLICE_X63Y141        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.852    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].l_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_DIV0_CLK05
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pi_ad9510_0_clk05_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I           n/a            1.587         8.000       6.413      BUFGCE_X0Y72     ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.250         8.000       6.750      MMCME3_ADV_X0Y3  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         8.000       7.450      SLICE_X62Y135    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][0]/C
Min Period        n/a     FDRE/C             n/a            0.550         8.000       7.450      SLICE_X62Y136    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][10]/C
Min Period        n/a     FDRE/C             n/a            0.550         8.000       7.450      SLICE_X62Y136    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][11]/C
Min Period        n/a     FDRE/C             n/a            0.550         8.000       7.450      SLICE_X62Y136    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][12]/C
Min Period        n/a     FDRE/C             n/a            0.550         8.000       7.450      SLICE_X62Y136    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][13]/C
Min Period        n/a     FDRE/C             n/a            0.550         8.000       7.450      SLICE_X61Y137    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][14]/C
Min Period        n/a     FDRE/C             n/a            0.550         8.000       7.450      SLICE_X61Y138    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][15]/C
Min Period        n/a     FDRE/C             n/a            0.550         8.000       7.450      SLICE_X62Y136    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][16]/C
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X0Y3  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X0Y3  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X61Y138    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X61Y138    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X61Y135    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X61Y138    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X61Y135    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X61Y138    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X61Y135    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X61Y135    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][25]/C
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X0Y3  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X0Y3  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X62Y135    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X62Y135    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X62Y136    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X62Y136    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X62Y136    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X62Y136    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X61Y137    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         4.000       3.725      SLICE_X62Y136    ins_sis8300ku_bsp_logic_top/blk_clock.ins_clk_status/gen_clk_counters[1].counter_reg[1][16]/C



---------------------------------------------------------------------------------------------------
From Clock:  APP_2X_CLK
  To Clock:  APP_2X_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[9].i_oddre1_data/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.404ns (12.641%)  route 2.792ns (87.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 6.164 - 4.000 ) 
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 0.396ns, distribution 1.737ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.365ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.457     1.013    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.114 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          2.133     3.247    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y203        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.139     3.386 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[9]/Q
                         net (fo=1, routed)           0.445     3.831    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i[9]
    SLICE_X26Y203        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.265     4.096 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[9].i_oddre1_data_i_1/O
                         net (fo=2, routed)           2.347     6.443    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[9].i_oddre1_data_i_1_n_0
    BITSLICE_RX_TX_X0Y251
                         OSERDESE3                                    r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[9].i_oddre1_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.629     6.164    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    BITSLICE_RX_TX_X0Y251
                         OSERDESE3                                    r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[9].i_oddre1_data/CLKDIV
                         clock pessimism              0.610     6.774    
                         clock uncertainty           -0.066     6.708    
    BITSLICE_RX_TX_X0Y251
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                      0.111     6.819    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[9].i_oddre1_data
  -------------------------------------------------------------------
                         required time                          6.819    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[9].i_oddre1_data/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.404ns (12.641%)  route 2.792ns (87.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 6.164 - 4.000 ) 
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 0.396ns, distribution 1.737ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.365ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.457     1.013    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.114 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          2.133     3.247    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y203        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.139     3.386 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[9]/Q
                         net (fo=1, routed)           0.445     3.831    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i[9]
    SLICE_X26Y203        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.265     4.096 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[9].i_oddre1_data_i_1/O
                         net (fo=2, routed)           2.347     6.443    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[9].i_oddre1_data_i_1_n_0
    BITSLICE_RX_TX_X0Y251
                         OSERDESE3                                    r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[9].i_oddre1_data/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.629     6.164    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    BITSLICE_RX_TX_X0Y251
                         OSERDESE3                                    r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[9].i_oddre1_data/CLKDIV
                         clock pessimism              0.610     6.774    
                         clock uncertainty           -0.066     6.708    
    BITSLICE_RX_TX_X0Y251
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[4])
                                                      0.131     6.839    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[9].i_oddre1_data
  -------------------------------------------------------------------
                         required time                          6.839    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_odelaye3_sel/CE
                            (rising edge-triggered cell ODELAYE3 clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.229ns (11.090%)  route 1.836ns (88.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 6.112 - 4.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.396ns, distribution 1.679ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.365ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.457     1.013    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.114 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          2.075     3.189    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X10Y259        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y259        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.138     3.327 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq_reg/Q
                         net (fo=1, routed)           0.345     3.672    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq
    SLICE_X10Y259        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.091     3.763 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[15].i_odelaye3_data_i_1/O
                         net (fo=17, routed)          1.491     5.254    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/CE
    BITSLICE_RX_TX_X0Y249
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_odelaye3_sel/CE
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.577     6.112    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    BITSLICE_RX_TX_X0Y249
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_odelaye3_sel/CLK
                         clock pessimism              0.691     6.802    
                         clock uncertainty           -0.066     6.736    
    BITSLICE_RX_TX_X0Y249
                         ODELAYE3 (Setup_ODELAY_BITSLICE_COMPONENT_RX_TX_CLK_CE)
                                                     -1.055     5.681    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_odelaye3_sel
  -------------------------------------------------------------------
                         required time                          5.681    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[10].i_odelaye3_data/CE
                            (rising edge-triggered cell ODELAYE3 clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.229ns (11.198%)  route 1.816ns (88.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.114ns = ( 6.114 - 4.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.396ns, distribution 1.679ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.365ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.457     1.013    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.114 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          2.075     3.189    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X10Y259        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y259        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.138     3.327 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq_reg/Q
                         net (fo=1, routed)           0.345     3.672    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq
    SLICE_X10Y259        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.091     3.763 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[15].i_odelaye3_data_i_1/O
                         net (fo=17, routed)          1.471     5.234    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/CE
    BITSLICE_RX_TX_X0Y247
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[10].i_odelaye3_data/CE
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.579     6.114    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    BITSLICE_RX_TX_X0Y247
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[10].i_odelaye3_data/CLK
                         clock pessimism              0.691     6.804    
                         clock uncertainty           -0.066     6.738    
    BITSLICE_RX_TX_X0Y247
                         ODELAYE3 (Setup_ODELAY_BITSLICE_COMPONENT_RX_TX_CLK_CE)
                                                     -1.071     5.667    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[10].i_odelaye3_data
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[7].i_odelaye3_data/CE
                            (rising edge-triggered cell ODELAYE3 clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.229ns (10.582%)  route 1.935ns (89.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.135ns = ( 6.135 - 4.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.690ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.396ns, distribution 1.679ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.365ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.457     1.013    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.114 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          2.075     3.189    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X10Y259        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y259        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.138     3.327 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq_reg/Q
                         net (fo=1, routed)           0.345     3.672    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq
    SLICE_X10Y259        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.091     3.763 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[15].i_odelaye3_data_i_1/O
                         net (fo=17, routed)          1.590     5.353    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/CE
    BITSLICE_RX_TX_X0Y253
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[7].i_odelaye3_data/CE
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.600     6.135    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    BITSLICE_RX_TX_X0Y253
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[7].i_odelaye3_data/CLK
                         clock pessimism              0.690     6.825    
                         clock uncertainty           -0.066     6.759    
    BITSLICE_RX_TX_X0Y253
                         ODELAYE3 (Setup_ODELAY_BITSLICE_COMPONENT_RX_TX_CLK_CE)
                                                     -0.907     5.852    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[7].i_odelaye3_data
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[12].i_oddre1_data/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.190ns (6.350%)  route 2.802ns (93.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 6.195 - 4.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.396ns, distribution 1.739ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.365ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.457     1.013    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.114 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          2.135     3.249    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y203        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139     3.388 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/Q
                         net (fo=19, routed)          2.370     5.758    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel
    SLICE_X0Y294         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.051     5.809 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[12].i_oddre1_data_i_1/O
                         net (fo=2, routed)           0.432     6.241    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[12].i_oddre1_data_i_1_n_0
    BITSLICE_RX_TX_X0Y255
                         OSERDESE3                                    r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[12].i_oddre1_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.660     6.195    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    BITSLICE_RX_TX_X0Y255
                         OSERDESE3                                    r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[12].i_oddre1_data/CLKDIV
                         clock pessimism              0.610     6.805    
                         clock uncertainty           -0.066     6.739    
    BITSLICE_RX_TX_X0Y255
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                      0.006     6.745    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[12].i_oddre1_data
  -------------------------------------------------------------------
                         required time                          6.745    
                         arrival time                          -6.241    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[10].i_oddre1_data/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.364ns (11.765%)  route 2.730ns (88.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 6.178 - 4.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.396ns, distribution 1.739ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.365ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.457     1.013    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.114 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          2.135     3.249    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y203        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139     3.388 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/Q
                         net (fo=19, routed)          0.418     3.806    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel
    SLICE_X26Y203        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.225     4.031 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[10].i_oddre1_data_i_1/O
                         net (fo=2, routed)           2.312     6.343    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[10].i_oddre1_data_i_1_n_0
    BITSLICE_RX_TX_X0Y247
                         OSERDESE3                                    r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[10].i_oddre1_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.643     6.178    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    BITSLICE_RX_TX_X0Y247
                         OSERDESE3                                    r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[10].i_oddre1_data/CLKDIV
                         clock pessimism              0.610     6.788    
                         clock uncertainty           -0.066     6.722    
    BITSLICE_RX_TX_X0Y247
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                      0.203     6.925    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[10].i_oddre1_data
  -------------------------------------------------------------------
                         required time                          6.925    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[12].i_oddre1_data/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.190ns (6.181%)  route 2.884ns (93.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 6.195 - 4.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.396ns, distribution 1.739ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.365ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.457     1.013    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.114 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          2.135     3.249    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y203        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139     3.388 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/Q
                         net (fo=19, routed)          2.370     5.758    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel
    SLICE_X0Y294         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.051     5.809 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[12].i_oddre1_data_i_1/O
                         net (fo=2, routed)           0.514     6.323    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[12].i_oddre1_data_i_1_n_0
    BITSLICE_RX_TX_X0Y255
                         OSERDESE3                                    r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[12].i_oddre1_data/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.660     6.195    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    BITSLICE_RX_TX_X0Y255
                         OSERDESE3                                    r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[12].i_oddre1_data/CLKDIV
                         clock pessimism              0.610     6.805    
                         clock uncertainty           -0.066     6.739    
    BITSLICE_RX_TX_X0Y255
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[4])
                                                      0.170     6.909    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[12].i_oddre1_data
  -------------------------------------------------------------------
                         required time                          6.909    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[15].i_odelaye3_data/CE
                            (rising edge-triggered cell ODELAYE3 clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.229ns (11.342%)  route 1.790ns (88.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 6.117 - 4.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.690ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.396ns, distribution 1.679ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.365ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.457     1.013    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.114 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          2.075     3.189    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X10Y259        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y259        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.138     3.327 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq_reg/Q
                         net (fo=1, routed)           0.345     3.672    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq
    SLICE_X10Y259        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.091     3.763 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[15].i_odelaye3_data_i_1/O
                         net (fo=17, routed)          1.445     5.208    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/CE
    BITSLICE_RX_TX_X0Y257
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[15].i_odelaye3_data/CE
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.582     6.117    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    BITSLICE_RX_TX_X0Y257
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[15].i_odelaye3_data/CLK
                         clock pessimism              0.690     6.807    
                         clock uncertainty           -0.066     6.741    
    BITSLICE_RX_TX_X0Y257
                         ODELAYE3 (Setup_ODELAY_BITSLICE_COMPONENT_RX_TX_CLK_CE)
                                                     -0.933     5.808    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[15].i_odelaye3_data
  -------------------------------------------------------------------
                         required time                          5.808    
                         arrival time                          -5.208    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[4].i_oddre1_data/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.386ns (12.984%)  route 2.587ns (87.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 6.164 - 4.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.396ns, distribution 1.739ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.365ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.457     1.013    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.114 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          2.135     3.249    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y203        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139     3.388 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/Q
                         net (fo=19, routed)          0.432     3.820    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel
    SLICE_X26Y202        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.247     4.067 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[4].i_oddre1_data_i_1/O
                         net (fo=2, routed)           2.155     6.222    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[4].i_oddre1_data_i_1_n_0
    BITSLICE_RX_TX_X0Y225
                         OSERDESE3                                    r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[4].i_oddre1_data/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.629     6.164    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    BITSLICE_RX_TX_X0Y225
                         OSERDESE3                                    r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[4].i_oddre1_data/CLKDIV
                         clock pessimism              0.610     6.774    
                         clock uncertainty           -0.066     6.708    
    BITSLICE_RX_TX_X0Y225
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[4])
                                                      0.131     6.839    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_oddr[4].i_oddre1_data
  -------------------------------------------------------------------
                         required time                          6.839    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  0.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_q_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.049ns (30.435%)  route 0.112ns (69.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Net Delay (Source):      0.719ns (routing 0.127ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.858ns (routing 0.142ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.166     0.174    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.201 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.719     0.920    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X1Y242         FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y242         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.969 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_q_reg/Q
                         net (fo=1, routed)           0.112     1.081    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_q
    SLICE_X1Y242         FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.858     1.533    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X1Y242         FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/C
                         clock pessimism             -0.608     0.925    
    SLICE_X1Y242         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.056     0.981    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_q_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qq_reg/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.049ns (30.435%)  route 0.112ns (69.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Net Delay (Source):      0.752ns (routing 0.127ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.142ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.166     0.174    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.201 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.752     0.953    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X10Y259        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y259        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.002 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_q_reg/Q
                         net (fo=1, routed)           0.112     1.114    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_q
    SLICE_X10Y259        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.892     1.567    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X10Y259        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qq_reg/C
                         clock pessimism             -0.609     0.958    
    SLICE_X10Y259        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.056     1.014    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qq_reg
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[14].i_odelaye3_data/INC
                            (rising edge-triggered cell ODELAYE3 clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.049ns (14.327%)  route 0.293ns (85.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Net Delay (Source):      0.719ns (routing 0.127ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.142ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.166     0.174    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.201 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.719     0.920    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X1Y242         FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y242         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.969 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/Q
                         net (fo=17, routed)          0.293     1.262    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq
    BITSLICE_RX_TX_X0Y216
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[14].i_odelaye3_data/INC
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.901     1.576    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    BITSLICE_RX_TX_X0Y216
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[14].i_odelaye3_data/CLK
                         clock pessimism             -0.534     1.042    
    BITSLICE_RX_TX_X0Y216
                         ODELAYE3 (Hold_ODELAY_BITSLICE_COMPONENT_RX_TX_CLK_INC)
                                                      0.087     1.129    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[14].i_odelaye3_data
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[3].i_odelaye3_data/INC
                            (rising edge-triggered cell ODELAYE3 clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.049ns (14.671%)  route 0.285ns (85.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Net Delay (Source):      0.719ns (routing 0.127ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.903ns (routing 0.142ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.166     0.174    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.201 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.719     0.920    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X1Y242         FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y242         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.969 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/Q
                         net (fo=17, routed)          0.285     1.254    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq
    BITSLICE_RX_TX_X0Y210
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[3].i_odelaye3_data/INC
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.903     1.578    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    BITSLICE_RX_TX_X0Y210
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[3].i_odelaye3_data/CLK
                         clock pessimism             -0.534     1.044    
    BITSLICE_RX_TX_X0Y210
                         ODELAYE3 (Hold_ODELAY_BITSLICE_COMPONENT_RX_TX_CLK_INC)
                                                      0.053     1.097    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[3].i_odelaye3_data
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qq_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq_reg/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.049ns (20.165%)  route 0.194ns (79.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Net Delay (Source):      0.752ns (routing 0.127ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.142ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.166     0.174    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.201 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.752     0.953    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X10Y259        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y259        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.002 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qq_reg/Q
                         net (fo=2, routed)           0.194     1.196    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qq
    SLICE_X10Y259        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.892     1.567    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X10Y259        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq_reg/C
                         clock pessimism             -0.609     0.958    
    SLICE_X10Y259        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.056     1.014    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qqq_reg
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.120ns (48.000%)  route 0.130ns (52.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Net Delay (Source):      0.762ns (routing 0.127ns, distribution 0.635ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.142ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.166     0.174    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.201 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.762     0.963    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y203        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.012 f  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/Q
                         net (fo=19, routed)          0.115     1.127    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel
    SLICE_X26Y203        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.071     1.198 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_i_1/O
                         net (fo=1, routed)           0.015     1.213    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_i_1_n_0
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.907     1.582    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg/C
                         clock pessimism             -0.614     0.968    
    SLICE_X26Y203        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.056     1.024    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/sel_reg
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[4].i_odelaye3_data/INC
                            (rising edge-triggered cell ODELAYE3 clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.049ns (10.145%)  route 0.434ns (89.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Net Delay (Source):      0.719ns (routing 0.127ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.864ns (routing 0.142ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.166     0.174    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.201 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.719     0.920    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X1Y242         FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y242         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.969 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/Q
                         net (fo=17, routed)          0.434     1.403    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq
    BITSLICE_RX_TX_X0Y225
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[4].i_odelaye3_data/INC
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.864     1.539    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    BITSLICE_RX_TX_X0Y225
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[4].i_odelaye3_data/CLK
                         clock pessimism             -0.535     1.004    
    BITSLICE_RX_TX_X0Y225
                         ODELAYE3 (Hold_ODELAY_BITSLICE_COMPONENT_RX_TX_CLK_INC)
                                                      0.051     1.055    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[4].i_odelaye3_data
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[1].i_odelaye3_data/INC
                            (rising edge-triggered cell ODELAYE3 clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.049ns (8.390%)  route 0.535ns (91.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Net Delay (Source):      0.719ns (routing 0.127ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.142ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.166     0.174    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.201 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.719     0.920    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X1Y242         FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y242         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.969 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/Q
                         net (fo=17, routed)          0.535     1.504    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq
    BITSLICE_RX_TX_X0Y227
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[1].i_odelaye3_data/INC
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.896     1.571    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    BITSLICE_RX_TX_X0Y227
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[1].i_odelaye3_data/CLK
                         clock pessimism             -0.535     1.036    
    BITSLICE_RX_TX_X0Y227
                         ODELAYE3 (Hold_ODELAY_BITSLICE_COMPONENT_RX_TX_CLK_INC)
                                                      0.060     1.096    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[1].i_odelaye3_data
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qq_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[1].i_odelaye3_data/CE
                            (rising edge-triggered cell ODELAYE3 clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.096ns (17.680%)  route 0.447ns (82.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Net Delay (Source):      0.752ns (routing 0.127ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.142ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.166     0.174    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.201 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.752     0.953    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X10Y259        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y259        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.002 f  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qq_reg/Q
                         net (fo=2, routed)           0.041     1.043    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_str_qq
    SLICE_X10Y259        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.047     1.090 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[15].i_odelaye3_data_i_1/O
                         net (fo=17, routed)          0.406     1.496    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/CE
    BITSLICE_RX_TX_X0Y227
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[1].i_odelaye3_data/CE
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.896     1.571    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    BITSLICE_RX_TX_X0Y227
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[1].i_odelaye3_data/CLK
                         clock pessimism             -0.535     1.036    
    BITSLICE_RX_TX_X0Y227
                         ODELAYE3 (Hold_ODELAY_BITSLICE_COMPONENT_RX_TX_CLK_CE)
                                                      0.042     1.078    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[1].i_odelaye3_data
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/C
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[11].i_odelaye3_data/INC
                            (rising edge-triggered cell ODELAYE3 clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_2X_CLK rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.049ns (8.291%)  route 0.542ns (91.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Net Delay (Source):      0.719ns (routing 0.127ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.142ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.166     0.174    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.201 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.719     0.920    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X1Y242         FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y242         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.969 r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq_reg/Q
                         net (fo=17, routed)          0.542     1.511    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/idelay_inc_qq
    BITSLICE_RX_TX_X0Y231
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[11].i_odelaye3_data/INC
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.887     1.562    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    BITSLICE_RX_TX_X0Y231
                         ODELAYE3                                     r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[11].i_odelaye3_data/CLK
                         clock pessimism             -0.535     1.027    
    BITSLICE_RX_TX_X0Y231
                         ODELAYE3 (Hold_ODELAY_BITSLICE_COMPONENT_RX_TX_CLK_INC)
                                                      0.051     1.078    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[11].i_odelaye3_data
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.432    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         APP_2X_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     ODELAYE3/CLK  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X0Y238  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[0].i_odelaye3_data/CLK
Min Period        n/a     ODELAYE3/CLK  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X0Y247  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[10].i_odelaye3_data/CLK
Min Period        n/a     ODELAYE3/CLK  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X0Y231  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[11].i_odelaye3_data/CLK
Min Period        n/a     ODELAYE3/CLK  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X0Y255  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[12].i_odelaye3_data/CLK
Min Period        n/a     ODELAYE3/CLK  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X0Y240  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[13].i_odelaye3_data/CLK
Min Period        n/a     ODELAYE3/CLK  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X0Y216  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[14].i_odelaye3_data/CLK
Min Period        n/a     ODELAYE3/CLK  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X0Y257  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[15].i_odelaye3_data/CLK
Min Period        n/a     ODELAYE3/CLK  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X0Y227  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[1].i_odelaye3_data/CLK
Min Period        n/a     ODELAYE3/CLK  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X0Y242  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[2].i_odelaye3_data/CLK
Min Period        n/a     ODELAYE3/CLK  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X0Y210  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[3].i_odelaye3_data/CLK
Low Pulse Width   Fast    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y247  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[10].i_odelaye3_data/CLK
Low Pulse Width   Fast    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y231  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[11].i_odelaye3_data/CLK
Low Pulse Width   Fast    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y257  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[15].i_odelaye3_data/CLK
Low Pulse Width   Slow    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y238  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[0].i_odelaye3_data/CLK
Low Pulse Width   Fast    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y238  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[0].i_odelaye3_data/CLK
Low Pulse Width   Slow    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y231  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[11].i_odelaye3_data/CLK
Low Pulse Width   Slow    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y255  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[12].i_odelaye3_data/CLK
Low Pulse Width   Fast    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y255  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[12].i_odelaye3_data/CLK
Low Pulse Width   Slow    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y240  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[13].i_odelaye3_data/CLK
Low Pulse Width   Fast    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y240  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[13].i_odelaye3_data/CLK
High Pulse Width  Slow    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y247  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[10].i_odelaye3_data/CLK
High Pulse Width  Slow    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y216  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[14].i_odelaye3_data/CLK
High Pulse Width  Slow    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y242  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[2].i_odelaye3_data/CLK
High Pulse Width  Slow    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y238  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[0].i_odelaye3_data/CLK
High Pulse Width  Fast    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y238  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[0].i_odelaye3_data/CLK
High Pulse Width  Fast    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y247  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[10].i_odelaye3_data/CLK
High Pulse Width  Slow    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y231  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[11].i_odelaye3_data/CLK
High Pulse Width  Fast    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y231  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[11].i_odelaye3_data/CLK
High Pulse Width  Slow    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y255  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[12].i_odelaye3_data/CLK
High Pulse Width  Fast    ODELAYE3/CLK  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X0Y255  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/gen_dac_odelay[12].i_odelaye3_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  APP_CLK
  To Clock:  APP_CLK

Setup :          144  Failing Endpoints,  Worst Slack       -0.683ns,  Total Violation      -74.202ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[0]
                            (falling edge-triggered cell DSP_OUTPUT clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_CLK fall@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 3.667ns (86.711%)  route 0.562ns (13.289%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 7.188 - 4.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 1.316ns, distribution 1.682ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.212ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.998     4.156    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_clock_1x
    SLICE_X35Y116        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.137     4.293 f  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/Q
                         net (fo=30, routed)          0.543     4.836    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/A[20]
    DSP48E2_X5Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.396     5.232 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.232    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X5Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.182     5.414 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.414    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X5Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.994     6.408 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     6.408    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER.U<39>
    DSP48E2_X5Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.164     6.572 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     6.572    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA.U_DATA<39>
    DSP48E2_X5Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.803     7.375 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.375    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.225     7.600 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     7.619    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/PCIN[47]
    DSP48E2_X5Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.766     8.385 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     8.385    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK fall edge)    4.000     4.000 f  
    W25                                               0.000     4.000 f  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     4.058 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     4.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.571 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.617     7.188    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/CLK
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
                         clock pessimism              0.691     7.879    
                         clock uncertainty           -0.073     7.806    
    DSP48E2_X5Y49        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                     -0.104     7.702    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[10]
                            (falling edge-triggered cell DSP_OUTPUT clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_CLK fall@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 3.667ns (86.711%)  route 0.562ns (13.289%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 7.188 - 4.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 1.316ns, distribution 1.682ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.212ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.998     4.156    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_clock_1x
    SLICE_X35Y116        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.137     4.293 f  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/Q
                         net (fo=30, routed)          0.543     4.836    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/A[20]
    DSP48E2_X5Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.396     5.232 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.232    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X5Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.182     5.414 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.414    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X5Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.994     6.408 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     6.408    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER.U<39>
    DSP48E2_X5Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.164     6.572 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     6.572    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA.U_DATA<39>
    DSP48E2_X5Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.803     7.375 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.375    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.225     7.600 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     7.619    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/PCIN[47]
    DSP48E2_X5Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.766     8.385 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     8.385    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU.ALU_OUT<10>
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK fall edge)    4.000     4.000 f  
    W25                                               0.000     4.000 f  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     4.058 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     4.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.571 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.617     7.188    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/CLK
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
                         clock pessimism              0.691     7.879    
                         clock uncertainty           -0.073     7.806    
    DSP48E2_X5Y49        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                     -0.104     7.702    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[11]
                            (falling edge-triggered cell DSP_OUTPUT clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_CLK fall@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 3.667ns (86.711%)  route 0.562ns (13.289%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 7.188 - 4.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 1.316ns, distribution 1.682ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.212ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.998     4.156    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_clock_1x
    SLICE_X35Y116        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.137     4.293 f  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/Q
                         net (fo=30, routed)          0.543     4.836    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/A[20]
    DSP48E2_X5Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.396     5.232 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.232    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X5Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.182     5.414 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.414    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X5Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.994     6.408 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     6.408    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER.U<39>
    DSP48E2_X5Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.164     6.572 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     6.572    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA.U_DATA<39>
    DSP48E2_X5Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.803     7.375 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.375    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.225     7.600 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     7.619    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/PCIN[47]
    DSP48E2_X5Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.766     8.385 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     8.385    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU.ALU_OUT<11>
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK fall edge)    4.000     4.000 f  
    W25                                               0.000     4.000 f  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     4.058 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     4.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.571 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.617     7.188    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/CLK
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
                         clock pessimism              0.691     7.879    
                         clock uncertainty           -0.073     7.806    
    DSP48E2_X5Y49        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                     -0.104     7.702    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[12]
                            (falling edge-triggered cell DSP_OUTPUT clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_CLK fall@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 3.667ns (86.711%)  route 0.562ns (13.289%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 7.188 - 4.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 1.316ns, distribution 1.682ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.212ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.998     4.156    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_clock_1x
    SLICE_X35Y116        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.137     4.293 f  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/Q
                         net (fo=30, routed)          0.543     4.836    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/A[20]
    DSP48E2_X5Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.396     5.232 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.232    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X5Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.182     5.414 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.414    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X5Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.994     6.408 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     6.408    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER.U<39>
    DSP48E2_X5Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.164     6.572 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     6.572    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA.U_DATA<39>
    DSP48E2_X5Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.803     7.375 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.375    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.225     7.600 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     7.619    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/PCIN[47]
    DSP48E2_X5Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.766     8.385 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     8.385    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU.ALU_OUT<12>
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK fall edge)    4.000     4.000 f  
    W25                                               0.000     4.000 f  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     4.058 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     4.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.571 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.617     7.188    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/CLK
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
                         clock pessimism              0.691     7.879    
                         clock uncertainty           -0.073     7.806    
    DSP48E2_X5Y49        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                     -0.104     7.702    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[13]
                            (falling edge-triggered cell DSP_OUTPUT clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_CLK fall@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 3.667ns (86.711%)  route 0.562ns (13.289%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 7.188 - 4.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 1.316ns, distribution 1.682ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.212ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.998     4.156    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_clock_1x
    SLICE_X35Y116        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.137     4.293 f  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/Q
                         net (fo=30, routed)          0.543     4.836    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/A[20]
    DSP48E2_X5Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.396     5.232 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.232    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X5Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.182     5.414 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.414    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X5Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.994     6.408 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     6.408    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER.U<39>
    DSP48E2_X5Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.164     6.572 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     6.572    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA.U_DATA<39>
    DSP48E2_X5Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.803     7.375 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.375    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.225     7.600 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     7.619    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/PCIN[47]
    DSP48E2_X5Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.766     8.385 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     8.385    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK fall edge)    4.000     4.000 f  
    W25                                               0.000     4.000 f  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     4.058 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     4.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.571 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.617     7.188    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/CLK
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
                         clock pessimism              0.691     7.879    
                         clock uncertainty           -0.073     7.806    
    DSP48E2_X5Y49        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                     -0.104     7.702    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[14]
                            (falling edge-triggered cell DSP_OUTPUT clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_CLK fall@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 3.667ns (86.711%)  route 0.562ns (13.289%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 7.188 - 4.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 1.316ns, distribution 1.682ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.212ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.998     4.156    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_clock_1x
    SLICE_X35Y116        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.137     4.293 f  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/Q
                         net (fo=30, routed)          0.543     4.836    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/A[20]
    DSP48E2_X5Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.396     5.232 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.232    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X5Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.182     5.414 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.414    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X5Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.994     6.408 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     6.408    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER.U<39>
    DSP48E2_X5Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.164     6.572 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     6.572    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA.U_DATA<39>
    DSP48E2_X5Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.803     7.375 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.375    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.225     7.600 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     7.619    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/PCIN[47]
    DSP48E2_X5Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.766     8.385 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.385    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU.ALU_OUT<14>
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK fall edge)    4.000     4.000 f  
    W25                                               0.000     4.000 f  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     4.058 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     4.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.571 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.617     7.188    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/CLK
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
                         clock pessimism              0.691     7.879    
                         clock uncertainty           -0.073     7.806    
    DSP48E2_X5Y49        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                     -0.104     7.702    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[15]
                            (falling edge-triggered cell DSP_OUTPUT clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_CLK fall@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 3.667ns (86.711%)  route 0.562ns (13.289%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 7.188 - 4.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 1.316ns, distribution 1.682ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.212ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.998     4.156    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_clock_1x
    SLICE_X35Y116        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.137     4.293 f  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/Q
                         net (fo=30, routed)          0.543     4.836    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/A[20]
    DSP48E2_X5Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.396     5.232 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.232    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X5Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.182     5.414 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.414    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X5Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.994     6.408 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     6.408    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER.U<39>
    DSP48E2_X5Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.164     6.572 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     6.572    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA.U_DATA<39>
    DSP48E2_X5Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.803     7.375 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.375    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.225     7.600 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     7.619    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/PCIN[47]
    DSP48E2_X5Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.766     8.385 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     8.385    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU.ALU_OUT<15>
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK fall edge)    4.000     4.000 f  
    W25                                               0.000     4.000 f  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     4.058 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     4.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.571 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.617     7.188    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/CLK
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
                         clock pessimism              0.691     7.879    
                         clock uncertainty           -0.073     7.806    
    DSP48E2_X5Y49        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                     -0.104     7.702    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[16]
                            (falling edge-triggered cell DSP_OUTPUT clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_CLK fall@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 3.667ns (86.711%)  route 0.562ns (13.289%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 7.188 - 4.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 1.316ns, distribution 1.682ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.212ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.998     4.156    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_clock_1x
    SLICE_X35Y116        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.137     4.293 f  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/Q
                         net (fo=30, routed)          0.543     4.836    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/A[20]
    DSP48E2_X5Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.396     5.232 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.232    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X5Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.182     5.414 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.414    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X5Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.994     6.408 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     6.408    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER.U<39>
    DSP48E2_X5Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.164     6.572 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     6.572    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA.U_DATA<39>
    DSP48E2_X5Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.803     7.375 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.375    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.225     7.600 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     7.619    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/PCIN[47]
    DSP48E2_X5Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[16])
                                                      0.766     8.385 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     8.385    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU.ALU_OUT<16>
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK fall edge)    4.000     4.000 f  
    W25                                               0.000     4.000 f  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     4.058 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     4.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.571 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.617     7.188    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/CLK
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
                         clock pessimism              0.691     7.879    
                         clock uncertainty           -0.073     7.806    
    DSP48E2_X5Y49        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                     -0.104     7.702    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[17]
                            (falling edge-triggered cell DSP_OUTPUT clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_CLK fall@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 3.667ns (86.711%)  route 0.562ns (13.289%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 7.188 - 4.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 1.316ns, distribution 1.682ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.212ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.998     4.156    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_clock_1x
    SLICE_X35Y116        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.137     4.293 f  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/Q
                         net (fo=30, routed)          0.543     4.836    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/A[20]
    DSP48E2_X5Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.396     5.232 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.232    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X5Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.182     5.414 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.414    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X5Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.994     6.408 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     6.408    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER.U<39>
    DSP48E2_X5Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.164     6.572 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     6.572    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA.U_DATA<39>
    DSP48E2_X5Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.803     7.375 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.375    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.225     7.600 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     7.619    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/PCIN[47]
    DSP48E2_X5Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.766     8.385 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.385    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK fall edge)    4.000     4.000 f  
    W25                                               0.000     4.000 f  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     4.058 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     4.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.571 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.617     7.188    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/CLK
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
                         clock pessimism              0.691     7.879    
                         clock uncertainty           -0.073     7.806    
    DSP48E2_X5Y49        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                     -0.104     7.702    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[18]
                            (falling edge-triggered cell DSP_OUTPUT clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_CLK fall@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 3.667ns (86.711%)  route 0.562ns (13.289%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 7.188 - 4.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 1.316ns, distribution 1.682ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.212ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.998     4.156    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_clock_1x
    SLICE_X35Y116        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.137     4.293 f  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_no_fifo.gen_delay[3].po_adc_data_reg[7][15]_replica/Q
                         net (fo=30, routed)          0.543     4.836    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/A[20]
    DSP48E2_X5Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.396     5.232 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.232    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X5Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.182     5.414 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.414    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X5Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.994     6.408 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     6.408    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_MULTIPLIER.U<39>
    DSP48E2_X5Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.164     6.572 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     6.572    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_M_DATA.U_DATA<39>
    DSP48E2_X5Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.803     7.375 f  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.375    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.225     7.600 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG0__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     7.619    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/PCIN[47]
    DSP48E2_X5Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.766     8.385 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     8.385    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_ALU.ALU_OUT<18>
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK fall edge)    4.000     4.000 f  
    W25                                               0.000     4.000 f  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     4.058 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     4.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.571 f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.617     7.188    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/CLK
    DSP48E2_X5Y49        DSP_OUTPUT                                   r  ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
                         clock pessimism              0.691     7.879    
                         clock uncertainty           -0.073     7.806    
    DSP48E2_X5Y49        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                     -0.104     7.702    ins_payload/ins_app_top/blk_mimo.ins_mimo/ins_iq2/ARG__1/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 -0.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[188]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[3].ins_single_fifo36e2/DIN[36]
                            (rising edge-triggered cell FIFO36E2 clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Net Delay (Source):      1.168ns (routing 0.559ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.618ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.168     1.370    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/po_clock_1x
    SLICE_X25Y120        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[188]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.418 r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[188]/Q
                         net (fo=1, routed)           0.172     1.590    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/l_data[0]_15[172]
    RAMB36_X2Y24         FIFO36E2                                     r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[3].ins_single_fifo36e2/DIN[36]
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.446     2.122    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/po_clock_1x
    RAMB36_X2Y24         FIFO36E2                                     r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[3].ins_single_fifo36e2/WRCLK
                         clock pessimism             -0.592     1.530    
    RAMB36_X2Y24         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[36])
                                                      0.029     1.559    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[3].ins_single_fifo36e2
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_strobe_divider/gen_trg[0].cnt_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_strobe_divider/gen_trg[0].cnt_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.140ns (67.633%)  route 0.067ns (32.367%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Net Delay (Source):      1.159ns (routing 0.559ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.618ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.159     1.361    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_strobe_divider/po_clock_1x
    SLICE_X40Y119        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_strobe_divider/gen_trg[0].cnt_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.410 r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_strobe_divider/gen_trg[0].cnt_reg[0][13]/Q
                         net (fo=2, routed)           0.057     1.467    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_strobe_divider/addrmap_i[STROBE_CNT][0][data][data][13]
    SLICE_X40Y119        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.057     1.524 r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_strobe_divider/gen_trg[0].cnt_reg[0][8]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.524    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_strobe_divider/gen_trg[0].cnt_reg[0][8]_i_1_n_0
    SLICE_X40Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.034     1.558 r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_strobe_divider/gen_trg[0].cnt_reg[0][16]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.568    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_strobe_divider/gen_trg[0].cnt_reg[0][16]_i_1_n_15
    SLICE_X40Y120        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_strobe_divider/gen_trg[0].cnt_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.338     2.014    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_strobe_divider/po_clock_1x
    SLICE_X40Y120        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_strobe_divider/gen_trg[0].cnt_reg[0][16]/C
                         clock pessimism             -0.533     1.481    
    SLICE_X40Y120        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.537    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_strobe_divider/gen_trg[0].cnt_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[151]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[3].ins_single_fifo36e2/DINP[7]
                            (rising edge-triggered cell FIFO36E2 clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Net Delay (Source):      1.196ns (routing 0.559ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.618ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.196     1.398    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/po_clock_1x
    SLICE_X23Y122        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y122        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.447 r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[151]/Q
                         net (fo=1, routed)           0.143     1.590    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/l_data[0]_15[135]
    RAMB36_X2Y24         FIFO36E2                                     r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[3].ins_single_fifo36e2/DINP[7]
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.446     2.122    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/po_clock_1x
    RAMB36_X2Y24         FIFO36E2                                     r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[3].ins_single_fifo36e2/WRCLK
                         clock pessimism             -0.593     1.529    
    RAMB36_X2Y24         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DINP[7])
                                                      0.029     1.558    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[3].ins_single_fifo36e2
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_mux/o_data_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.122ns (27.051%)  route 0.329ns (72.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.195ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Net Delay (Source):      2.643ns (routing 1.212ns, distribution 1.431ns)
  Clock Net Delay (Destination): 3.037ns (routing 1.316ns, distribution 1.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     0.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     3.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     0.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     0.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     0.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.643     3.214    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_mux/po_clock_1x
    SLICE_X33Y119        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_mux/o_data_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.122     3.336 r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_mux/o_data_reg[3][5]/Q
                         net (fo=1, routed)           0.329     3.665    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/D[85]
    SLICE_X33Y124        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.037     4.195    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/po_clock_1x
    SLICE_X33Y124        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[101]/C
                         clock pessimism             -0.691     3.504    
    SLICE_X33Y124        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.129     3.633    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[101]
  -------------------------------------------------------------------
                         required time                         -3.633    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_mux/o_data_reg[6][31]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[223]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.049ns (32.450%)  route 0.102ns (67.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Net Delay (Source):      1.161ns (routing 0.559ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.618ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.161     1.363    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_mux/po_clock_1x
    SLICE_X25Y125        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_mux/o_data_reg[6][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y125        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.412 r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_mux/o_data_reg[6][31]/Q
                         net (fo=1, routed)           0.102     1.514    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/D[207]
    SLICE_X27Y125        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[223]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.337     2.013    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/po_clock_1x
    SLICE_X27Y125        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[223]/C
                         clock pessimism             -0.588     1.425    
    SLICE_X27Y125        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.481    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[223]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_mux/o_data_reg[6][27]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.048ns (31.788%)  route 0.103ns (68.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Net Delay (Source):      1.161ns (routing 0.559ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.618ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.161     1.363    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_mux/po_clock_1x
    SLICE_X25Y125        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_mux/o_data_reg[6][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.411 r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_mux/o_data_reg[6][27]/Q
                         net (fo=1, routed)           0.103     1.514    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/D[203]
    SLICE_X27Y125        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.337     2.013    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/po_clock_1x
    SLICE_X27Y125        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[219]/C
                         clock pessimism             -0.588     1.425    
    SLICE_X27Y125        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.480    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[219]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_daq.inst_daq_top/gen_reg[0].samples_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_MAIN_FSM_0.sample_length_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Net Delay (Source):      1.144ns (routing 0.559ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.618ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.144     1.346    ins_payload/ins_app_top/blk_daq.inst_daq_top/po_clock_1x
    SLICE_X39Y122        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/gen_reg[0].samples_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.395 r  ins_payload/ins_app_top/blk_daq.inst_daq_top/gen_reg[0].samples_reg[0][24]/Q
                         net (fo=2, routed)           0.096     1.491    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/Q[24]
    SLICE_X39Y124        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_MAIN_FSM_0.sample_length_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.341     2.017    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/po_clock_1x
    SLICE_X39Y124        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_MAIN_FSM_0.sample_length_reg[24]/C
                         clock pessimism             -0.617     1.400    
    SLICE_X39Y124        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.456    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_MAIN_FSM_0.sample_length_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_timing.ins_timing/ins_timing_desyrdl/blk_DELAY_VALUE.gen_m[2].inst_DELAY_VALUE/data_storage.l_field_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[2].ins_trigger_delay/GEN_TRG_DLY[0].l_delay_val_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.048ns (27.119%)  route 0.129ns (72.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Net Delay (Source):      1.132ns (routing 0.559ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.618ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.132     1.334    ins_payload/ins_app_top/blk_timing.ins_timing/ins_timing_desyrdl/blk_DELAY_VALUE.gen_m[2].inst_DELAY_VALUE/po_clock_1x
    SLICE_X42Y130        FDRE                                         r  ins_payload/ins_app_top/blk_timing.ins_timing/ins_timing_desyrdl/blk_DELAY_VALUE.gen_m[2].inst_DELAY_VALUE/data_storage.l_field_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y130        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.382 r  ins_payload/ins_app_top/blk_timing.ins_timing/ins_timing_desyrdl/blk_DELAY_VALUE.gen_m[2].inst_DELAY_VALUE/data_storage.l_field_reg_reg[11]/Q
                         net (fo=3, routed)           0.129     1.511    ins_payload/ins_app_top/blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[2].ins_trigger_delay/D[11]
    SLICE_X43Y130        FDRE                                         r  ins_payload/ins_app_top/blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[2].ins_trigger_delay/GEN_TRG_DLY[0].l_delay_val_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.332     2.008    ins_payload/ins_app_top/blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[2].ins_trigger_delay/po_clock_1x
    SLICE_X43Y130        FDRE                                         r  ins_payload/ins_app_top/blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[2].ins_trigger_delay/GEN_TRG_DLY[0].l_delay_val_q_reg[11]/C
                         clock pessimism             -0.589     1.419    
    SLICE_X43Y130        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.475    ins_payload/ins_app_top/blk_timing.ins_timing/blk_trigger_generation.gen_trg_channels[2].ins_trigger_delay/GEN_TRG_DLY[0].l_delay_val_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[1].ins_single_fifo36e2/DIN[13]
                            (rising edge-triggered cell FIFO36E2 clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.048ns (29.268%)  route 0.116ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Net Delay (Source):      1.144ns (routing 0.559ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.618ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.144     1.346    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/po_clock_1x
    SLICE_X34Y124        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.394 r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[21]/Q
                         net (fo=1, routed)           0.116     1.510    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/l_data[0]_15[5]
    RAMB36_X4Y25         FIFO36E2                                     r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[1].ins_single_fifo36e2/DIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.387     2.063    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/po_clock_1x
    RAMB36_X4Y25         FIFO36E2                                     r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[1].ins_single_fifo36e2/WRCLK
                         clock pessimism             -0.618     1.445    
    RAMB36_X4Y25         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[13])
                                                      0.029     1.474    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[1].ins_single_fifo36e2
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[2].ins_single_fifo36e2/DIN[30]
                            (rising edge-triggered cell FIFO36E2 clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             APP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.048ns (23.762%)  route 0.154ns (76.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Net Delay (Source):      1.150ns (routing 0.559ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.618ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.150     1.352    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/po_clock_1x
    SLICE_X27Y130        FDRE                                         r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y130        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.400 r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_burst_generator/GEN_EQUALBAND_TRANSMISSION.data_reg[110]/Q
                         net (fo=1, routed)           0.154     1.554    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/l_data[0]_15[94]
    RAMB36_X3Y26         FIFO36E2                                     r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[2].ins_single_fifo36e2/DIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.401     2.077    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/po_clock_1x
    RAMB36_X3Y26         FIFO36E2                                     r  ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[2].ins_single_fifo36e2/WRCLK
                         clock pessimism             -0.588     1.489    
    RAMB36_X3Y26         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[30])
                                                      0.029     1.518    ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[2].ins_single_fifo36e2
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         APP_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a              2.174         8.000       5.826      RAMB18_X3Y46           ins_payload/ins_app_top/blk_dac.ins_dpm_dac_i/ram_data_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a              2.174         8.000       5.826      RAMB18_X3Y47           ins_payload/ins_app_top/blk_dac.ins_dpm_dac_q/ram_data_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a              2.174         8.000       5.826      RAMB18_X3Y48           ins_payload/ins_app_top/blk_mimo.ins_dpm_ffd_i/ram_data_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a              2.174         8.000       5.826      RAMB18_X3Y49           ins_payload/ins_app_top/blk_mimo.ins_dpm_ffd_q/ram_data_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a              1.905         8.000       6.095      RAMB18_X3Y46           ins_payload/ins_app_top/blk_dac.ins_dpm_dac_i/ram_data_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a              1.905         8.000       6.095      RAMB18_X3Y47           ins_payload/ins_app_top/blk_dac.ins_dpm_dac_q/ram_data_reg_bram_0/CLKBWRCLK
Min Period        n/a     FIFO18E2/WRCLK      n/a              1.905         8.000       6.095      RAMB18_X3Y64           ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_aw_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo18[1].ins_single_fifo18e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a              1.905         8.000       6.095      RAMB36_X4Y25           ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[1].ins_single_fifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a              1.905         8.000       6.095      RAMB36_X3Y26           ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[2].ins_single_fifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a              1.905         8.000       6.095      RAMB36_X2Y24           ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_w_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo36[3].ins_single_fifo36e2/WRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a              1.086         4.000       2.914      RAMB18_X3Y46           ins_payload/ins_app_top/blk_dac.ins_dpm_dac_i/ram_data_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a              1.086         4.000       2.914      RAMB18_X3Y48           ins_payload/ins_app_top/blk_mimo.ins_dpm_ffd_i/ram_data_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a              1.086         4.000       2.914      RAMB18_X3Y49           ins_payload/ins_app_top/blk_mimo.ins_dpm_ffd_q/ram_data_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a              1.086         4.000       2.914      RAMB18_X3Y47           ins_payload/ins_app_top/blk_dac.ins_dpm_dac_q/ram_data_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a              1.086         4.000       2.914      RAMB18_X3Y49           ins_payload/ins_app_top/blk_mimo.ins_dpm_ffd_q/ram_data_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a              1.086         4.000       2.914      RAMB18_X3Y47           ins_payload/ins_app_top/blk_dac.ins_dpm_dac_q/ram_data_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a              1.086         4.000       2.914      RAMB18_X3Y48           ins_payload/ins_app_top/blk_mimo.ins_dpm_ffd_i/ram_data_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a              1.086         4.000       2.914      RAMB18_X3Y46           ins_payload/ins_app_top/blk_dac.ins_dpm_dac_i/ram_data_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    FIFO18E2/WRCLK      n/a              0.952         4.000       3.048      RAMB18_X3Y64           ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_aw_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo18[1].ins_single_fifo18e2/WRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a              0.952         4.000       3.048      RAMB18_X3Y48           ins_payload/ins_app_top/blk_mimo.ins_dpm_ffd_i/ram_data_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a              1.086         4.000       2.914      RAMB18_X3Y46           ins_payload/ins_app_top/blk_dac.ins_dpm_dac_i/ram_data_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a              1.086         4.000       2.914      RAMB18_X3Y46           ins_payload/ins_app_top/blk_dac.ins_dpm_dac_i/ram_data_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a              1.086         4.000       2.914      RAMB18_X3Y47           ins_payload/ins_app_top/blk_dac.ins_dpm_dac_q/ram_data_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a              1.086         4.000       2.914      RAMB18_X3Y48           ins_payload/ins_app_top/blk_mimo.ins_dpm_ffd_i/ram_data_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a              1.086         4.000       2.914      RAMB18_X3Y49           ins_payload/ins_app_top/blk_mimo.ins_dpm_ffd_q/ram_data_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a              1.086         4.000       2.914      RAMB18_X3Y47           ins_payload/ins_app_top/blk_dac.ins_dpm_dac_q/ram_data_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a              1.086         4.000       2.914      RAMB18_X3Y48           ins_payload/ins_app_top/blk_mimo.ins_dpm_ffd_i/ram_data_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a              1.086         4.000       2.914      RAMB18_X3Y49           ins_payload/ins_app_top/blk_mimo.ins_dpm_ffd_q/ram_data_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a              0.952         4.000       3.048      RAMB18_X3Y47           ins_payload/ins_app_top/blk_dac.ins_dpm_dac_q/ram_data_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    FIFO18E2/WRCLK      n/a              0.952         4.000       3.048      RAMB18_X3Y64           ins_payload/ins_app_top/blk_daq.inst_daq_top/BLK_DAQ_TO_AXI.GEN_DAQ_MUX_BURST[0].ins_daq_to_axi/ins_aw_fifo/gen_fifo_ultrascale.ins_fifo_ultrascale/gen_depth[1].gen_width_fifo18[1].ins_single_fifo18e2/WRCLK
Max Skew          Slow    ISERDESE3/CLK       ISERDESE3/CLK_B  3.710         0.090       3.620      BITSLICE_RX_TX_X1Y71   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_ddr[0].gen_lane[0].ins_iddr/CLK
Max Skew          Slow    ISERDESE3/CLK       ISERDESE3/CLK_B  3.710         0.090       3.620      BITSLICE_RX_TX_X1Y97   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_ddr[1].gen_lane[7].ins_iddr/CLK
Max Skew          Slow    ISERDESE3/CLK       ISERDESE3/CLK_B  3.710         0.090       3.620      BITSLICE_RX_TX_X1Y201  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_ddr[2].gen_lane[0].ins_iddr/CLK
Max Skew          Slow    ISERDESE3/CLK       ISERDESE3/CLK_B  3.710         0.090       3.620      BITSLICE_RX_TX_X1Y175  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_ddr[2].gen_lane[13].ins_iddr/CLK
Max Skew          Slow    ISERDESE3/CLK       ISERDESE3/CLK_B  3.710         0.090       3.620      BITSLICE_RX_TX_X1Y253  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_ddr[3].gen_lane[4].ins_iddr/CLK
Max Skew          Slow    ISERDESE3/CLK       ISERDESE3/CLK_B  3.710         0.090       3.620      BITSLICE_RX_TX_X1Y227  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_ddr[3].gen_lane[9].ins_iddr/CLK
Max Skew          Slow    ISERDESE3/CLK       ISERDESE3/CLK_B  3.710         0.090       3.620      BITSLICE_RX_TX_X1Y149  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_ddr[4].gen_lane[10].ins_iddr/CLK
Max Skew          Slow    ISERDESE3/CLK       ISERDESE3/CLK_B  3.710         0.090       3.620      BITSLICE_RX_TX_X1Y123  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_ddr[4].gen_lane[3].ins_iddr/CLK
Max Skew          Slow    ISERDESE3/CLK       ISERDESE3/CLK_B  3.710         0.081       3.629      BITSLICE_RX_TX_X1Y86   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_ddr[0].gen_lane[10].ins_iddr/CLK
Max Skew          Slow    ISERDESE3/CLK       ISERDESE3/CLK_B  3.710         0.081       3.629      BITSLICE_RX_TX_X0Y190  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_ddr[0].gen_lane[14].ins_iddr/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.587         8.000       6.413      BUFGCE_X0Y87     ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkfb_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.250         8.000       6.750      MMCME3_ADV_X0Y3  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.250         8.000       6.750      MMCME3_ADV_X0Y3  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PCIE_REF_CLK
  To Clock:  PCIE_REF_CLK

Setup :            0  Failing Endpoints,  Worst Slack        8.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.392ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.561ns (37.251%)  route 0.945ns (62.749%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.072ns (routing 0.114ns, distribution 0.958ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.097ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.072     1.943    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y205       FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y205       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.139     2.082 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[3]/Q
                         net (fo=2, routed)           0.642     2.724    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/txsync_done_r[2]
    SLICE_X99Y213        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.238     2.962 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/FSM_onehot_fsm[4]_i_3/O
                         net (fo=1, routed)           0.245     3.207    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[2].sync_cell_i/fsm22_out
    SLICE_X100Y213       LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.184     3.391 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[2].sync_cell_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.058     3.449    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone_n_0
    SLICE_X100Y213       FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.911    11.524    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y213       FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism              0.287    11.810    
                         clock uncertainty           -0.035    11.775    
    SLICE_X100Y213       FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.066    11.841    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                  8.392    

Slack (MET) :             8.422ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.677ns (45.436%)  route 0.813ns (54.564%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 11.529 - 10.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.062ns (routing 0.114ns, distribution 0.948ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.097ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.062     1.933    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y209       FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y209       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.139     2.072 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.380     2.452    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync[3]
    SLICE_X99Y212        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.598 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/fsm[1]_i_5/O
                         net (fo=1, routed)           0.311     2.909    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y212        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.223     3.132 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/fsm[1]_i_4/O
                         net (fo=2, routed)           0.074     3.206    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/fsm25_out
    SLICE_X99Y212        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.169     3.375 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/FSM_onehot_fsm[1]_i_1/O
                         net (fo=1, routed)           0.048     3.423    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood_n_0
    SLICE_X99Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.916    11.529    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.287    11.815    
                         clock uncertainty           -0.035    11.780    
    SLICE_X99Y212        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.065    11.845    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         11.845    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                  8.422    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.655ns (45.048%)  route 0.799ns (54.952%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 11.529 - 10.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.062ns (routing 0.114ns, distribution 0.948ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.097ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.062     1.933    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]_1
    SLICE_X100Y209       FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y209       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.139     2.072 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.380     2.452    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync[3]
    SLICE_X99Y212        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.598 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/fsm[1]_i_5/O
                         net (fo=1, routed)           0.311     2.909    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y212        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.223     3.132 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/fsm[1]_i_4/O
                         net (fo=2, routed)           0.074     3.206    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/fsm25_out
    SLICE_X99Y212        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/FSM_onehot_fsm[0]_i_1__3/O
                         net (fo=1, routed)           0.034     3.387    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood_n_1
    SLICE_X99Y212        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.916    11.529    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y212        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.287    11.815    
                         clock uncertainty           -0.035    11.780    
    SLICE_X99Y212        FDPE (Setup_GFF_SLICEL_C_D)
                                                      0.064    11.844    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         11.844    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.548ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.610ns (44.623%)  route 0.757ns (55.377%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.055ns (routing 0.114ns, distribution 0.941ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.097ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.055     1.926    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y206       FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y206       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.139     2.065 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.435     2.500    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/FSM_onehot_fsm[4]_i_2[2]
    SLICE_X100Y215       LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.055     2.555 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/FSM_onehot_fsm[4]_i_4/O
                         net (fo=1, routed)           0.186     2.741    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[2].sync_cell_i/resetdone_a0__2
    SLICE_X100Y213       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.225     2.966 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[2].sync_cell_i/FSM_onehot_fsm[4]_i_2/O
                         net (fo=2, routed)           0.089     3.055    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/resetdone_a__0
    SLICE_X100Y213       LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.191     3.246 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm[3]_i_1/O
                         net (fo=1, routed)           0.047     3.293    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone_n_1
    SLICE_X100Y213       FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.911    11.524    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y213       FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism              0.287    11.810    
                         clock uncertainty           -0.035    11.775    
    SLICE_X100Y213       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.066    11.841    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                  8.548    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.609ns (47.615%)  route 0.670ns (52.385%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.062ns (routing 0.114ns, distribution 0.948ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.097ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.062     1.933    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y211        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     2.072 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=7, routed)           0.457     2.529    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X99Y212        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.235     2.764 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_2/O
                         net (fo=1, routed)           0.176     2.940    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_2_n_0
    SLICE_X99Y211        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.235     3.175 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_1/O
                         net (fo=1, routed)           0.037     3.212    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[5]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.908    11.521    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.367    11.888    
                         clock uncertainty           -0.035    11.853    
    SLICE_X99Y211        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.063    11.916    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.916    
                         arrival time                          -3.212    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.749ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.556ns (44.984%)  route 0.680ns (55.016%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.062ns (routing 0.114ns, distribution 0.948ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.097ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.062     1.933    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y211        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     2.072 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=7, routed)           0.458     2.530    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X99Y212        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.235     2.765 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.164     2.929    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X99Y211        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.182     3.111 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.058     3.169    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.908    11.521    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.367    11.888    
                         clock uncertainty           -0.035    11.853    
    SLICE_X99Y211        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.066    11.919    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         11.919    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  8.749    

Slack (MET) :             8.767ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.540ns (47.745%)  route 0.591ns (52.255%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.069ns (routing 0.114ns, distribution 0.955ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.097ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.069     1.940    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y205       FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y205       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.139     2.079 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=2, routed)           0.470     2.549    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/txsync_done_r[1]
    SLICE_X99Y213        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.235     2.784 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_2/O
                         net (fo=2, routed)           0.088     2.872    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/txsync_done_a__2
    SLICE_X99Y213        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.166     3.038 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_1/O
                         net (fo=1, routed)           0.033     3.071    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done_n_2
    SLICE_X99Y213        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.912    11.525    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y213        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism              0.287    11.811    
                         clock uncertainty           -0.035    11.776    
    SLICE_X99Y213        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.062    11.838    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  8.767    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.543ns (44.950%)  route 0.665ns (55.050%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.062ns (routing 0.114ns, distribution 0.948ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.097ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.062     1.933    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y211        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     2.072 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=7, routed)           0.458     2.530    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X99Y212        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.235     2.765 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.161     2.926    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X99Y211        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.169     3.095 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[6]_i_1/O
                         net (fo=1, routed)           0.046     3.141    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[6]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.908    11.521    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.367    11.888    
                         clock uncertainty           -0.035    11.853    
    SLICE_X99Y211        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.066    11.919    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.919    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.791ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.520ns (46.931%)  route 0.588ns (53.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.069ns (routing 0.114ns, distribution 0.955ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.097ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.069     1.940    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y205       FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y205       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.139     2.079 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=2, routed)           0.470     2.549    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/txsync_done_r[1]
    SLICE_X99Y213        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.235     2.784 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_2/O
                         net (fo=2, routed)           0.081     2.865    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/txsync_done_a__2
    SLICE_X99Y213        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.011 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[5]_i_1/O
                         net (fo=1, routed)           0.037     3.048    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done_n_3
    SLICE_X99Y213        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.912    11.525    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y213        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism              0.287    11.811    
                         clock uncertainty           -0.035    11.776    
    SLICE_X99Y213        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.063    11.839    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         11.839    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  8.791    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.521ns (44.303%)  route 0.655ns (55.697%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.062ns (routing 0.114ns, distribution 0.948ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.097ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.062     1.933    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y211        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     2.072 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=7, routed)           0.458     2.530    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X99Y212        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.235     2.765 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.164     2.929    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X99Y211        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.147     3.076 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.033     3.109    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.908    11.521    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.367    11.888    
                         clock uncertainty           -0.035    11.853    
    SLICE_X99Y211        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.062    11.915    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         11.915    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  8.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.064ns (40.000%)  route 0.096ns (60.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.075ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y213       FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y213       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.743 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/Q
                         net (fo=4, routed)           0.080     0.823    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm_reg[5][0]
    SLICE_X99Y213        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     0.838 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[5]_i_1/O
                         net (fo=1, routed)           0.016     0.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done_n_3
    SLICE_X99Y213        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.492     0.910    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y213        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism             -0.158     0.753    
    SLICE_X99Y213        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.809    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.048ns (23.415%)  route 0.157ns (76.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.075ns, distribution 0.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y211       FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y211       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     0.742 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_reg/Q
                         net (fo=1, routed)           0.157     0.899    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy
    SLICE_X100Y211       SRL16E                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.502     0.920    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y211       SRL16E                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/CLK
                         clock pessimism             -0.187     0.733    
    SLICE_X100Y211       SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     0.853    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.048ns (22.430%)  route 0.166ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.075ns, distribution 0.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y211       FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y211       FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.742 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=2, routed)           0.166     0.908    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/qpllreset
    SLICE_X100Y211       SRL16E                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.502     0.920    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y211       SRL16E                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/CLK
                         clock pessimism             -0.187     0.733    
    SLICE_X100Y211       SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120     0.853    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/D
                            (rising edge-triggered cell FDPE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.075ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y211       FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y211       FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.742 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=2, routed)           0.040     0.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/qpllreset
    SLICE_X100Y211       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     0.798 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_i_1/O
                         net (fo=1, routed)           0.016     0.814    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_i_1_n_0
    SLICE_X100Y211       FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.496     0.914    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y211       FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.217     0.698    
    SLICE_X100Y211       FDPE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.754    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.063ns (51.639%)  route 0.059ns (48.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.075ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y212        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.742 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/Q
                         net (fo=4, routed)           0.043     0.785    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[4]
    SLICE_X99Y212        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.800 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.016     0.816    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[4]
    SLICE_X99Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.496     0.914    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism             -0.217     0.698    
    SLICE_X99Y212        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.754    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg/C
                            (rising edge-triggered cell FDPE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg/D
                            (rising edge-triggered cell FDPE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.078ns (60.937%)  route 0.050ns (39.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.075ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y211       FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y211       FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.742 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg/Q
                         net (fo=2, routed)           0.036     0.778    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset
    SLICE_X100Y211       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.030     0.808 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_i_1/O
                         net (fo=1, routed)           0.014     0.822    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_i_1_n_0
    SLICE_X100Y211       FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.496     0.914    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y211       FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism             -0.217     0.698    
    SLICE_X100Y211       FDPE (Hold_GFF_SLICEM_C_D)
                                                      0.056     0.754    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.078ns (60.465%)  route 0.051ns (39.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.075ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y212        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y212        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.742 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/Q
                         net (fo=11, routed)          0.037     0.779    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/Q[0]
    SLICE_X99Y212        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.030     0.809 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/FSM_onehot_fsm[0]_i_1__3/O
                         net (fo=1, routed)           0.014     0.823    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood_n_1
    SLICE_X99Y212        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.496     0.914    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y212        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism             -0.217     0.698    
    SLICE_X99Y212        FDPE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.754    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.078ns (59.091%)  route 0.054ns (40.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      0.409ns (routing 0.059ns, distribution 0.350ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.075ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.409     0.693    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y213        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y213        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.741 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/Q
                         net (fo=3, routed)           0.039     0.780    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm_reg[6][1]
    SLICE_X99Y213        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.030     0.810 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_1/O
                         net (fo=1, routed)           0.015     0.825    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done_n_2
    SLICE_X99Y213        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.492     0.910    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y213        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism             -0.213     0.698    
    SLICE_X99Y213        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.754    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      0.406ns (routing 0.059ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.406     0.690    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y211        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.739 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/Q
                         net (fo=5, routed)           0.036     0.775    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[3]
    SLICE_X99Y211        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.038     0.813 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[3]_i_1/O
                         net (fo=1, routed)           0.011     0.824    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[3]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.489     0.907    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism             -0.213     0.695    
    SLICE_X99Y211        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     0.751    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_REF_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.078ns (58.209%)  route 0.056ns (41.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      0.406ns (routing 0.059ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.406     0.690    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y211        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.738 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/Q
                         net (fo=4, routed)           0.041     0.779    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[6]
    SLICE_X99Y211        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.030     0.809 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.015     0.824    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.489     0.907    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism             -0.213     0.695    
    SLICE_X99Y211        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.751    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PCIE_REF_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pi_pcie_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y14  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y15  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.587         10.000      8.413      BUFG_GT_X0Y75        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/I
Min Period        n/a     SRL16E/CLK            n/a            1.356         10.000      8.644      SLICE_X100Y211       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.356         10.000      8.644      SLICE_X100Y211       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.356         10.000      8.644      SLICE_X100Y211       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.356         10.000      8.644      SLICE_X100Y211       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/CLK
Min Period        n/a     FDPE/C                n/a            0.550         10.000      9.450      SLICE_X99Y212        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y14  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y15  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y15  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y14  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.678         5.000       4.322      SLICE_X100Y211       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.678         5.000       4.322      SLICE_X100Y211       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y14  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y15  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y14  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y15  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.678         5.000       4.322      SLICE_X100Y211       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.678         5.000       4.322      SLICE_X100Y211       ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        1.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/adapt_done_reg/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.139ns (5.229%)  route 2.519ns (94.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 6.849 - 4.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.851ns (routing 0.980ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.451ns (routing 0.894ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.851     3.326    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y198        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y198        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.465 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=205, routed)         2.519     5.984    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/lffs_sel_reg_1
    SLICE_X87Y214        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/adapt_done_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.451     6.849    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y214        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/adapt_done_reg/C
                         clock pessimism              0.284     7.133    
                         clock uncertainty           -0.035     7.098    
    SLICE_X87Y214        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.096     7.002    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/adapt_done_reg
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/done_reg/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.139ns (5.229%)  route 2.519ns (94.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 6.849 - 4.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.851ns (routing 0.980ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.451ns (routing 0.894ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.851     3.326    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y198        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y198        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.465 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=205, routed)         2.519     5.984    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/lffs_sel_reg_1
    SLICE_X87Y214        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/done_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.451     6.849    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y214        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/done_reg/C
                         clock pessimism              0.284     7.133    
                         clock uncertainty           -0.035     7.098    
    SLICE_X87Y214        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.096     7.002    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/done_reg
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.139ns (5.464%)  route 2.405ns (94.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 6.855 - 4.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.851ns (routing 0.980ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.457ns (routing 0.894ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.851     3.326    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y198        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y198        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.465 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=205, routed)         2.405     5.870    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/lffs_sel_reg_1
    SLICE_X87Y213        FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[0]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.457     6.855    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y213        FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.284     7.139    
                         clock uncertainty           -0.035     7.104    
    SLICE_X87Y213        FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.096     7.008    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          7.008    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.139ns (5.464%)  route 2.405ns (94.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 6.855 - 4.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.851ns (routing 0.980ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.457ns (routing 0.894ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.851     3.326    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y198        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y198        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.465 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=205, routed)         2.405     5.870    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/lffs_sel_reg_1
    SLICE_X87Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.457     6.855    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism              0.284     7.139    
                         clock uncertainty           -0.035     7.104    
    SLICE_X87Y213        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.096     7.008    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          7.008    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.139ns (5.464%)  route 2.405ns (94.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 6.855 - 4.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.851ns (routing 0.980ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.457ns (routing 0.894ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.851     3.326    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y198        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y198        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.465 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=205, routed)         2.405     5.870    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/lffs_sel_reg_1
    SLICE_X87Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.457     6.855    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism              0.284     7.139    
                         clock uncertainty           -0.035     7.104    
    SLICE_X87Y213        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.096     7.008    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          7.008    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/txcoeff_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.139ns (5.464%)  route 2.405ns (94.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 6.855 - 4.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.851ns (routing 0.980ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.457ns (routing 0.894ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.851     3.326    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y198        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y198        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.465 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=205, routed)         2.405     5.870    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/lffs_sel_reg_1
    SLICE_X87Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/txcoeff_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.457     6.855    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/txcoeff_cnt_reg[0]/C
                         clock pessimism              0.284     7.139    
                         clock uncertainty           -0.035     7.104    
    SLICE_X87Y213        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.096     7.008    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/txcoeff_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.008    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/txcoeff_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.139ns (5.464%)  route 2.405ns (94.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 6.855 - 4.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.851ns (routing 0.980ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.457ns (routing 0.894ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.851     3.326    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y198        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y198        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.465 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=205, routed)         2.405     5.870    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/lffs_sel_reg_1
    SLICE_X87Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/txcoeff_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.457     6.855    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/txcoeff_cnt_reg[1]/C
                         clock pessimism              0.284     7.139    
                         clock uncertainty           -0.035     7.104    
    SLICE_X87Y213        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.093     7.011    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/txcoeff_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.011    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.139ns (5.488%)  route 2.394ns (94.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 6.853 - 4.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.851ns (routing 0.980ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.455ns (routing 0.894ns, distribution 1.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.851     3.326    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y198        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y198        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.465 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=205, routed)         2.394     5.859    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/lffs_sel_reg_1
    SLICE_X87Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.455     6.853    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.284     7.137    
                         clock uncertainty           -0.035     7.102    
    SLICE_X87Y213        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.095     7.007    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                          -5.859    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.139ns (5.488%)  route 2.394ns (94.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 6.853 - 4.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.851ns (routing 0.980ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.455ns (routing 0.894ns, distribution 1.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.851     3.326    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y198        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y198        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.465 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=205, routed)         2.394     5.859    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/lffs_sel_reg_1
    SLICE_X87Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.455     6.853    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism              0.284     7.137    
                         clock uncertainty           -0.035     7.102    
    SLICE_X87Y213        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.095     7.007    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                          -5.859    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/adapt_2nd_reg/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.139ns (5.488%)  route 2.394ns (94.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 6.853 - 4.000 ) 
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.851ns (routing 0.980ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.455ns (routing 0.894ns, distribution 1.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.851     3.326    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y198        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y198        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.465 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=205, routed)         2.394     5.859    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/lffs_sel_reg_1
    SLICE_X87Y213        FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/adapt_2nd_reg/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.455     6.853    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y213        FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/adapt_2nd_reg/C
                         clock pessimism              0.284     7.137    
                         clock uncertainty           -0.035     7.102    
    SLICE_X87Y213        FDSE (Setup_HFF_SLICEL_C_S)
                                                     -0.095     7.007    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/adapt_2nd_reg
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                          -5.859    
  -------------------------------------------------------------------
                         slack                                  1.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[25]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.048ns (22.326%)  route 0.167ns (77.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.148ns (routing 0.457ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.516ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.148     1.266    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X98Y186        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y186        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.314 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[25]/Q
                         net (fo=1, routed)           0.167     1.481    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[25]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[25]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.280     1.445    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.174     1.271    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[25])
                                                      0.180     1.451    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[14]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.140ns (routing 0.457ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.516ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.140     1.258    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X99Y215        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y215        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.306 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[14]/Q
                         net (fo=1, routed)           0.133     1.439    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[270]
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.268     1.433    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.174     1.259    
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[14])
                                                      0.150     1.409    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[21]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.048ns (22.535%)  route 0.165ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.139ns (routing 0.457ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.516ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.139     1.257    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X98Y201        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.305 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/Q
                         net (fo=1, routed)           0.165     1.470    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[149]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.269     1.434    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.174     1.260    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[21])
                                                      0.180     1.440    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[30]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.138ns (routing 0.457ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.516ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.138     1.256    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X97Y216        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y216        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.305 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[30]/Q
                         net (fo=1, routed)           0.171     1.476    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[286]
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.268     1.433    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.174     1.259    
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[30])
                                                      0.187     1.446    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[9]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.048ns (25.946%)  route 0.137ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.134ns (routing 0.457ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.516ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.134     1.252    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X96Y200        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y200        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.300 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[9]/Q
                         net (fo=1, routed)           0.137     1.437    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[137]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.269     1.434    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.174     1.260    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[9])
                                                      0.147     1.407    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/coeff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/coeff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.078ns (47.273%)  route 0.087ns (52.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.133ns (routing 0.457ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.516ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.133     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/CLK_PCLK
    SLICE_X91Y202        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/coeff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y202        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.299 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/coeff_reg[9]/Q
                         net (fo=4, routed)           0.073     1.372    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/in7__1[3]
    SLICE_X92Y202        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.030     1.402 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/coeff[2]_i_1__0/O
                         net (fo=1, routed)           0.014     1.416    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/coeff[2]_i_1__0_n_0
    SLICE_X92Y202        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/coeff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.338     1.503    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/CLK_PCLK
    SLICE_X92Y202        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/coeff_reg[2]/C
                         clock pessimism             -0.173     1.330    
    SLICE_X92Y202        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.386    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/coeff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[40]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.146ns (38.933%)  route 0.229ns (61.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.136ns (routing 0.457ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.516ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.136     1.254    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y45         RAMB36E2                                     r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.146     1.400 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTBDOUT[4]
                         net (fo=1, routed)           0.229     1.629    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[40]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[40]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.297     1.462    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.175     1.287    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[40])
                                                      0.311     1.598    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/done_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.064ns (41.290%)  route 0.091ns (58.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.122ns (routing 0.457ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.516ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.122     1.240    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/CLK_PCLK
    SLICE_X88Y211        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y211        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.289 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=5, routed)           0.076     1.365    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/Q[4]
    SLICE_X89Y211        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     1.380 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/done_i_1/O
                         net (fo=1, routed)           0.015     1.395    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/done
    SLICE_X89Y211        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.317     1.482    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/CLK_PCLK
    SLICE_X89Y211        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/done_reg/C
                         clock pessimism             -0.174     1.308    
    SLICE_X89Y211        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.364    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/done_reg
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[127]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.135ns (40.541%)  route 0.198ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.140ns (routing 0.457ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.516ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.140     1.258    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y87         RAMB18E2                                     r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y87         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.135     1.393 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/DOUTBDOUT[1]
                         net (fo=1, routed)           0.198     1.591    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[127]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[127]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=33, routed)          1.297     1.462    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.174     1.288    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[127])
                                                      0.272     1.560    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[20]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.148ns (routing 0.457ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.516ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.148     1.266    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X98Y232        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y232        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.315 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/Q
                         net (fo=1, routed)           0.167     1.482    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[404]
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.281     1.446    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.174     1.272    
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[20])
                                                      0.178     1.450    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_1/PIPECLK         n/a                      4.000         4.000       0.000      PCIE_3_1_X0Y1        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      3.200         4.000       0.800      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      3.200         4.000       0.800      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      3.200         4.000       0.800      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      3.200         4.000       0.800      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      3.200         4.000       0.800      GTHE3_CHANNEL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      3.200         4.000       0.800      GTHE3_CHANNEL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      3.200         4.000       0.800      GTHE3_CHANNEL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      3.200         4.000       0.800      GTHE3_CHANNEL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      3.200         4.000       0.800      GTHE3_CHANNEL_X0Y14  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y14  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y14  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.440         2.000       0.560      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    PCIE_3_1/CORECLK         PCIE_3_1/USERCLK         0.374         0.264       0.110      PCIE_3_1_X0Y1        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/CORECLK         PCIE_3_1/PIPECLK         0.374         0.258       0.116      PCIE_3_1_X0Y1        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.374         0.244       0.130      PCIE_3_1_X0Y1        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.374         0.218       0.156      PCIE_3_1_X0Y1        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/CORECLK         PCIE_3_1/USERCLK         0.680         0.458       0.222      PCIE_3_1_X0Y1        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK         PCIE_3_1/PIPECLK         0.680         0.457       0.223      PCIE_3_1_X0Y1        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.680         0.430       0.250      PCIE_3_1_X0Y1        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.680         0.405       0.275      PCIE_3_1_X0Y1        ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.530         0.036       0.494      GTHE3_CHANNEL_X0Y12  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.530         0.036       0.494      GTHE3_CHANNEL_X0Y13  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  axi4_aclk
  To Clock:  axi4_aclk

Setup :            0  Failing Endpoints,  Worst Slack        1.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/s01_nodes/s01_r_node/inst/s_sc_areset_reg/S
                            (rising edge-triggered cell FDSE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 0.306ns (5.506%)  route 5.252ns (94.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.767 - 8.000 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.135ns (routing 0.969ns, distribution 2.166ns)
  Clock Net Delay (Destination): 2.369ns (routing 0.884ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.135     3.610    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y182        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y182        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     3.748 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          4.564     8.312    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/s01_nodes/s01_r_node/inst/s_sc_aresetn
    SLICE_X59Y75         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.168     8.480 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe_inferred_i_1/O
                         net (fo=2, routed)           0.688     9.168    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe
    SLICE_X59Y75         FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/s01_nodes/s01_r_node/inst/s_sc_areset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.369    10.767    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/s01_nodes/s01_r_node/inst/s_sc_aclk
    SLICE_X59Y75         FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/s01_nodes/s01_r_node/inst/s_sc_areset_reg/C
                         clock pessimism              0.162    10.929    
                         clock uncertainty           -0.035    10.894    
    SLICE_X59Y75         FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.096    10.798    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/s01_nodes/s01_r_node/inst/s_sc_areset_reg
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m00_nodes/m00_r_node/inst/s_sc_areset_reg/S
                            (rising edge-triggered cell FDSE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 0.284ns (5.240%)  route 5.136ns (94.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 10.748 - 8.000 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.135ns (routing 0.969ns, distribution 2.166ns)
  Clock Net Delay (Destination): 2.350ns (routing 0.884ns, distribution 1.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.135     3.610    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y182        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y182        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     3.748 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          4.564     8.312    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m00_nodes/m00_r_node/inst/s_sc_aresetn
    SLICE_X59Y75         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     8.458 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe_inferred_i_1/O
                         net (fo=2, routed)           0.572     9.030    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe
    SLICE_X60Y79         FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m00_nodes/m00_r_node/inst/s_sc_areset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.350    10.748    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m00_nodes/m00_r_node/inst/s_sc_aclk
    SLICE_X60Y79         FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m00_nodes/m00_r_node/inst/s_sc_areset_reg/C
                         clock pessimism              0.162    10.910    
                         clock uncertainty           -0.035    10.875    
    SLICE_X60Y79         FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.095    10.780    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m00_nodes/m00_r_node/inst/s_sc_areset_reg
  -------------------------------------------------------------------
                         required time                         10.780    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r_reg/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.284ns (5.255%)  route 5.120ns (94.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.135ns (routing 0.969ns, distribution 2.166ns)
  Clock Net Delay (Destination): 2.352ns (routing 0.884ns, distribution 1.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.135     3.610    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y182        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y182        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     3.748 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          4.564     8.312    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m00_nodes/m00_r_node/inst/s_sc_aresetn
    SLICE_X59Y75         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     8.458 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe_inferred_i_1/O
                         net (fo=2, routed)           0.556     9.014    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/out
    SLICE_X60Y79         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.352    10.750    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X60Y79         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r_reg/C
                         clock pessimism              0.162    10.912    
                         clock uncertainty           -0.035    10.877    
    SLICE_X60Y79         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.063    10.940    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r_reg
  -------------------------------------------------------------------
                         required time                         10.940    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_hdr_poison_reg/R
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 0.139ns (2.505%)  route 5.409ns (97.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.760ns (routing 0.969ns, distribution 1.791ns)
  Clock Net Delay (Destination): 2.363ns (routing 0.884ns, distribution 1.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.760     3.235    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X81Y208        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y208        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     3.374 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4/Q
                         net (fo=240, routed)         5.409     8.783    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rcb64claim_reg[0]_0
    SLICE_X73Y255        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_hdr_poison_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.363    10.761    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X73Y255        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_hdr_poison_reg/C
                         clock pessimism              0.162    10.923    
                         clock uncertainty           -0.035    10.888    
    SLICE_X73Y255        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.096    10.792    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_hdr_poison_reg
  -------------------------------------------------------------------
                         required time                         10.792    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_r_node/inst/s_sc_areset_reg/S
                            (rising edge-triggered cell FDSE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 0.377ns (6.877%)  route 5.105ns (93.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 11.025 - 8.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.077ns (routing 0.969ns, distribution 2.108ns)
  Clock Net Delay (Destination): 2.627ns (routing 0.884ns, distribution 1.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.077     3.552    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X38Y191        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y191        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.139     3.691 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          4.629     8.320    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_r_node/inst/s_sc_aresetn
    SLICE_X47Y101        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.238     8.558 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe_inferred_i_1/O
                         net (fo=2, routed)           0.476     9.034    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe
    SLICE_X47Y99         FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_r_node/inst/s_sc_areset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.627    11.025    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_r_node/inst/s_sc_aclk
    SLICE_X47Y99         FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_r_node/inst/s_sc_areset_reg/C
                         clock pessimism              0.162    11.187    
                         clock uncertainty           -0.035    11.152    
    SLICE_X47Y99         FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.095    11.057    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_r_node/inst/s_sc_areset_reg
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r_reg/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.377ns (6.683%)  route 5.264ns (93.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 11.029 - 8.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.077ns (routing 0.969ns, distribution 2.108ns)
  Clock Net Delay (Destination): 2.631ns (routing 0.884ns, distribution 1.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.077     3.552    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X38Y191        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y191        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.139     3.691 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          4.629     8.320    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_r_node/inst/s_sc_aresetn
    SLICE_X47Y101        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.238     8.558 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe_inferred_i_1/O
                         net (fo=2, routed)           0.635     9.193    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/out
    SLICE_X48Y99         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.631    11.029    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X48Y99         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r_reg/C
                         clock pessimism              0.162    11.191    
                         clock uncertainty           -0.035    11.156    
    SLICE_X48Y99         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.063    11.219    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r_reg
  -------------------------------------------------------------------
                         required time                         11.219    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/s00_nodes/s00_r_node/inst/s_sc_areset_reg/S
                            (rising edge-triggered cell FDSE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 0.400ns (7.373%)  route 5.025ns (92.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 11.036 - 8.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.077ns (routing 0.969ns, distribution 2.108ns)
  Clock Net Delay (Destination): 2.638ns (routing 0.884ns, distribution 1.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.077     3.552    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X38Y191        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y191        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.139     3.691 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          4.629     8.320    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/s00_nodes/s00_r_node/inst/s_sc_aresetn
    SLICE_X47Y101        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.261     8.581 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe_inferred_i_1/O
                         net (fo=2, routed)           0.396     8.977    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe
    SLICE_X47Y101        FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/s00_nodes/s00_r_node/inst/s_sc_areset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.638    11.036    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/s00_nodes/s00_r_node/inst/s_sc_aclk
    SLICE_X47Y101        FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/s00_nodes/s00_r_node/inst/s_sc_areset_reg/C
                         clock pessimism              0.162    11.198    
                         clock uncertainty           -0.035    11.163    
    SLICE_X47Y101        FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.096    11.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_dma/inst/s00_nodes/s00_r_node/inst/s_sc_areset_reg
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_parity_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 0.139ns (2.557%)  route 5.297ns (97.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 10.749 - 8.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.760ns (routing 0.969ns, distribution 1.791ns)
  Clock Net Delay (Destination): 2.351ns (routing 0.884ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.760     3.235    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X81Y208        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y208        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     3.374 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4/Q
                         net (fo=240, routed)         5.297     8.671    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rcb64claim_reg[0]_0
    SLICE_X71Y255        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_parity_reg[11]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.351    10.749    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X71Y255        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_parity_reg[11]/C
                         clock pessimism              0.162    10.911    
                         clock uncertainty           -0.035    10.876    
    SLICE_X71Y255        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.095    10.781    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_parity_reg[11]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r_reg/D
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 0.306ns (5.862%)  route 4.914ns (94.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 10.765 - 8.000 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.135ns (routing 0.969ns, distribution 2.166ns)
  Clock Net Delay (Destination): 2.367ns (routing 0.884ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.135     3.610    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y182        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y182        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     3.748 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          4.564     8.312    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/s01_nodes/s01_r_node/inst/s_sc_aresetn
    SLICE_X59Y75         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.168     8.480 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe_inferred_i_1/O
                         net (fo=2, routed)           0.350     8.830    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/out
    SLICE_X59Y75         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.367    10.765    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X59Y75         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r_reg/C
                         clock pessimism              0.162    10.927    
                         clock uncertainty           -0.035    10.892    
    SLICE_X59Y75         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.064    10.956    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/axi_interconnect_reg/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r_reg
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_parity_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.139ns (2.577%)  route 5.255ns (97.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 10.771 - 8.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.760ns (routing 0.969ns, distribution 1.791ns)
  Clock Net Delay (Destination): 2.373ns (routing 0.884ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.760     3.235    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X81Y208        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y208        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     3.374 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4/Q
                         net (fo=240, routed)         5.255     8.629    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rcb64claim_reg[0]_0
    SLICE_X69Y255        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_parity_reg[15]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.373    10.771    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X69Y255        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_parity_reg[15]/C
                         clock pessimism              0.162    10.933    
                         clock uncertainty           -0.035    10.898    
    SLICE_X69Y255        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.096    10.802    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_parity_reg[15]
  -------------------------------------------------------------------
                         required time                         10.802    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  2.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.048ns (31.169%)  route 0.106ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.095ns (routing 0.444ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.502ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.095     1.213    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/user_clk
    SLICE_X80Y267        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.261 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/Q
                         net (fo=18, routed)          0.106     1.367    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/ADDRH3
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.293     1.458    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/WCLK
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.196     1.262    
    SLICE_X79Y266        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.337    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.048ns (31.169%)  route 0.106ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.095ns (routing 0.444ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.502ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.095     1.213    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/user_clk
    SLICE_X80Y267        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.261 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/Q
                         net (fo=18, routed)          0.106     1.367    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/ADDRH3
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.293     1.458    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/WCLK
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.196     1.262    
    SLICE_X79Y266        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.337    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.048ns (31.169%)  route 0.106ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.095ns (routing 0.444ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.502ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.095     1.213    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/user_clk
    SLICE_X80Y267        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.261 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/Q
                         net (fo=18, routed)          0.106     1.367    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/ADDRH3
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.293     1.458    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/WCLK
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.196     1.262    
    SLICE_X79Y266        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.337    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.048ns (31.169%)  route 0.106ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.095ns (routing 0.444ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.502ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.095     1.213    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/user_clk
    SLICE_X80Y267        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.261 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/Q
                         net (fo=18, routed)          0.106     1.367    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/ADDRH3
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.293     1.458    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/WCLK
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.196     1.262    
    SLICE_X79Y266        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.337    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.048ns (31.169%)  route 0.106ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.095ns (routing 0.444ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.502ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.095     1.213    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/user_clk
    SLICE_X80Y267        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.261 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/Q
                         net (fo=18, routed)          0.106     1.367    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/ADDRH3
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.293     1.458    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/WCLK
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.196     1.262    
    SLICE_X79Y266        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.337    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.048ns (31.169%)  route 0.106ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.095ns (routing 0.444ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.502ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.095     1.213    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/user_clk
    SLICE_X80Y267        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.261 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/Q
                         net (fo=18, routed)          0.106     1.367    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/ADDRH3
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.293     1.458    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/WCLK
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.196     1.262    
    SLICE_X79Y266        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.337    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.048ns (31.169%)  route 0.106ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.095ns (routing 0.444ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.502ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.095     1.213    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/user_clk
    SLICE_X80Y267        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.261 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/Q
                         net (fo=18, routed)          0.106     1.367    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/ADDRH3
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.293     1.458    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/WCLK
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.196     1.262    
    SLICE_X79Y266        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.337    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.048ns (31.169%)  route 0.106ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.095ns (routing 0.444ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.502ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.095     1.213    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/user_clk
    SLICE_X80Y267        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.261 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/Q
                         net (fo=18, routed)          0.106     1.367    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/ADDRH3
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.293     1.458    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/WCLK
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.196     1.262    
    SLICE_X79Y266        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.337    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAME/WADR3
                            (rising edge-triggered cell RAMD32 clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.048ns (31.169%)  route 0.106ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.095ns (routing 0.444ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.502ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.095     1.213    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/user_clk
    SLICE_X80Y267        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.261 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/Q
                         net (fo=18, routed)          0.106     1.367    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/ADDRH3
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAME/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.293     1.458    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/WCLK
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAME/CLK
                         clock pessimism             -0.196     1.262    
    SLICE_X79Y266        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.337    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAME
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAME_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi4_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.048ns (31.169%)  route 0.106ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.095ns (routing 0.444ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.502ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.095     1.213    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/user_clk
    SLICE_X80Y267        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.261 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/WrPtr_reg[3]/Q
                         net (fo=18, routed)          0.106     1.367    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/ADDRH3
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAME_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.293     1.458    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/WCLK
    SLICE_X79Y266        RAMD32                                       r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAME_D1/CLK
                         clock pessimism             -0.196     1.262    
    SLICE_X79Y266        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.337    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/TAG_FIFO_EVEN/MemArray_reg_0_31_0_4/RAME_D1
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi4_aclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin           Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     PCIE_3_1/USERCLK  n/a               4.000         8.000       4.000      PCIE_3_1_X0Y1          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Min Period        n/a     IDELAYE3/CLK      n/a               3.160         8.000       4.840      BITSLICE_RX_TX_X1Y71   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[0].ins_idelaye3/CLK
Min Period        n/a     IDELAYE3/CLK      n/a               3.160         8.000       4.840      BITSLICE_RX_TX_X1Y86   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[10].ins_idelaye3/CLK
Min Period        n/a     IDELAYE3/CLK      n/a               3.160         8.000       4.840      BITSLICE_RX_TX_X0Y197  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[11].ins_idelaye3/CLK
Min Period        n/a     IDELAYE3/CLK      n/a               3.160         8.000       4.840      BITSLICE_RX_TX_X0Y166  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[12].ins_idelaye3/CLK
Min Period        n/a     IDELAYE3/CLK      n/a               3.160         8.000       4.840      BITSLICE_RX_TX_X0Y186  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[13].ins_idelaye3/CLK
Min Period        n/a     IDELAYE3/CLK      n/a               3.160         8.000       4.840      BITSLICE_RX_TX_X0Y190  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[14].ins_idelaye3/CLK
Min Period        n/a     IDELAYE3/CLK      n/a               3.160         8.000       4.840      BITSLICE_RX_TX_X0Y205  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[15].ins_idelaye3/CLK
Min Period        n/a     IDELAYE3/CLK      n/a               3.160         8.000       4.840      BITSLICE_RX_TX_X1Y80   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[1].ins_idelaye3/CLK
Min Period        n/a     IDELAYE3/CLK      n/a               3.160         8.000       4.840      BITSLICE_RX_TX_X1Y58   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[2].ins_idelaye3/CLK
Low Pulse Width   Fast    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X1Y86   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[10].ins_idelaye3/CLK
Low Pulse Width   Slow    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X0Y197  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[11].ins_idelaye3/CLK
Low Pulse Width   Slow    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X0Y166  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[12].ins_idelaye3/CLK
Low Pulse Width   Slow    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X0Y186  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[13].ins_idelaye3/CLK
Low Pulse Width   Fast    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X0Y190  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[14].ins_idelaye3/CLK
Low Pulse Width   Slow    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X0Y205  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[15].ins_idelaye3/CLK
Low Pulse Width   Slow    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X1Y58   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[2].ins_idelaye3/CLK
Low Pulse Width   Slow    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X1Y84   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[5].ins_idelaye3/CLK
Low Pulse Width   Slow    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X1Y65   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[9].ins_idelaye3/CLK
Low Pulse Width   Slow    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X0Y179  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].ins_idelaye3_or/CLK
High Pulse Width  Slow    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X1Y71   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[0].ins_idelaye3/CLK
High Pulse Width  Fast    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X1Y71   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[0].ins_idelaye3/CLK
High Pulse Width  Slow    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X1Y86   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[10].ins_idelaye3/CLK
High Pulse Width  Fast    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X0Y197  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[11].ins_idelaye3/CLK
High Pulse Width  Fast    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X1Y80   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[1].ins_idelaye3/CLK
High Pulse Width  Fast    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X1Y54   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[3].ins_idelaye3/CLK
High Pulse Width  Fast    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X1Y69   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[4].ins_idelaye3/CLK
High Pulse Width  Slow    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X1Y82   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[8].ins_idelaye3/CLK
High Pulse Width  Fast    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X1Y82   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[0].GEN_ADC_DLY_LANE[8].ins_idelaye3/CLK
High Pulse Width  Slow    IDELAYE3/CLK      n/a               1.422         4.000       2.578      BITSLICE_RX_TX_X1Y60   ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/gen_adc_dly[1].GEN_ADC_DLY_LANE[13].ins_idelaye3/CLK
Max Skew          Fast    PCIE_3_1/USERCLK  PCIE_3_1/PIPECLK  0.374         0.241       0.133      PCIE_3_1_X0Y1          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/USERCLK  PCIE_3_1/CORECLK  0.374         0.221       0.153      PCIE_3_1_X0Y1          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK  PCIE_3_1/PIPECLK  0.680         0.445       0.235      PCIE_3_1_X0Y1          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK  PCIE_3_1/CORECLK  0.680         0.421       0.259      PCIE_3_1_X0Y1          ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y1  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.619ns (17.870%)  route 2.845ns (82.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 38.243 - 33.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.396ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.365ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.007     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.139     6.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.338     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X10Y76         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.245     8.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.775     8.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X2Y65          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.235     9.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.732     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.798    38.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              1.000    39.243    
                         clock uncertainty           -0.035    39.208    
    SLICE_X7Y67          RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.492    38.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                 28.831    

Slack (MET) :             28.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.619ns (17.870%)  route 2.845ns (82.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 38.243 - 33.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.396ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.365ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.007     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.139     6.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.338     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X10Y76         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.245     8.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.775     8.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X2Y65          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.235     9.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.732     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.798    38.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism              1.000    39.243    
                         clock uncertainty           -0.035    39.208    
    SLICE_X7Y67          RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.492    38.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                 28.831    

Slack (MET) :             28.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.619ns (17.870%)  route 2.845ns (82.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 38.243 - 33.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.396ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.365ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.007     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.139     6.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.338     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X10Y76         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.245     8.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.775     8.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X2Y65          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.235     9.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.732     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.798    38.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism              1.000    39.243    
                         clock uncertainty           -0.035    39.208    
    SLICE_X7Y67          RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.492    38.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                 28.831    

Slack (MET) :             28.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.619ns (17.870%)  route 2.845ns (82.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 38.243 - 33.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.396ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.365ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.007     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.139     6.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.338     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X10Y76         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.245     8.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.775     8.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X2Y65          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.235     9.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.732     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.798    38.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism              1.000    39.243    
                         clock uncertainty           -0.035    39.208    
    SLICE_X7Y67          RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.492    38.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                 28.831    

Slack (MET) :             28.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.619ns (17.870%)  route 2.845ns (82.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 38.243 - 33.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.396ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.365ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.007     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.139     6.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.338     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X10Y76         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.245     8.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.775     8.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X2Y65          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.235     9.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.732     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.798    38.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
                         clock pessimism              1.000    39.243    
                         clock uncertainty           -0.035    39.208    
    SLICE_X7Y67          RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.492    38.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                 28.831    

Slack (MET) :             28.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.619ns (17.870%)  route 2.845ns (82.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 38.243 - 33.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.396ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.365ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.007     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.139     6.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.338     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X10Y76         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.245     8.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.775     8.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X2Y65          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.235     9.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.732     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.798    38.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
                         clock pessimism              1.000    39.243    
                         clock uncertainty           -0.035    39.208    
    SLICE_X7Y67          RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.492    38.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                 28.831    

Slack (MET) :             28.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.619ns (17.870%)  route 2.845ns (82.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 38.243 - 33.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.396ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.365ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.007     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.139     6.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.338     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X10Y76         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.245     8.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.775     8.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X2Y65          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.235     9.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.732     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.798    38.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
                         clock pessimism              1.000    39.243    
                         clock uncertainty           -0.035    39.208    
    SLICE_X7Y67          RAMD32 (Setup_D5LUT_SLICEM_CLK_WE)
                                                     -0.492    38.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                 28.831    

Slack (MET) :             28.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.619ns (17.870%)  route 2.845ns (82.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 38.243 - 33.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.396ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.365ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.007     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.139     6.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.338     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X10Y76         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.245     8.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.775     8.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X2Y65          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.235     9.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.732     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.798    38.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
                         clock pessimism              1.000    39.243    
                         clock uncertainty           -0.035    39.208    
    SLICE_X7Y67          RAMD32 (Setup_D6LUT_SLICEM_CLK_WE)
                                                     -0.492    38.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                 28.831    

Slack (MET) :             28.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.619ns (17.870%)  route 2.845ns (82.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 38.243 - 33.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.396ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.365ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.007     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.139     6.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.338     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X10Y76         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.245     8.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.775     8.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X2Y65          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.235     9.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.732     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.798    38.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
                         clock pessimism              1.000    39.243    
                         clock uncertainty           -0.035    39.208    
    SLICE_X7Y67          RAMD32 (Setup_E5LUT_SLICEM_CLK_WE)
                                                     -0.492    38.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                 28.831    

Slack (MET) :             28.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.619ns (17.870%)  route 2.845ns (82.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 38.243 - 33.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.396ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.365ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.007     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.139     6.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.338     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X10Y76         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.245     8.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.775     8.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X2Y65          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.235     9.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.732     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.798    38.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X7Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK
                         clock pessimism              1.000    39.243    
                         clock uncertainty           -0.035    39.208    
    SLICE_X7Y67          RAMD32 (Setup_E6LUT_SLICEM_CLK_WE)
                                                     -0.492    38.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                 28.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Net Delay (Source):      0.711ns (routing 0.127ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.858ns (routing 0.142ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.711     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X6Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.631 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/Q
                         net (fo=1, routed)           0.071     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[2]
    SLICE_X6Y48          LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     2.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1/O
                         net (fo=1, routed)           0.016     2.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.858     3.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X6Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
                         clock pessimism             -0.786     2.634    
    SLICE_X6Y48          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.094ns (51.648%)  route 0.088ns (48.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Net Delay (Source):      0.690ns (routing 0.127ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.832ns (routing 0.142ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.690     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/Q
                         net (fo=1, routed)           0.076     2.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[28]
    SLICE_X4Y23          LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.045     2.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[27]_i_1/O
                         net (fo=1, routed)           0.012     2.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[27]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.832     3.394    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/C
                         clock pessimism             -0.753     2.641    
    SLICE_X4Y23          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     2.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.094ns (66.197%)  route 0.048ns (33.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.800ns
  Clock Net Delay (Source):      0.730ns (routing 0.127ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.142ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.730     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X1Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     2.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.036     2.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[1]
    SLICE_X1Y68          LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.046     2.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__2/i_/O
                         net (fo=1, routed)           0.012     2.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__2/i__n_0
    SLICE_X1Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.878     3.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X1Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.800     2.640    
    SLICE_X1Y68          FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.056     2.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.088ns (50.000%)  route 0.088ns (50.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Net Delay (Source):      0.712ns (routing 0.127ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.142ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.712     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X6Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en_reg/Q
                         net (fo=3, routed)           0.076     2.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en
    SLICE_X7Y48          LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.040     2.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__1/O
                         net (fo=1, routed)           0.012     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__1_n_0
    SLICE_X7Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.846     3.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X7Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/C
                         clock pessimism             -0.753     2.655    
    SLICE_X7Y48          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.064ns (43.537%)  route 0.083ns (56.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.499ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Net Delay (Source):      0.780ns (routing 0.127ns, distribution 0.653ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.142ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.780     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X21Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y67         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.071     2.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[10]
    SLICE_X20Y67         LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.015     2.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[9]_i_1/O
                         net (fo=1, routed)           0.012     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_6
    SLICE_X20Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.937     3.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X20Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C
                         clock pessimism             -0.806     2.693    
    SLICE_X20Y67         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.823ns
  Clock Net Delay (Source):      0.688ns (routing 0.127ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.825ns (routing 0.142ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.688     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/Q
                         net (fo=1, routed)           0.034     2.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[4]
    SLICE_X3Y23          LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.015     2.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[3]_i_1/O
                         net (fo=1, routed)           0.012     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[3]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.825     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/C
                         clock pessimism             -0.823     2.564    
    SLICE_X3Y23          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.620    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.833ns
  Clock Net Delay (Source):      0.715ns (routing 0.127ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.142ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.715     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y20          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/Q
                         net (fo=3, routed)           0.035     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[27]
    SLICE_X8Y20          LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015     2.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[27]_i_1/O
                         net (fo=1, routed)           0.012     2.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[27]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.863     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y20          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/C
                         clock pessimism             -0.833     2.592    
    SLICE_X8Y20          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.065ns (58.559%)  route 0.046ns (41.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.824ns
  Clock Net Delay (Source):      0.695ns (routing 0.127ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.142ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.695     2.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[25]/Q
                         net (fo=1, routed)           0.031     2.647    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[25]
    SLICE_X4Y23          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.016     2.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[24]_i_1/O
                         net (fo=1, routed)           0.015     2.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[24]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.834     3.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/C
                         clock pessimism             -0.824     2.572    
    SLICE_X4Y23          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     2.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.628    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.142ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.714     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X7Y47          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     2.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.136     2.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X6Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.855     3.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X6Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en_reg/C
                         clock pessimism             -0.752     2.665    
    SLICE_X6Y48          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en_reg
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.079ns (44.382%)  route 0.099ns (55.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Net Delay (Source):      0.712ns (routing 0.127ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.142ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.712     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X5Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.633 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/Q
                         net (fo=3, routed)           0.083     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en
    SLICE_X4Y50          LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.030     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0/O
                         net (fo=1, routed)           0.016     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0_n_0
    SLICE_X4Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.846     3.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X4Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
                         clock pessimism             -0.753     2.655    
    SLICE_X4Y50          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     BUFGCE/I    n/a            1.587         33.000      31.413     BUFGCE_X0Y8  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X7Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.307ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.760ns  (logic 0.138ns (18.158%)  route 0.622ns (81.842%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64                                       0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[2]/C
    SLICE_X8Y64          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.138     0.138 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[2]/Q
                         net (fo=1, routed)           0.622     0.760    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[2]
    SLICE_X14Y66         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X14Y66         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     3.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.067    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.728ns  (logic 0.138ns (18.956%)  route 0.590ns (81.044%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56                                       0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/C
    SLICE_X9Y56          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     0.138 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/Q
                         net (fo=1, routed)           0.590     0.728    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[8]
    SLICE_X8Y61          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X8Y61          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.066     3.066    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.066    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.719ns  (logic 0.138ns (19.193%)  route 0.581ns (80.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59                                       0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[4]/C
    SLICE_X9Y59          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.138     0.138 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[4]/Q
                         net (fo=1, routed)           0.581     0.719    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[4]
    SLICE_X13Y60         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X13Y60         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.067     3.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.067    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.704ns  (logic 0.140ns (19.886%)  route 0.564ns (80.114%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65                                       0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/C
    SLICE_X8Y65          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     0.140 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/Q
                         net (fo=1, routed)           0.564     0.704    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[6]
    SLICE_X9Y65          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X9Y65          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     3.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.067    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.673ns  (logic 0.139ns (20.654%)  route 0.534ns (79.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56                                       0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/C
    SLICE_X9Y56          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.139     0.139 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/Q
                         net (fo=1, routed)           0.534     0.673    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[13]
    SLICE_X8Y58          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X8Y58          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     3.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.067    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.673ns  (logic 0.138ns (20.505%)  route 0.535ns (79.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57                                       0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[7]/C
    SLICE_X8Y57          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     0.138 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[7]/Q
                         net (fo=1, routed)           0.535     0.673    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[7]
    SLICE_X10Y58         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X10Y58         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.067     3.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.067    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.667ns  (logic 0.139ns (20.840%)  route 0.528ns (79.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56                                       0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/C
    SLICE_X9Y56          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.139     0.139 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/Q
                         net (fo=1, routed)           0.528     0.667    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[12]
    SLICE_X6Y55          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X6Y55          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     3.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.067    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.663ns  (logic 0.138ns (20.814%)  route 0.525ns (79.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/C
    SLICE_X12Y66         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     0.138 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/Q
                         net (fo=1, routed)           0.525     0.663    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[3]
    SLICE_X12Y67         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X12Y67         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.066     3.066    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.066    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.659ns  (logic 0.139ns (21.093%)  route 0.520ns (78.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65                                       0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[0]/C
    SLICE_X8Y65          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     0.139 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[0]/Q
                         net (fo=1, routed)           0.520     0.659    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[0]
    SLICE_X5Y65          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X5Y65          FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.066     3.066    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.066    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.659ns  (logic 0.139ns (21.093%)  route 0.520ns (78.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57                                       0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/C
    SLICE_X8Y57          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.139     0.139 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/Q
                         net (fo=1, routed)           0.520     0.659    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[11]
    SLICE_X9Y60          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X9Y60          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     3.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.067    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  2.408    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.967ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        2.100ns  (logic 0.138ns (6.571%)  route 1.962ns (93.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
    SLICE_X14Y66         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     0.138 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=42, routed)          1.962     2.100    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[21]
    SLICE_X8Y83          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X8Y83          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     3.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.067    
                         arrival time                          -2.100    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        2.093ns  (logic 0.137ns (6.546%)  route 1.956ns (93.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58                                       0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
    SLICE_X9Y58          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.137     0.137 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/Q
                         net (fo=16, routed)          1.956     2.093    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/D[0]
    SLICE_X9Y92          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X9Y92          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.064     3.064    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.064    
                         arrival time                          -2.093    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.959ns  (logic 0.139ns (7.095%)  route 1.820ns (92.905%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
    SLICE_X14Y67         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     0.139 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/Q
                         net (fo=42, routed)          1.820     1.959    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[23]
    SLICE_X10Y84         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X10Y84         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.067     3.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.067    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.617ns  (logic 0.140ns (8.658%)  route 1.477ns (91.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y65                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
    SLICE_X18Y65         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     0.140 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/Q
                         net (fo=31, routed)          1.477     1.617    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[0]
    SLICE_X5Y79          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X5Y79          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.066     3.066    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.066    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.407ns  (logic 0.140ns (9.950%)  route 1.267ns (90.050%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
    SLICE_X14Y67         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     0.140 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/Q
                         net (fo=42, routed)          1.267     1.407    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[22]
    SLICE_X9Y81          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X9Y81          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.064     3.064    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.064    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.389ns  (logic 0.139ns (10.007%)  route 1.250ns (89.993%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y66                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
    SLICE_X16Y66         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     0.139 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=44, routed)          1.250     1.389    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[7]
    SLICE_X12Y73         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X12Y73         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     3.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.067    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.309ns  (logic 0.139ns (10.619%)  route 1.170ns (89.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y65                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
    SLICE_X18Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.139     0.139 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=41, routed)          1.170     1.309    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[4]
    SLICE_X10Y71         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X10Y71         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.066     3.066    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.066    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.165ns  (logic 0.140ns (12.017%)  route 1.025ns (87.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[0]/C
    SLICE_X12Y61         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     0.140 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[0]/Q
                         net (fo=3, routed)           1.025     1.165    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[31].sync_reg_reg[0]_0[0]
    SLICE_X7Y69          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X7Y69          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.066     3.066    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.066    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.089ns  (logic 0.139ns (12.764%)  route 0.950ns (87.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/C
    SLICE_X15Y68         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     0.139 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/Q
                         net (fo=42, routed)          0.950     1.089    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[12]
    SLICE_X12Y76         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X12Y76         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     3.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.067    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.079ns  (logic 0.138ns (12.790%)  route 0.941ns (87.210%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y65                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
    SLICE_X18Y65         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.138     0.138 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=45, routed)          0.941     1.079    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[9]
    SLICE_X14Y72         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X14Y72         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.065     3.065    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.065    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  1.986    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.138ns (4.825%)  route 2.722ns (95.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 10.877 - 5.000 ) 
    Source Clock Delay      (SCD):    6.802ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.847ns (routing 0.913ns, distribution 1.934ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.847     6.802    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X8Y133         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     6.940 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           2.722     9.662    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y11 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.505    11.378    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.951 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.208    10.159    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.717    10.876 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.001    10.877    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y11 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.154    11.032    
                         clock uncertainty           -0.191    10.841    
    BITSLICE_RX_TX_X0Y11 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.049    10.792    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         10.792    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.138ns (4.810%)  route 2.731ns (95.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.761ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.806ns (routing 0.913ns, distribution 1.893ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.806     6.761    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X9Y137         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     6.899 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           2.731     9.630    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y15 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.505    11.378    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.951 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.208    10.159    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.694    10.853 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.001    10.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y15 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.154    11.009    
                         clock uncertainty           -0.191    10.818    
    BITSLICE_RX_TX_X0Y15 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.028    10.790    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         10.790    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.139ns (4.826%)  route 2.741ns (95.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 10.868 - 5.000 ) 
    Source Clock Delay      (SCD):    6.763ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.808ns (routing 0.913ns, distribution 1.895ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.808     6.763    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X9Y133         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     6.902 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           2.741     9.643    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y9  RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.505    11.378    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.951 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.208    10.159    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.708    10.867 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.001    10.868    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y9  RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.154    11.023    
                         clock uncertainty           -0.191    10.832    
    BITSLICE_RX_TX_X0Y9  RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.027    10.805    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         10.805    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.139ns (4.986%)  route 2.649ns (95.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 10.840 - 5.000 ) 
    Source Clock Delay      (SCD):    6.804ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.849ns (routing 0.913ns, distribution 1.936ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.849     6.804    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X5Y134         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     6.943 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           2.649     9.592    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X0Y5  RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.505    11.378    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.951 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.208    10.159    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.680    10.839 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.001    10.840    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y5  RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.154    10.995    
                         clock uncertainty           -0.191    10.804    
    BITSLICE_RX_TX_X0Y5  RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.041    10.763    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.138ns (4.895%)  route 2.681ns (95.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 10.840 - 5.000 ) 
    Source Clock Delay      (SCD):    6.763ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.808ns (routing 0.913ns, distribution 1.895ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.808     6.763    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X9Y133         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     6.901 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           2.681     9.582    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y5  RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.505    11.378    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.951 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.208    10.159    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.680    10.839 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.001    10.840    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y5  RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.154    10.995    
                         clock uncertainty           -0.191    10.804    
    BITSLICE_RX_TX_X0Y5  RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.041    10.763    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.139ns (4.984%)  route 2.650ns (95.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.813ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.858ns (routing 0.913ns, distribution 1.945ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.858     6.813    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X2Y130         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     6.952 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           2.650     9.602    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y2  RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.505    11.378    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.951 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.208    10.159    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.694    10.853 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.001    10.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y2  RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.154    11.009    
                         clock uncertainty           -0.191    10.818    
    BITSLICE_RX_TX_X0Y2  RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.034    10.784    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         10.784    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.139ns (5.031%)  route 2.624ns (94.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 10.840 - 5.000 ) 
    Source Clock Delay      (SCD):    6.802ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.847ns (routing 0.913ns, distribution 1.934ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.847     6.802    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X6Y137         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     6.941 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           2.624     9.565    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y18 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.505    11.378    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.951 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.208    10.159    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.680    10.839 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.001    10.840    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y18 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.154    10.995    
                         clock uncertainty           -0.191    10.804    
    BITSLICE_RX_TX_X0Y18 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.041    10.763    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.139ns (4.936%)  route 2.677ns (95.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 10.868 - 5.000 ) 
    Source Clock Delay      (SCD):    6.762ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.807ns (routing 0.913ns, distribution 1.894ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.807     6.762    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X9Y135         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     6.901 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           2.677     9.578    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y22 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.505    11.378    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.951 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.208    10.159    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y3
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.708    10.867 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.001    10.868    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y22 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.154    11.023    
                         clock uncertainty           -0.191    10.832    
    BITSLICE_RX_TX_X0Y22 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.027    10.805    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         10.805    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.139ns (5.079%)  route 2.598ns (94.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 10.840 - 5.000 ) 
    Source Clock Delay      (SCD):    6.787ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.832ns (routing 0.913ns, distribution 1.919ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.832     6.787    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X5Y149         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.139     6.926 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           2.598     9.524    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y31 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.505    11.378    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.951 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.208    10.159    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y4
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.680    10.839 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.001    10.840    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y31 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.154    10.995    
                         clock uncertainty           -0.191    10.804    
    BITSLICE_RX_TX_X0Y31 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.041    10.763    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.139ns (5.963%)  route 2.192ns (94.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 10.868 - 5.000 ) 
    Source Clock Delay      (SCD):    6.780ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.825ns (routing 0.913ns, distribution 1.912ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.825     6.780    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__5_0
    SLICE_X1Y109         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.139     6.919 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/Q
                         net (fo=8, routed)           2.192     9.111    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[2]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.505    11.378    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.951 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.208    10.159    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.709    10.868 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.154    11.023    
                         clock uncertainty           -0.191    10.832    
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.476    10.356    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  1.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.123ns (21.062%)  route 0.461ns (78.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    6.302ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.429ns (routing 0.840ns, distribution 1.589ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.429     6.302    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X0Y60          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.123     6.425 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.461     6.886    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.785     6.740    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.064 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.318    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.898     6.216 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.229    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.154     6.074    
                         clock uncertainty            0.191     6.265    
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.040     6.225    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.225    
                         arrival time                           6.886    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.123ns (18.552%)  route 0.540ns (81.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.226ns
    Source Clock Delay      (SCD):    6.308ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.435ns (routing 0.840ns, distribution 1.595ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.435     6.308    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X0Y64          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.123     6.431 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.540     6.971    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y49 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.785     6.740    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.064 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.318    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.895     6.213 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.226    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y49 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.154     6.071    
                         clock uncertainty            0.191     6.262    
    BITSLICE_RX_TX_X0Y49 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.045     6.307    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.307    
                         arrival time                           6.971    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.123ns (21.062%)  route 0.461ns (78.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.237ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.440ns (routing 0.840ns, distribution 1.600ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.440     6.313    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X1Y60          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.123     6.436 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.461     6.897    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y50 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.785     6.740    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.064 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.318    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.906     6.224 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.237    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y50 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.154     6.082    
                         clock uncertainty            0.191     6.273    
    BITSLICE_RX_TX_X0Y50 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.071     6.202    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.202    
                         arrival time                           6.897    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.123ns (19.340%)  route 0.513ns (80.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    6.317ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.444ns (routing 0.840ns, distribution 1.604ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.444     6.317    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X2Y62          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.123     6.440 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.513     6.953    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.785     6.740    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.064 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.318    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.898     6.216 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.229    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.154     6.074    
                         clock uncertainty            0.191     6.265    
    BITSLICE_RX_TX_X0Y48 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.015     6.250    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.250    
                         arrival time                           6.953    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.121ns (19.707%)  route 0.493ns (80.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.167ns
    Source Clock Delay      (SCD):    6.299ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.426ns (routing 0.840ns, distribution 1.586ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.426     6.299    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X0Y56          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.121     6.420 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.493     6.913    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y43 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.785     6.740    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.064 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.318    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y6
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.836     6.154 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.167    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y43 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.233     5.933    
                         clock uncertainty            0.191     6.124    
    BITSLICE_RX_TX_X0Y43 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.074     6.198    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.198    
                         arrival time                           6.913    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.122ns (19.033%)  route 0.519ns (80.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.233ns
    Source Clock Delay      (SCD):    6.308ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.435ns (routing 0.840ns, distribution 1.595ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.435     6.308    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X0Y64          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.122     6.430 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.519     6.949    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y47 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.785     6.740    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.064 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.318    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.902     6.220 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.233    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y47 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.154     6.078    
                         clock uncertainty            0.191     6.269    
    BITSLICE_RX_TX_X0Y47 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.065     6.204    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.204    
                         arrival time                           6.949    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.123ns (19.040%)  route 0.523ns (80.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.233ns
    Source Clock Delay      (SCD):    6.308ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.435ns (routing 0.840ns, distribution 1.595ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.435     6.308    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X0Y64          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.123     6.431 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.523     6.954    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y47 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.785     6.740    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.064 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.318    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.902     6.220 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.233    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y47 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.154     6.078    
                         clock uncertainty            0.191     6.269    
    BITSLICE_RX_TX_X0Y47 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.062     6.207    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.207    
                         arrival time                           6.954    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.123ns (17.672%)  route 0.573ns (82.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.226ns
    Source Clock Delay      (SCD):    6.308ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.435ns (routing 0.840ns, distribution 1.595ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.435     6.308    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X0Y63          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.123     6.431 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.573     7.004    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y49 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.785     6.740    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.064 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.318    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.895     6.213 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.226    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y49 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.154     6.071    
                         clock uncertainty            0.191     6.262    
    BITSLICE_RX_TX_X0Y49 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.018     6.244    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.244    
                         arrival time                           7.004    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.123ns (18.249%)  route 0.551ns (81.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.237ns
    Source Clock Delay      (SCD):    6.308ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.435ns (routing 0.840ns, distribution 1.595ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.435     6.308    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X0Y64          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.123     6.431 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.551     6.982    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y50 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.785     6.740    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.064 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.318    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y7
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.906     6.224 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.237    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y50 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.154     6.082    
                         clock uncertainty            0.191     6.273    
    BITSLICE_RX_TX_X0Y50 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.067     6.206    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.206    
                         arrival time                           6.982    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.123ns (17.622%)  route 0.575ns (82.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.201ns
    Source Clock Delay      (SCD):    6.294ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.421ns (routing 0.840ns, distribution 1.581ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.421     6.294    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]_0
    SLICE_X3Y51          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.123     6.417 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/Q
                         net (fo=1, routed)           0.575     6.992    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[0]
    BITSLICE_RX_TX_X0Y39 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.785     6.740    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.064 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.318    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y6
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.870     6.188 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.201    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y39 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.234     5.967    
                         clock uncertainty            0.191     6.158    
    BITSLICE_RX_TX_X0Y39 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.052     6.210    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.210    
                         arrival time                           6.992    
  -------------------------------------------------------------------
                         slack                                  0.782    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.139ns (7.413%)  route 1.736ns (92.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 10.877 - 5.000 ) 
    Source Clock Delay      (SCD):    6.720ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.765ns (routing 0.913ns, distribution 1.852ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.765     6.720    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     6.859 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.736     8.595    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.514    11.387    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.960 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.208    10.168    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.709    10.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.252    11.129    
                         clock uncertainty           -0.191    10.938    
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.472    10.466    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.466    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.140ns (8.542%)  route 1.499ns (91.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 10.877 - 5.000 ) 
    Source Clock Delay      (SCD):    6.720ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.765ns (routing 0.913ns, distribution 1.852ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.765     6.720    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     6.860 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/Q
                         net (fo=6, routed)           1.499     8.359    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.514    11.387    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.960 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.208    10.168    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.709    10.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.252    11.129    
                         clock uncertainty           -0.191    10.938    
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.460    10.478    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.478    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.140ns (8.794%)  route 1.452ns (91.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 10.877 - 5.000 ) 
    Source Clock Delay      (SCD):    6.720ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.765ns (routing 0.913ns, distribution 1.852ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.765     6.720    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     6.860 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/Q
                         net (fo=6, routed)           1.452     8.312    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.514    11.387    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.960 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.208    10.168    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.709    10.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.252    11.129    
                         clock uncertainty           -0.191    10.938    
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.460    10.478    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.478    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.139ns (9.157%)  route 1.379ns (90.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.859ns = ( 10.859 - 5.000 ) 
    Source Clock Delay      (SCD):    6.720ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.765ns (routing 0.913ns, distribution 1.852ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.765     6.720    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     6.859 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.379     8.238    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.514    11.387    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.960 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.208    10.168    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.691    10.859 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.252    11.111    
                         clock uncertainty           -0.191    10.920    
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.472    10.448    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.448    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.138ns (9.280%)  route 1.349ns (90.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 10.877 - 5.000 ) 
    Source Clock Delay      (SCD):    6.720ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.765ns (routing 0.913ns, distribution 1.852ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.765     6.720    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     6.858 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.349     8.207    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.514    11.387    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.960 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.208    10.168    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.709    10.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.252    11.129    
                         clock uncertainty           -0.191    10.938    
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.476    10.462    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.462    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.139ns (9.921%)  route 1.262ns (90.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 10.877 - 5.000 ) 
    Source Clock Delay      (SCD):    6.720ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.765ns (routing 0.913ns, distribution 1.852ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.765     6.720    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     6.859 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.262     8.121    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.514    11.387    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.960 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.208    10.168    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.709    10.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.252    11.129    
                         clock uncertainty           -0.191    10.938    
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.472    10.466    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.466    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.139ns (9.943%)  route 1.259ns (90.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 10.877 - 5.000 ) 
    Source Clock Delay      (SCD):    6.720ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.765ns (routing 0.913ns, distribution 1.852ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.765     6.720    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     6.859 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.259     8.118    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.514    11.387    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.960 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.208    10.168    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.709    10.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.252    11.129    
                         clock uncertainty           -0.191    10.938    
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.458    10.480    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.480    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.140ns (10.302%)  route 1.219ns (89.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.859ns = ( 10.859 - 5.000 ) 
    Source Clock Delay      (SCD):    6.720ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.765ns (routing 0.913ns, distribution 1.852ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.765     6.720    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     6.860 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/Q
                         net (fo=6, routed)           1.219     8.079    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.514    11.387    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.960 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.208    10.168    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.691    10.859 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.252    11.111    
                         clock uncertainty           -0.191    10.920    
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.460    10.460    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.138ns (10.415%)  route 1.187ns (89.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.859ns = ( 10.859 - 5.000 ) 
    Source Clock Delay      (SCD):    6.720ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.765ns (routing 0.913ns, distribution 1.852ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.765     6.720    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     6.858 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.187     8.045    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.514    11.387    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.960 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.208    10.168    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.691    10.859 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.252    11.111    
                         clock uncertainty           -0.191    10.920    
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.476    10.444    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.444    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.138ns (10.731%)  route 1.148ns (89.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 10.877 - 5.000 ) 
    Source Clock Delay      (SCD):    6.720ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.765ns (routing 0.913ns, distribution 1.852ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.765     6.720    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     6.858 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.148     8.006    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.514    11.387    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.960 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.208    10.168    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.709    10.877 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.252    11.129    
                         clock uncertainty           -0.191    10.938    
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.476    10.462    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.462    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  2.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.124ns (26.160%)  route 0.350ns (73.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.252ns
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.439ns (routing 0.840ns, distribution 1.599ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.439     6.312    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__5
    SLICE_X1Y87          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.124     6.436 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/Q
                         net (fo=2, routed)           0.350     6.786    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[4]
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.811     6.766    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.090 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.254     5.344    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.895     6.239 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.252    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.250     6.001    
                         clock uncertainty            0.191     6.192    
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.090     6.282    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.282    
                         arrival time                           6.786    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.124ns (26.160%)  route 0.350ns (73.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.252ns
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.439ns (routing 0.840ns, distribution 1.599ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.439     6.312    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__5
    SLICE_X1Y87          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.124     6.436 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/Q
                         net (fo=2, routed)           0.350     6.786    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.811     6.766    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.090 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.254     5.344    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.895     6.239 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.252    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.250     6.001    
                         clock uncertainty            0.191     6.192    
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.081     6.273    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.273    
                         arrival time                           6.786    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.121ns (23.269%)  route 0.399ns (76.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.252ns
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.438ns (routing 0.840ns, distribution 1.598ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.438     6.311    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__5
    SLICE_X1Y87          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.121     6.432 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][23]/Q
                         net (fo=1, routed)           0.399     6.831    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[7]
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.811     6.766    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.090 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.254     5.344    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.895     6.239 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.252    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.250     6.001    
                         clock uncertainty            0.191     6.192    
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.087     6.279    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.279    
                         arrival time                           6.831    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.123ns (23.429%)  route 0.402ns (76.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.253ns
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.442ns (routing 0.840ns, distribution 1.602ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.442     6.315    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__5
    SLICE_X1Y85          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.123     6.438 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][12]/Q
                         net (fo=2, routed)           0.402     6.840    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[4]
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.811     6.766    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.090 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.254     5.344    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.896     6.240 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.253    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.250     6.002    
                         clock uncertainty            0.191     6.193    
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.094     6.287    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.287    
                         arrival time                           6.840    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.123ns (23.429%)  route 0.402ns (76.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.253ns
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.442ns (routing 0.840ns, distribution 1.602ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.442     6.315    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__5
    SLICE_X1Y85          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.123     6.438 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][12]/Q
                         net (fo=2, routed)           0.402     6.840    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.811     6.766    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.090 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.254     5.344    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.896     6.240 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.253    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.250     6.002    
                         clock uncertainty            0.191     6.193    
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.092     6.285    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.285    
                         arrival time                           6.840    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][100]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.123ns (23.518%)  route 0.400ns (76.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.252ns
    Source Clock Delay      (SCD):    6.321ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.448ns (routing 0.840ns, distribution 1.608ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.448     6.321    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__5
    SLICE_X0Y100         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.123     6.444 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][100]/Q
                         net (fo=2, routed)           0.400     6.844    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[4]
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.811     6.766    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.090 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.254     5.344    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.895     6.239 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.252    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.250     6.002    
                         clock uncertainty            0.191     6.192    
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.090     6.282    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.282    
                         arrival time                           6.844    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][0]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.123ns (26.004%)  route 0.350ns (73.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.227ns
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.438ns (routing 0.840ns, distribution 1.598ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.438     6.311    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__5
    SLICE_X1Y90          FDSE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.123     6.434 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][0]/Q
                         net (fo=1, routed)           0.350     6.784    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[0]
    BITSLICE_RX_TX_X0Y78 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.811     6.766    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.090 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.254     5.344    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.870     6.214 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.227    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y78 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.250     5.976    
                         clock uncertainty            0.191     6.167    
    BITSLICE_RX_TX_X0Y78 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.052     6.219    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.219    
                         arrival time                           6.784    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][100]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.123ns (23.518%)  route 0.400ns (76.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.252ns
    Source Clock Delay      (SCD):    6.321ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.448ns (routing 0.840ns, distribution 1.608ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.448     6.321    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__5
    SLICE_X0Y100         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.123     6.444 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][100]/Q
                         net (fo=2, routed)           0.400     6.844    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.811     6.766    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.090 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.254     5.344    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.895     6.239 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.252    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.250     6.002    
                         clock uncertainty            0.191     6.192    
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.081     6.273    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.273    
                         arrival time                           6.844    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.123ns (21.617%)  route 0.446ns (78.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.252ns
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.418ns (routing 0.840ns, distribution 1.578ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.418     6.291    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__5
    SLICE_X0Y88          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.123     6.414 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][22]/Q
                         net (fo=4, routed)           0.446     6.860    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[5]
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.811     6.766    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.090 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.254     5.344    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.895     6.239 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.252    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.251     6.001    
                         clock uncertainty            0.191     6.192    
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.088     6.280    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.280    
                         arrival time                           6.860    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][63]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.124ns (21.947%)  route 0.441ns (78.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.253ns
    Source Clock Delay      (SCD):    6.310ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.437ns (routing 0.840ns, distribution 1.597ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.437     6.310    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__5
    SLICE_X0Y99          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.124     6.434 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][63]/Q
                         net (fo=1, routed)           0.441     6.875    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[7]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.811     6.766    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.090 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.254     5.344    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.896     6.240 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.253    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.250     6.002    
                         clock uncertainty            0.191     6.193    
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.094     6.287    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.287    
                         arrival time                           6.875    
  -------------------------------------------------------------------
                         slack                                  0.588    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.546ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.138ns (6.250%)  route 2.070ns (93.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 10.888 - 5.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.788ns (routing 0.913ns, distribution 1.875ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.788     6.743    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X14Y79         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     6.881 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[1]/Q
                         net (fo=1, routed)           2.070     8.951    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[1]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.543    11.416    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.989 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.208    10.197    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.691    10.888 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.154    11.043    
                         clock uncertainty           -0.191    10.852    
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[1])
                                                     -0.664    10.188    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.140ns (6.506%)  route 2.012ns (93.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 10.906 - 5.000 ) 
    Source Clock Delay      (SCD):    6.729ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.774ns (routing 0.913ns, distribution 1.861ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.774     6.729    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[6][9]_0
    SLICE_X7Y76          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     6.869 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, routed)           2.012     8.881    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.543    11.416    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.989 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.208    10.197    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.709    10.906 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.154    11.061    
                         clock uncertainty           -0.191    10.870    
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[0])
                                                     -0.658    10.212    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.212    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.138ns (6.345%)  route 2.037ns (93.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 10.906 - 5.000 ) 
    Source Clock Delay      (SCD):    6.763ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.808ns (routing 0.913ns, distribution 1.895ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.808     6.763    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[6][9]_0
    SLICE_X2Y83          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     6.901 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[3]/Q
                         net (fo=1, routed)           2.037     8.938    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[3]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.543    11.416    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.989 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.208    10.197    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.709    10.906 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.154    11.061    
                         clock uncertainty           -0.191    10.870    
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[3])
                                                     -0.586    10.284    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.284    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.139ns (6.721%)  route 1.929ns (93.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 10.888 - 5.000 ) 
    Source Clock Delay      (SCD):    6.729ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.774ns (routing 0.913ns, distribution 1.861ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.774     6.729    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_0
    SLICE_X12Y89         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.139     6.868 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.929     8.797    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.543    11.416    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.989 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.208    10.197    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.691    10.888 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.154    11.043    
                         clock uncertainty           -0.191    10.852    
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[2])
                                                     -0.672    10.180    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.180    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.139ns (6.774%)  route 1.913ns (93.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 10.906 - 5.000 ) 
    Source Clock Delay      (SCD):    6.763ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.808ns (routing 0.913ns, distribution 1.895ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.808     6.763    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[6][9]_0
    SLICE_X1Y83          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.139     6.902 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[1]/Q
                         net (fo=1, routed)           1.913     8.815    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[1]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.543    11.416    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.989 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.208    10.197    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.709    10.906 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.154    11.061    
                         clock uncertainty           -0.191    10.870    
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[1])
                                                     -0.664    10.206    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.206    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.139ns (6.784%)  route 1.910ns (93.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 10.888 - 5.000 ) 
    Source Clock Delay      (SCD):    6.731ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.776ns (routing 0.913ns, distribution 1.863ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.776     6.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_0
    SLICE_X12Y88         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.139     6.870 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[1]/Q
                         net (fo=1, routed)           1.910     8.780    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[1]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.543    11.416    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.989 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.208    10.197    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.691    10.888 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.154    11.043    
                         clock uncertainty           -0.191    10.852    
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[1])
                                                     -0.664    10.188    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.139ns (6.370%)  route 2.043ns (93.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 10.888 - 5.000 ) 
    Source Clock Delay      (SCD):    6.747ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.792ns (routing 0.913ns, distribution 1.879ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.792     6.747    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__5_0
    SLICE_X0Y106         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.139     6.886 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=8, routed)           2.043     8.929    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.543    11.416    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.989 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.208    10.197    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.691    10.888 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.154    11.043    
                         clock uncertainty           -0.191    10.852    
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.476    10.376    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.376    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.139ns (7.128%)  route 1.811ns (92.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 10.888 - 5.000 ) 
    Source Clock Delay      (SCD):    6.748ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.793ns (routing 0.913ns, distribution 1.880ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.793     6.748    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X12Y78         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     6.887 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.811     8.698    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.543    11.416    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.989 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.208    10.197    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.691    10.888 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.154    11.043    
                         clock uncertainty           -0.191    10.852    
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[2])
                                                     -0.672    10.180    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.180    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.139ns (6.566%)  route 1.978ns (93.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 10.906 - 5.000 ) 
    Source Clock Delay      (SCD):    6.780ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.825ns (routing 0.913ns, distribution 1.912ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.825     6.780    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__5_0
    SLICE_X1Y109         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.139     6.919 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/Q
                         net (fo=8, routed)           1.978     8.897    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[2]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.543    11.416    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.989 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.208    10.197    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.709    10.906 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.154    11.061    
                         clock uncertainty           -0.191    10.870    
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.476    10.394    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.139ns (6.606%)  route 1.965ns (93.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 10.906 - 5.000 ) 
    Source Clock Delay      (SCD):    6.780ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.825ns (routing 0.913ns, distribution 1.912ns)
  Clock Net Delay (Destination): 0.208ns (routing 0.169ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.825     6.780    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__5_0
    SLICE_X1Y109         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.139     6.919 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/Q
                         net (fo=8, routed)           1.965     8.884    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[1]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    AJ18                                              0.000     5.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     8.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.360 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     8.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.873 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.543    11.416    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.427     9.989 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.208    10.197    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.709    10.906 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.154    11.061    
                         clock uncertainty           -0.191    10.870    
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.472    10.398    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.398    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  1.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.121ns (26.889%)  route 0.329ns (73.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.262ns
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.464ns (routing 0.840ns, distribution 1.624ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.464     6.337    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X0Y169         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.121     6.458 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.329     6.787    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y146
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.843     6.798    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.122 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.376    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.873     6.249 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.262    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y146
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.253     6.008    
                         clock uncertainty            0.191     6.199    
    BITSLICE_RX_TX_X0Y146
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.042     6.241    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.241    
                         arrival time                           6.787    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.123ns (27.152%)  route 0.330ns (72.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    6.351ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.478ns (routing 0.840ns, distribution 1.638ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.478     6.351    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[5]_0
    SLICE_X0Y121         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.123     6.474 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/Q
                         net (fo=1, routed)           0.330     6.804    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[0]
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.843     6.798    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.122 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.376    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.870     6.246 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.259    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.253     6.006    
                         clock uncertainty            0.191     6.196    
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.052     6.248    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.248    
                         arrival time                           6.804    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.122ns (26.180%)  route 0.344ns (73.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.262ns
    Source Clock Delay      (SCD):    6.355ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.482ns (routing 0.840ns, distribution 1.642ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.482     6.355    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X1Y139         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.122     6.477 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.344     6.821    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y120
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.843     6.798    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.122 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.376    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.873     6.249 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.262    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y120
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.253     6.009    
                         clock uncertainty            0.191     6.199    
    BITSLICE_RX_TX_X0Y120
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.060     6.259    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.259    
                         arrival time                           6.821    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.123ns (23.340%)  route 0.404ns (76.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.291ns
    Source Clock Delay      (SCD):    6.351ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.478ns (routing 0.840ns, distribution 1.638ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.478     6.351    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X1Y157         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.123     6.474 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.404     6.878    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y138
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.843     6.798    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.122 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.376    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.902     6.278 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.291    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y138
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.253     6.038    
                         clock uncertainty            0.191     6.228    
    BITSLICE_RX_TX_X0Y138
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.078     6.306    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.306    
                         arrival time                           6.878    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.122ns (23.150%)  route 0.405ns (76.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.287ns
    Source Clock Delay      (SCD):    6.355ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.482ns (routing 0.840ns, distribution 1.642ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.482     6.355    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X1Y159         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.122     6.477 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           0.405     6.882    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y139
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.843     6.798    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.122 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.376    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.898     6.274 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.287    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y139
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.253     6.034    
                         clock uncertainty            0.191     6.224    
    BITSLICE_RX_TX_X0Y139
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.084     6.308    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.308    
                         arrival time                           6.882    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.122ns (26.013%)  route 0.347ns (73.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.244ns
    Source Clock Delay      (SCD):    6.355ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.482ns (routing 0.840ns, distribution 1.642ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.482     6.355    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X1Y141         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.122     6.477 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           0.347     6.824    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y122
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.843     6.798    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.122 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.376    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.855     6.231 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.244    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y122
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.253     5.991    
                         clock uncertainty            0.191     6.181    
    BITSLICE_RX_TX_X0Y122
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.067     6.248    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.248    
                         arrival time                           6.824    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.122ns (23.194%)  route 0.404ns (76.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.284ns
    Source Clock Delay      (SCD):    6.363ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.490ns (routing 0.840ns, distribution 1.650ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.490     6.363    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X2Y132         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.122     6.485 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           0.404     6.889    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X0Y114
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.843     6.798    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.122 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.376    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.895     6.271 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.284    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y114
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.253     6.031    
                         clock uncertainty            0.191     6.221    
    BITSLICE_RX_TX_X0Y114
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.089     6.310    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.310    
                         arrival time                           6.889    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.123ns (23.384%)  route 0.403ns (76.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.284ns
    Source Clock Delay      (SCD):    6.361ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.488ns (routing 0.840ns, distribution 1.648ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.488     6.361    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X2Y132         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.123     6.484 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           0.403     6.887    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X0Y114
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.843     6.798    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.122 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.376    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.895     6.271 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.284    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y114
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.253     6.031    
                         clock uncertainty            0.191     6.221    
    BITSLICE_RX_TX_X0Y114
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.087     6.308    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.308    
                         arrival time                           6.887    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.123ns (23.077%)  route 0.410ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.287ns
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.480ns (routing 0.840ns, distribution 1.640ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.480     6.353    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X1Y159         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.123     6.476 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           0.410     6.886    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X0Y139
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.843     6.798    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.122 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.376    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.898     6.274 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.287    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y139
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.253     6.034    
                         clock uncertainty            0.191     6.224    
    BITSLICE_RX_TX_X0Y139
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.083     6.307    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.307    
                         arrival time                           6.886    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.123ns (23.077%)  route 0.410ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.287ns
    Source Clock Delay      (SCD):    6.355ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.138ns
  Clock Net Delay (Source):      2.482ns (routing 0.840ns, distribution 1.642ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     0.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     1.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     1.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638     3.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     3.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     3.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.482     6.355    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[5]_1
    SLICE_X1Y159         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.123     6.478 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           0.410     6.888    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X0Y139
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AJ18                                              0.000     0.000 f  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 f  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 f  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 f  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.353 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     3.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.955 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=29497, routed)       2.843     6.798    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.676     5.122 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.254     5.376    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.898     6.274 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.287    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y139
                         RXTX_BITSLICE                                r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.253     6.034    
                         clock uncertainty            0.191     6.224    
    BITSLICE_RX_TX_X0Y139
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.079     6.303    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -6.303    
                         arrival time                           6.888    
  -------------------------------------------------------------------
                         slack                                  0.585    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.333ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.333ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.732ns  (logic 0.139ns (18.989%)  route 0.593ns (81.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X10Y67         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.139     0.139 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.593     0.732    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X10Y66         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X10Y66         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.065    12.065    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                 11.333    

Slack (MET) :             11.364ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.703ns  (logic 0.138ns (19.630%)  route 0.565ns (80.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
    SLICE_X10Y67         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.138     0.138 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/Q
                         net (fo=1, routed)           0.565     0.703    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[5]
    SLICE_X8Y64          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X8Y64          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067    12.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 11.364    

Slack (MET) :             11.425ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.642ns  (logic 0.138ns (21.495%)  route 0.504ns (78.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    SLICE_X10Y67         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.138     0.138 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                         net (fo=1, routed)           0.504     0.642    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    SLICE_X10Y66         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X10Y66         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.067    12.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                 11.425    

Slack (MET) :             11.439ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.628ns  (logic 0.139ns (22.134%)  route 0.489ns (77.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
    SLICE_X10Y67         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.139     0.139 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/Q
                         net (fo=1, routed)           0.489     0.628    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[2]
    SLICE_X10Y64         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X10Y64         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.067    12.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                 11.439    

Slack (MET) :             11.474ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.590ns  (logic 0.137ns (23.220%)  route 0.453ns (76.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
    SLICE_X10Y67         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.137     0.137 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, routed)           0.453     0.590    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    SLICE_X10Y66         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X10Y66         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064    12.064    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                 11.474    

Slack (MET) :             11.485ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.582ns  (logic 0.137ns (23.540%)  route 0.445ns (76.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
    SLICE_X10Y63         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.137     0.137 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                         net (fo=1, routed)           0.445     0.582    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    SLICE_X10Y61         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X10Y61         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.067    12.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                 11.485    

Slack (MET) :             11.492ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.574ns  (logic 0.138ns (24.042%)  route 0.436ns (75.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    SLICE_X10Y67         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.138     0.138 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                         net (fo=1, routed)           0.436     0.574    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    SLICE_X10Y66         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X10Y66         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.066    12.066    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                 11.492    

Slack (MET) :             11.497ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.569ns  (logic 0.137ns (24.077%)  route 0.432ns (75.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
    SLICE_X10Y67         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.137     0.137 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/Q
                         net (fo=1, routed)           0.432     0.569    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[1]
    SLICE_X10Y65         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X10Y65         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.066    12.066    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                 11.497    

Slack (MET) :             11.551ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.515ns  (logic 0.139ns (26.990%)  route 0.376ns (73.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
    SLICE_X10Y67         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139     0.139 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/Q
                         net (fo=1, routed)           0.376     0.515    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[8]
    SLICE_X10Y64         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X10Y64         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.066    12.066    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                 11.551    

Slack (MET) :             11.675ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.392ns  (logic 0.137ns (34.949%)  route 0.255ns (65.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59                                       0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
    SLICE_X8Y59          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.137     0.137 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/Q
                         net (fo=2, routed)           0.255     0.392    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/D[0]
    SLICE_X8Y60          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X8Y60          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067    12.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                 11.675    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       31.779ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.285ns  (logic 0.138ns (10.739%)  route 1.147ns (89.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X1Y68          FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     0.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.147     1.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X1Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X1Y69          FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.064    33.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.064    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                 31.779    

Slack (MET) :             32.104ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.962ns  (logic 0.139ns (14.449%)  route 0.823ns (85.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X1Y68          FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.823     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X1Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X1Y69          FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.066    33.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.066    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                 32.104    

Slack (MET) :             32.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.896ns  (logic 0.140ns (15.625%)  route 0.756ns (84.375%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y74                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X19Y74         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     0.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.756     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X22Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X22Y69         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.067    33.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.067    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 32.171    

Slack (MET) :             32.192ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.872ns  (logic 0.139ns (15.940%)  route 0.733ns (84.060%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X1Y68          FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.733     0.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X2Y70          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X2Y70          FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.064    33.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.064    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 32.192    

Slack (MET) :             32.249ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.817ns  (logic 0.140ns (17.136%)  route 0.677ns (82.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X15Y68         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     0.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.677     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X21Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X21Y69         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.066    33.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.066    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 32.249    

Slack (MET) :             32.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.785ns  (logic 0.137ns (17.452%)  route 0.648ns (82.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X15Y68         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.137     0.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.648     0.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X21Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X21Y68         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.067    33.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.067    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                 32.282    

Slack (MET) :             32.380ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.687ns  (logic 0.139ns (20.233%)  route 0.548ns (79.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X1Y68          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.548     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X1Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X1Y69          FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.067    33.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.067    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                 32.380    

Slack (MET) :             32.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.655ns  (logic 0.140ns (21.374%)  route 0.515ns (78.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X15Y69         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     0.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.515     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X21Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X21Y69         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.064    33.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.064    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                 32.409    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        3.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        1.383ns  (logic 0.139ns (10.051%)  route 1.244ns (89.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.299ns = ( 16.299 - 10.000 ) 
    Source Clock Delay      (SCD):    6.722ns = ( 11.722 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.008ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.767ns (routing 0.913ns, distribution 1.854ns)
  Clock Net Delay (Destination): 2.426ns (routing 0.842ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     5.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     5.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     6.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     6.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     8.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     8.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     8.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     8.955 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       2.767    11.722    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__5
    SLICE_X0Y58          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139    11.861 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           1.244    13.105    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X1Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AJ18                                              0.000    10.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    10.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    11.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    11.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    13.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.350    13.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.422    13.782    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    13.873 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        2.426    16.299    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X1Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism             -0.008    16.292    
                         clock uncertainty           -0.191    16.101    
    SLICE_X1Y59          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.063    16.164    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         16.164    
                         arrival time                         -13.105    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.227ns  (logic 0.139ns (11.328%)  route 1.088ns (88.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/C
    SLICE_X11Y91         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.139     0.139 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/Q
                         net (fo=1, routed)           1.088     1.227    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[27]
    SLICE_X11Y68         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X11Y68         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.066     5.066    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.066    
                         arrival time                          -1.227    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.042ns  (logic 0.138ns (13.244%)  route 0.904ns (86.756%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91                                       0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/C
    SLICE_X9Y91          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     0.138 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/Q
                         net (fo=1, routed)           0.904     1.042    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[18]
    SLICE_X11Y68         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X11Y68         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.067     5.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.067    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.036ns  (logic 0.139ns (13.417%)  route 0.897ns (86.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/C
    SLICE_X11Y91         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.139     0.139 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/Q
                         net (fo=1, routed)           0.897     1.036    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[19]
    SLICE_X11Y68         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X11Y68         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     5.064    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.064    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[17].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.028ns  (logic 0.138ns (13.424%)  route 0.890ns (86.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92                                       0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[17]/C
    SLICE_X9Y92          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     0.138 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[17]/Q
                         net (fo=1, routed)           0.890     1.028    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[17]
    SLICE_X10Y68         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[17].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X10Y68         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.067     5.067    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[17].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.067    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.978ns  (logic 0.138ns (14.110%)  route 0.840ns (85.890%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
    SLICE_X10Y93         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.138     0.138 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/Q
                         net (fo=1, routed)           0.840     0.978    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[31]
    SLICE_X10Y68         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X10Y68         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.066     5.066    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.066    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.960ns  (logic 0.137ns (14.271%)  route 0.823ns (85.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[23]/C
    SLICE_X12Y90         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.137     0.137 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[23]/Q
                         net (fo=1, routed)           0.823     0.960    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[23]
    SLICE_X12Y70         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X12Y70         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.064     5.064    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.064    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.949ns  (logic 0.138ns (14.542%)  route 0.811ns (85.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/C
    SLICE_X11Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     0.138 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/Q
                         net (fo=1, routed)           0.811     0.949    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[14]
    SLICE_X8Y76          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X8Y76          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.064     5.064    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.064    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[22].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.870ns  (logic 0.139ns (15.977%)  route 0.731ns (84.023%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[22]/C
    SLICE_X10Y93         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.139     0.139 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[22]/Q
                         net (fo=1, routed)           0.731     0.870    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[22]
    SLICE_X10Y68         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[22].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X10Y68         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.065     5.065    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[22].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[16].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.863ns  (logic 0.137ns (15.875%)  route 0.726ns (84.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92                                      0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[16]/C
    SLICE_X10Y92         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.137     0.137 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[16]/Q
                         net (fo=1, routed)           0.726     0.863    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[16]
    SLICE_X10Y68         FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[16].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X10Y68         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.064     5.064    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[16].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.064    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                  4.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.049ns (8.478%)  route 0.529ns (91.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.075ns (routing 0.374ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.419ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.688    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.715 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=29497, routed)       1.075     2.790    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__5
    SLICE_X0Y58          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.839 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.529     3.368    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X1Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     1.627    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.658 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.249     2.907    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X1Y59          FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism              0.104     3.010    
                         clock uncertainty            0.191     3.202    
    SLICE_X1Y59          FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     3.258    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  APP_CLK
  To Clock:  APP_2X_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.138ns (11.795%)  route 1.032ns (88.205%))
  Logic Levels:           0  
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 6.389 - 4.000 ) 
    Source Clock Delay      (SCD):    4.217ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.059ns (routing 1.316ns, distribution 1.743ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.365ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.059     4.217    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X28Y180        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y180        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.355 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][15]/Q
                         net (fo=2, routed)           1.032     5.387    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[15]_0[15]
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.854     6.389    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[15]/C
                         clock pessimism              0.498     6.887    
                         clock uncertainty           -0.193     6.694    
    SLICE_X26Y202        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.063     6.757    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[15]
  -------------------------------------------------------------------
                         required time                          6.757    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.139ns (11.790%)  route 1.040ns (88.210%))
  Logic Levels:           0  
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns = ( 6.387 - 4.000 ) 
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.026ns (routing 1.316ns, distribution 1.710ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.365ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.026     4.184    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X28Y179        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y179        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.139     4.323 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][5]/Q
                         net (fo=3, routed)           1.040     5.363    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[15]_0[5]
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.852     6.387    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[5]/C
                         clock pessimism              0.498     6.885    
                         clock uncertainty           -0.193     6.692    
    SLICE_X26Y202        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.065     6.757    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                          6.757    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.138ns (12.684%)  route 0.950ns (87.316%))
  Logic Levels:           0  
  Clock Path Skew:        -1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 6.378 - 4.000 ) 
    Source Clock Delay      (SCD):    4.217ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.059ns (routing 1.316ns, distribution 1.743ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.365ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.059     4.217    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X27Y175        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y175        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.355 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][15]/Q
                         net (fo=2, routed)           0.950     5.305    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[15]_0[15]
    SLICE_X26Y204        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.843     6.378    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y204        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[15]/C
                         clock pessimism              0.498     6.876    
                         clock uncertainty           -0.193     6.683    
    SLICE_X26Y204        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.062     6.745    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                          6.745    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.138ns (12.754%)  route 0.944ns (87.246%))
  Logic Levels:           0  
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 6.389 - 4.000 ) 
    Source Clock Delay      (SCD):    4.217ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.059ns (routing 1.316ns, distribution 1.743ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.365ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.059     4.217    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X27Y174        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y174        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.355 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][7]/Q
                         net (fo=3, routed)           0.944     5.299    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[15]_0[7]
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.854     6.389    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[7]/C
                         clock pessimism              0.498     6.887    
                         clock uncertainty           -0.193     6.694    
    SLICE_X26Y202        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.067     6.761    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.139ns (13.052%)  route 0.926ns (86.948%))
  Logic Levels:           0  
  Clock Path Skew:        -1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 6.386 - 4.000 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.062ns (routing 1.316ns, distribution 1.746ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.365ns, distribution 1.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.062     4.220    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X28Y180        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y180        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     4.359 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][9]/Q
                         net (fo=3, routed)           0.926     5.285    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[15]_0[9]
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.851     6.386    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[9]/C
                         clock pessimism              0.498     6.884    
                         clock uncertainty           -0.193     6.691    
    SLICE_X26Y203        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.063     6.754    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                          6.754    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.139ns (12.847%)  route 0.943ns (87.153%))
  Logic Levels:           0  
  Clock Path Skew:        -1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 6.385 - 4.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.029ns (routing 1.316ns, distribution 1.713ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.365ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.029     4.187    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X28Y179        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y179        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     4.326 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][1]/Q
                         net (fo=3, routed)           0.943     5.269    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[15]_0[1]
    SLICE_X27Y197        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.850     6.385    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X27Y197        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[1]/C
                         clock pessimism              0.498     6.883    
                         clock uncertainty           -0.193     6.690    
    SLICE_X27Y197        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.064     6.754    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                          6.754    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.138ns (13.181%)  route 0.909ns (86.819%))
  Logic Levels:           0  
  Clock Path Skew:        -1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 6.386 - 4.000 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.062ns (routing 1.316ns, distribution 1.746ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.365ns, distribution 1.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.062     4.220    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X28Y180        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     4.358 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][10]/Q
                         net (fo=3, routed)           0.909     5.267    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[15]_0[10]
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.851     6.386    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[10]/C
                         clock pessimism              0.498     6.884    
                         clock uncertainty           -0.193     6.691    
    SLICE_X26Y203        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.064     6.755    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          6.755    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.138ns (13.282%)  route 0.901ns (86.718%))
  Logic Levels:           0  
  Clock Path Skew:        -1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 6.378 - 4.000 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.062ns (routing 1.316ns, distribution 1.746ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.365ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.062     4.220    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X27Y174        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y174        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     4.358 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][2]/Q
                         net (fo=3, routed)           0.901     5.259    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[15]_0[2]
    SLICE_X26Y204        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.843     6.378    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y204        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[2]/C
                         clock pessimism              0.498     6.876    
                         clock uncertainty           -0.193     6.683    
    SLICE_X26Y204        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.066     6.749    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                          6.749    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.138ns (12.813%)  route 0.939ns (87.187%))
  Logic Levels:           0  
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns = ( 6.387 - 4.000 ) 
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.026ns (routing 1.316ns, distribution 1.710ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.365ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.026     4.184    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X28Y179        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y179        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.322 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][7]/Q
                         net (fo=3, routed)           0.939     5.261    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[15]_0[7]
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.852     6.387    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[7]/C
                         clock pessimism              0.498     6.885    
                         clock uncertainty           -0.193     6.692    
    SLICE_X26Y202        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.063     6.755    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                          6.755    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (APP_2X_CLK rise@4.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.139ns (13.391%)  route 0.899ns (86.609%))
  Logic Levels:           0  
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 6.386 - 4.000 ) 
    Source Clock Delay      (SCD):    4.217ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.059ns (routing 1.316ns, distribution 1.743ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.365ns, distribution 1.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.059     4.217    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X27Y175        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     4.356 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][12]/Q
                         net (fo=3, routed)           0.899     5.255    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[15]_0[12]
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      4.000     4.000 r  
    W25                                               0.000     4.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     4.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     4.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     5.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605     7.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.851     4.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.386     4.444    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     4.535 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.851     6.386    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[12]/C
                         clock pessimism              0.498     6.884    
                         clock uncertainty           -0.193     6.691    
    SLICE_X26Y203        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.064     6.755    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                          6.755    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  1.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.049ns (14.040%)  route 0.300ns (85.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.169ns (routing 0.559ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.142ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.169     1.371    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X27Y175        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y175        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.420 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][11]/Q
                         net (fo=3, routed)           0.300     1.720    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[15]_0[11]
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.908     1.583    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[11]/C
                         clock pessimism             -0.428     1.155    
                         clock uncertainty            0.193     1.348    
    SLICE_X26Y202        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.404    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.048ns (12.766%)  route 0.328ns (87.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.167ns (routing 0.559ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.142ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.167     1.369    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X27Y174        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y174        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.417 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][6]/Q
                         net (fo=3, routed)           0.328     1.745    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[15]_0[6]
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.908     1.583    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[6]/C
                         clock pessimism             -0.428     1.155    
                         clock uncertainty            0.193     1.348    
    SLICE_X26Y202        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.404    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.049ns (12.997%)  route 0.328ns (87.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.169ns (routing 0.559ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.906ns (routing 0.142ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.169     1.371    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X27Y174        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y174        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.420 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][0]/Q
                         net (fo=3, routed)           0.328     1.748    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[15]_0[0]
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.906     1.581    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[0]/C
                         clock pessimism             -0.428     1.153    
                         clock uncertainty            0.193     1.346    
    SLICE_X26Y202        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     1.401    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.049ns (12.861%)  route 0.332ns (87.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.169ns (routing 0.559ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.142ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.169     1.371    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X27Y175        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y175        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.420 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][9]/Q
                         net (fo=3, routed)           0.332     1.752    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[15]_0[9]
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.905     1.580    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[9]/C
                         clock pessimism             -0.428     1.152    
                         clock uncertainty            0.193     1.345    
    SLICE_X26Y203        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     1.401    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.048ns (12.533%)  route 0.335ns (87.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.169ns (routing 0.559ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.142ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.169     1.371    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X27Y175        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y175        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.419 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][10]/Q
                         net (fo=3, routed)           0.335     1.754    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[15]_0[10]
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.905     1.580    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[10]/C
                         clock pessimism             -0.428     1.152    
                         clock uncertainty            0.193     1.345    
    SLICE_X26Y203        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     1.400    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.049ns (12.564%)  route 0.341ns (87.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.167ns (routing 0.559ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.142ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.167     1.369    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X27Y175        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y175        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.418 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][13]/Q
                         net (fo=3, routed)           0.341     1.759    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[15]_0[13]
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.908     1.583    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[13]/C
                         clock pessimism             -0.428     1.155    
                         clock uncertainty            0.193     1.348    
    SLICE_X26Y202        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.056     1.404    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.049ns (12.895%)  route 0.331ns (87.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.169ns (routing 0.559ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.142ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.169     1.371    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X27Y174        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y174        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.420 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[1][1]/Q
                         net (fo=3, routed)           0.331     1.751    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[15]_0[1]
    SLICE_X26Y201        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.899     1.574    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y201        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[1]/C
                         clock pessimism             -0.428     1.146    
                         clock uncertainty            0.193     1.339    
    SLICE_X26Y201        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.395    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.049ns (12.250%)  route 0.351ns (87.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.160ns (routing 0.559ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.142ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.160     1.362    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X28Y179        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y179        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.411 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][3]/Q
                         net (fo=3, routed)           0.351     1.762    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[15]_0[3]
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.908     1.583    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y202        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[3]/C
                         clock pessimism             -0.428     1.155    
                         clock uncertainty            0.193     1.348    
    SLICE_X26Y202        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.056     1.404    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.049ns (12.596%)  route 0.340ns (87.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.180ns (routing 0.559ns, distribution 0.621ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.142ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.180     1.382    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X28Y180        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y180        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.431 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][12]/Q
                         net (fo=3, routed)           0.340     1.771    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[15]_0[12]
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.907     1.582    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y203        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[12]/C
                         clock pessimism             -0.428     1.154    
                         clock uncertainty            0.193     1.347    
    SLICE_X26Y203        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.403    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by APP_2X_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             APP_2X_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_2X_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.048ns (11.852%)  route 0.357ns (88.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.158ns (routing 0.559ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.898ns (routing 0.142ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.158     1.360    ins_payload/ins_app_top/blk_mimo.ins_mimo/po_clock_1x
    SLICE_X28Y179        FDRE                                         r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y179        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.408 r  ins_payload/ins_app_top/blk_mimo.ins_mimo/u_reg[0][6]/Q
                         net (fo=3, routed)           0.357     1.765    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[15]_0[6]
    SLICE_X26Y204        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock APP_2X_CLK rise edge)
                                                      0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.208     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.675 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.898     1.573    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/po_clock_2x
    SLICE_X26Y204        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[6]/C
                         clock pessimism             -0.428     1.145    
                         clock uncertainty            0.193     1.338    
    SLICE_X26Y204        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.056     1.394    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/data_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  axi4_aclk
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        1.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.399ns (18.054%)  route 1.811ns (81.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 6.909 - 4.000 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.863ns (routing 0.969ns, distribution 1.894ns)
  Clock Net Delay (Destination): 2.511ns (routing 0.894ns, distribution 1.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.863     3.338    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.139     3.477 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.254     3.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.260     3.991 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         1.557     5.548    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.511     6.909    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/C
                         clock pessimism              0.000     6.909    
                         clock uncertainty           -0.035     6.874    
    SLICE_X96Y184        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.096     6.778    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.778    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.399ns (18.054%)  route 1.811ns (81.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 6.909 - 4.000 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.863ns (routing 0.969ns, distribution 1.894ns)
  Clock Net Delay (Destination): 2.511ns (routing 0.894ns, distribution 1.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.863     3.338    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.139     3.477 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.254     3.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.260     3.991 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         1.557     5.548    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.511     6.909    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[13]/C
                         clock pessimism              0.000     6.909    
                         clock uncertainty           -0.035     6.874    
    SLICE_X96Y184        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.096     6.778    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          6.778    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.399ns (18.054%)  route 1.811ns (81.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 6.909 - 4.000 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.863ns (routing 0.969ns, distribution 1.894ns)
  Clock Net Delay (Destination): 2.511ns (routing 0.894ns, distribution 1.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.863     3.338    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.139     3.477 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.254     3.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.260     3.991 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         1.557     5.548    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.511     6.909    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[15]/C
                         clock pessimism              0.000     6.909    
                         clock uncertainty           -0.035     6.874    
    SLICE_X96Y184        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.096     6.778    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                          6.778    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.399ns (18.054%)  route 1.811ns (81.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 6.909 - 4.000 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.863ns (routing 0.969ns, distribution 1.894ns)
  Clock Net Delay (Destination): 2.511ns (routing 0.894ns, distribution 1.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.863     3.338    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.139     3.477 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.254     3.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.260     3.991 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         1.557     5.548    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.511     6.909    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/C
                         clock pessimism              0.000     6.909    
                         clock uncertainty           -0.035     6.874    
    SLICE_X96Y184        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.096     6.778    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.778    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.399ns (18.054%)  route 1.811ns (81.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 6.909 - 4.000 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.863ns (routing 0.969ns, distribution 1.894ns)
  Clock Net Delay (Destination): 2.511ns (routing 0.894ns, distribution 1.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.863     3.338    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.139     3.477 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.254     3.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.260     3.991 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         1.557     5.548    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.511     6.909    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/C
                         clock pessimism              0.000     6.909    
                         clock uncertainty           -0.035     6.874    
    SLICE_X96Y184        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.093     6.781    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.781    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.399ns (18.054%)  route 1.811ns (81.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 6.909 - 4.000 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.863ns (routing 0.969ns, distribution 1.894ns)
  Clock Net Delay (Destination): 2.511ns (routing 0.894ns, distribution 1.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.863     3.338    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.139     3.477 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.254     3.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.260     3.991 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         1.557     5.548    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.511     6.909    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[14]/C
                         clock pessimism              0.000     6.909    
                         clock uncertainty           -0.035     6.874    
    SLICE_X96Y184        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.093     6.781    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                          6.781    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.399ns (18.054%)  route 1.811ns (81.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 6.909 - 4.000 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.863ns (routing 0.969ns, distribution 1.894ns)
  Clock Net Delay (Destination): 2.511ns (routing 0.894ns, distribution 1.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.863     3.338    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.139     3.477 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.254     3.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.260     3.991 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         1.557     5.548    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.511     6.909    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[1]/C
                         clock pessimism              0.000     6.909    
                         clock uncertainty           -0.035     6.874    
    SLICE_X96Y184        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.093     6.781    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.781    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.399ns (18.203%)  route 1.793ns (81.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 6.899 - 4.000 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.863ns (routing 0.969ns, distribution 1.894ns)
  Clock Net Delay (Destination): 2.501ns (routing 0.894ns, distribution 1.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.863     3.338    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.139     3.477 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.254     3.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.260     3.991 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         1.539     5.530    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X96Y185        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.501     6.899    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X96Y185        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[4]/C
                         clock pessimism              0.000     6.899    
                         clock uncertainty           -0.035     6.864    
    SLICE_X96Y185        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.095     6.769    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.399ns (18.145%)  route 1.800ns (81.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 6.907 - 4.000 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.863ns (routing 0.969ns, distribution 1.894ns)
  Clock Net Delay (Destination): 2.509ns (routing 0.894ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.863     3.338    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.139     3.477 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.254     3.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.260     3.991 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         1.546     5.537    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.509     6.907    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[0]/C
                         clock pessimism              0.000     6.907    
                         clock uncertainty           -0.035     6.872    
    SLICE_X96Y184        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.095     6.777    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.399ns (18.145%)  route 1.800ns (81.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 6.907 - 4.000 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.863ns (routing 0.969ns, distribution 1.894ns)
  Clock Net Delay (Destination): 2.509ns (routing 0.894ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.863     3.338    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.139     3.477 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.254     3.731    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.260     3.991 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         1.546     5.537    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     4.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     4.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        2.509     6.907    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X96Y184        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[11]/C
                         clock pessimism              0.000     6.907    
                         clock uncertainty           -0.035     6.872    
    SLICE_X96Y184        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.095     6.777    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  1.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.103ns (28.691%)  route 0.256ns (71.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.444ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.516ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.125     1.243    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.291 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.036     1.327    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.382 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         0.220     1.602    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X88Y212        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.317     1.482    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X88Y212        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
                         clock pessimism              0.000     1.482    
    SLICE_X88Y212        FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.103ns (24.879%)  route 0.311ns (75.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.444ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.516ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.125     1.243    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.291 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.036     1.327    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.382 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         0.275     1.657    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X91Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.325     1.490    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X91Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/C
                         clock pessimism              0.000     1.490    
    SLICE_X91Y213        FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.495    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_compliance_q_reg/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.103ns (24.879%)  route 0.311ns (75.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.444ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.516ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.125     1.243    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.291 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.036     1.327    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.382 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         0.275     1.657    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X91Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_compliance_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.325     1.490    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X91Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_compliance_q_reg/C
                         clock pessimism              0.000     1.490    
    SLICE_X91Y213        FDRE (Hold_EFF2_SLICEL_C_R)
                                                      0.005     1.495    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_compliance_q_reg
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.103ns (24.879%)  route 0.311ns (75.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.444ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.516ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.125     1.243    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.291 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.036     1.327    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.382 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         0.275     1.657    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X91Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.325     1.490    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X91Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[0]/C
                         clock pessimism              0.000     1.490    
    SLICE_X91Y213        FDRE (Hold_FFF_SLICEL_C_R)
                                                      0.005     1.495    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.103ns (24.879%)  route 0.311ns (75.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.444ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.516ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.125     1.243    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.291 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.036     1.327    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.382 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         0.275     1.657    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X91Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.325     1.490    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X91Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[2]/C
                         clock pessimism              0.000     1.490    
    SLICE_X91Y213        FDRE (Hold_FFF2_SLICEL_C_R)
                                                      0.005     1.495    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.103ns (24.879%)  route 0.311ns (75.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.444ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.516ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.125     1.243    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.291 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.036     1.327    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.382 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         0.275     1.657    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X91Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.325     1.490    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X91Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/C
                         clock pessimism              0.000     1.490    
    SLICE_X91Y213        FDRE (Hold_GFF_SLICEL_C_R)
                                                      0.005     1.495    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.103ns (24.879%)  route 0.311ns (75.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.444ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.516ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.125     1.243    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.291 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.036     1.327    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.382 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         0.275     1.657    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X91Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.325     1.490    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X91Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[5]/C
                         clock pessimism              0.000     1.490    
    SLICE_X91Y213        FDRE (Hold_GFF2_SLICEL_C_R)
                                                      0.005     1.495    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.103ns (24.879%)  route 0.311ns (75.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.444ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.516ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.125     1.243    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.291 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.036     1.327    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.382 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         0.275     1.657    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X91Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.325     1.490    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X91Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[7]/C
                         clock pessimism              0.000     1.490    
    SLICE_X91Y213        FDRE (Hold_HFF_SLICEL_C_R)
                                                      0.005     1.495    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.103ns (24.879%)  route 0.311ns (75.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.444ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.516ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.125     1.243    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.291 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.036     1.327    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.382 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         0.275     1.657    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X91Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.325     1.490    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X91Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]/C
                         clock pessimism              0.000     1.490    
    SLICE_X91Y213        FDRE (Hold_HFF2_SLICEL_C_R)
                                                      0.005     1.495    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.103ns (24.009%)  route 0.326ns (75.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.444ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.516ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.125     1.243    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X91Y212        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.291 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.036     1.327    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X91Y212        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.382 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=491, routed)         0.290     1.672    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X88Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=1051, routed)        1.318     1.483    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]_0
    SLICE_X88Y213        FDRE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/C
                         clock pessimism              0.000     1.483    
    SLICE_X88Y213        FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.488    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       19.191ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.191ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.875ns  (logic 0.139ns (15.886%)  route 0.736ns (84.114%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X21Y68         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.736     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X20Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X20Y68         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.066    20.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         20.066    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 19.191    

Slack (MET) :             19.202ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.865ns  (logic 0.139ns (16.069%)  route 0.726ns (83.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y69                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X21Y69         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.726     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X20Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X20Y73         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.067    20.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         20.067    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 19.202    

Slack (MET) :             19.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.798ns  (logic 0.138ns (17.293%)  route 0.660ns (82.707%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X19Y67         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     0.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.660     0.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X20Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X20Y68         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.067    20.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         20.067    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                 19.269    

Slack (MET) :             19.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.686ns  (logic 0.139ns (20.262%)  route 0.547ns (79.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X1Y69          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.547     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X1Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X1Y68          FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.065    20.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         20.065    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                 19.379    

Slack (MET) :             19.386ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.681ns  (logic 0.139ns (20.411%)  route 0.542ns (79.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X0Y70          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.542     0.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X0Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X0Y69          FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.067    20.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         20.067    
                         arrival time                          -0.681    
  -------------------------------------------------------------------
                         slack                                 19.386    

Slack (MET) :             19.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.648ns  (logic 0.137ns (21.142%)  route 0.511ns (78.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X2Y70          FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.137     0.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.511     0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X1Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X1Y68          FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.066    20.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         20.066    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                 19.418    

Slack (MET) :             19.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.637ns  (logic 0.137ns (21.507%)  route 0.500ns (78.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X19Y67         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.137     0.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.500     0.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X19Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X19Y74         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.067    20.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         20.067    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                 19.430    

Slack (MET) :             19.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.621ns  (logic 0.139ns (22.383%)  route 0.482ns (77.617%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X1Y69          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.482     0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X1Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X1Y68          FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.067    20.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         20.067    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                 19.446    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  APP_CLK
  To Clock:  APP_CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (APP_CLK rise@8.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.139ns (3.023%)  route 4.459ns (96.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 11.489 - 8.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.316ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.918ns (routing 1.212ns, distribution 1.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.005     4.163    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     4.302 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         4.459     8.761    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/SR[0]
    SLICE_X57Y104        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605    11.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     8.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     8.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.918    11.489    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/po_clock_1x
    SLICE_X57Y104        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[3]/C
                         clock pessimism              0.691    12.180    
                         clock uncertainty           -0.073    12.107    
    SLICE_X57Y104        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093    12.014    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.014    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (APP_CLK rise@8.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.139ns (3.023%)  route 4.459ns (96.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 11.489 - 8.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.316ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.918ns (routing 1.212ns, distribution 1.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.005     4.163    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     4.302 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         4.459     8.761    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/SR[0]
    SLICE_X57Y104        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605    11.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     8.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     8.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.918    11.489    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/po_clock_1x
    SLICE_X57Y104        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[4]/C
                         clock pessimism              0.691    12.180    
                         clock uncertainty           -0.073    12.107    
    SLICE_X57Y104        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093    12.014    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.014    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/sig_ce_reg/CLR
                            (recovery check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (APP_CLK rise@8.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.139ns (3.111%)  route 4.329ns (96.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 11.497 - 8.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.316ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.926ns (routing 1.212ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.005     4.163    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     4.302 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         4.329     8.631    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/SR[0]
    SLICE_X54Y104        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/sig_ce_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605    11.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     8.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     8.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.926    11.497    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/po_clock_1x
    SLICE_X54Y104        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/sig_ce_reg/C
                         clock pessimism              0.691    12.188    
                         clock uncertainty           -0.073    12.115    
    SLICE_X54Y104        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    12.022    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/sig_ce_reg
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (APP_CLK rise@8.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.139ns (3.111%)  route 4.329ns (96.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 11.497 - 8.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.316ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.926ns (routing 1.212ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.005     4.163    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     4.302 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         4.329     8.631    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/SR[0]
    SLICE_X54Y104        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605    11.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     8.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     8.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.926    11.497    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/po_clock_1x
    SLICE_X54Y104        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[0]/C
                         clock pessimism              0.691    12.188    
                         clock uncertainty           -0.073    12.115    
    SLICE_X54Y104        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    12.022    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (APP_CLK rise@8.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.139ns (3.111%)  route 4.329ns (96.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 11.497 - 8.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.316ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.926ns (routing 1.212ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.005     4.163    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     4.302 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         4.329     8.631    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/SR[0]
    SLICE_X54Y104        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605    11.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     8.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     8.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.926    11.497    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/po_clock_1x
    SLICE_X54Y104        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[1]/C
                         clock pessimism              0.691    12.188    
                         clock uncertainty           -0.073    12.115    
    SLICE_X54Y104        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093    12.022    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (APP_CLK rise@8.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.139ns (3.111%)  route 4.329ns (96.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 11.497 - 8.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.316ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.926ns (routing 1.212ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.005     4.163    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     4.302 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         4.329     8.631    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/SR[0]
    SLICE_X54Y104        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605    11.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     8.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     8.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.926    11.497    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/po_clock_1x
    SLICE_X54Y104        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[5]/C
                         clock pessimism              0.691    12.188    
                         clock uncertainty           -0.073    12.115    
    SLICE_X54Y104        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093    12.022    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (APP_CLK rise@8.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.139ns (3.111%)  route 4.329ns (96.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 11.497 - 8.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.316ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.926ns (routing 1.212ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.005     4.163    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     4.302 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         4.329     8.631    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/SR[0]
    SLICE_X54Y104        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605    11.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     8.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     8.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.926    11.497    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/po_clock_1x
    SLICE_X54Y104        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[8]/C
                         clock pessimism              0.691    12.188    
                         clock uncertainty           -0.073    12.115    
    SLICE_X54Y104        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    12.022    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (APP_CLK rise@8.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.139ns (3.117%)  route 4.321ns (96.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 11.494 - 8.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.316ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.923ns (routing 1.212ns, distribution 1.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.005     4.163    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     4.302 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         4.321     8.623    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/SR[0]
    SLICE_X53Y104        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605    11.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     8.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     8.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.923    11.494    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/po_clock_1x
    SLICE_X53Y104        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[2]/C
                         clock pessimism              0.691    12.185    
                         clock uncertainty           -0.073    12.112    
    SLICE_X53Y104        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    12.019    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (APP_CLK rise@8.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.139ns (3.118%)  route 4.319ns (96.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 11.495 - 8.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.316ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.924ns (routing 1.212ns, distribution 1.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.005     4.163    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     4.302 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         4.319     8.621    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/SR[0]
    SLICE_X54Y104        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605    11.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     8.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     8.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.924    11.495    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/po_clock_1x
    SLICE_X54Y104        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[6]/C
                         clock pessimism              0.691    12.186    
                         clock uncertainty           -0.073    12.113    
    SLICE_X54Y104        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093    12.020    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (APP_CLK rise@8.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.139ns (3.118%)  route 4.319ns (96.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 11.495 - 8.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.316ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.924ns (routing 1.212ns, distribution 1.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.644    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.644 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.583    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.684 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.892     4.576    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.020     0.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.501     1.057    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.158 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        3.005     4.163    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     4.302 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         4.319     8.621    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/SR[0]
    SLICE_X54Y104        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    8.000     8.000 r  
    W25                                               0.000     8.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     8.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.336     8.336 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     8.391    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.391 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     9.213    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     9.304 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          2.605    11.909    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.851     8.058 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.422     8.480    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.571 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        2.924    11.495    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/po_clock_1x
    SLICE_X54Y104        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[7]/C
                         clock pessimism              0.691    12.186    
                         clock uncertainty           -0.073    12.113    
    SLICE_X54Y104        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.093    12.020    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  3.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_adc_strobes_reg[2]/CLR
                            (removal check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.049ns (3.165%)  route 1.499ns (96.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Net Delay (Source):      1.146ns (routing 0.559ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.618ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.146     1.348    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.397 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         1.499     2.896    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/SR[0]
    SLICE_X53Y114        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_adc_strobes_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.511     2.187    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_clock_1x
    SLICE_X53Y114        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_adc_strobes_reg[2]/C
                         clock pessimism             -0.533     1.654    
    SLICE_X53Y114        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     1.659    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_adc_strobes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_adc_strobes_reg[3]/CLR
                            (removal check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.049ns (3.165%)  route 1.499ns (96.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Net Delay (Source):      1.146ns (routing 0.559ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.618ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.146     1.348    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.397 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         1.499     2.896    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/SR[0]
    SLICE_X53Y114        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_adc_strobes_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.511     2.187    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_clock_1x
    SLICE_X53Y114        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_adc_strobes_reg[3]/C
                         clock pessimism             -0.533     1.654    
    SLICE_X53Y114        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                      0.005     1.659    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/reg_adc_strobes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_addr_reg[5]/CLR
                            (removal check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.049ns (3.066%)  route 1.549ns (96.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Net Delay (Source):      1.146ns (routing 0.559ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.508ns (routing 0.618ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.146     1.348    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.397 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         1.549     2.946    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/SR[0]
    SLICE_X53Y111        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.508     2.184    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_clock_1x
    SLICE_X53Y111        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_addr_reg[5]/C
                         clock pessimism             -0.533     1.651    
    SLICE_X53Y111        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     1.656    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_data_reg[8]/CLR
                            (removal check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.049ns (3.066%)  route 1.549ns (96.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Net Delay (Source):      1.146ns (routing 0.559ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.508ns (routing 0.618ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.146     1.348    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.397 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         1.549     2.946    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/SR[0]
    SLICE_X53Y111        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.508     2.184    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_clock_1x
    SLICE_X53Y111        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_data_reg[8]/C
                         clock pessimism             -0.533     1.651    
    SLICE_X53Y111        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005     1.656    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_data_width_reg[1]/CLR
                            (removal check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.049ns (3.066%)  route 1.549ns (96.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Net Delay (Source):      1.146ns (routing 0.559ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.508ns (routing 0.618ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.146     1.348    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.397 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         1.549     2.946    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/SR[0]
    SLICE_X53Y111        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_data_width_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.508     2.184    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_clock_1x
    SLICE_X53Y111        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_data_width_reg[1]/C
                         clock pessimism             -0.533     1.651    
    SLICE_X53Y111        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     1.656    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_data_width_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/FSM_sequential_sig_state_reg[2]/CLR
                            (removal check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.049ns (3.068%)  route 1.548ns (96.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Net Delay (Source):      1.146ns (routing 0.559ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.618ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.146     1.348    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.397 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         1.548     2.945    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/SR[0]
    SLICE_X54Y111        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/FSM_sequential_sig_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.506     2.182    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_clock_1x
    SLICE_X54Y111        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/FSM_sequential_sig_state_reg[2]/C
                         clock pessimism             -0.533     1.649    
    SLICE_X54Y111        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.654    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/FSM_sequential_sig_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_str_reg/CLR
                            (removal check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.049ns (3.068%)  route 1.548ns (96.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Net Delay (Source):      1.146ns (routing 0.559ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.618ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.146     1.348    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.397 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         1.548     2.945    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/SR[0]
    SLICE_X54Y111        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_str_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.506     2.182    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_clock_1x
    SLICE_X54Y111        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_str_reg/C
                         clock pessimism             -0.533     1.649    
    SLICE_X54Y111        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.654    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_hyt271_1/po_str_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/sig_data_dry_reg/CLR
                            (removal check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.049ns (3.068%)  route 1.548ns (96.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Net Delay (Source):      1.146ns (routing 0.559ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.618ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.146     1.348    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.397 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         1.548     2.945    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/SR[0]
    SLICE_X54Y111        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/sig_data_dry_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.506     2.182    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/po_clock_1x
    SLICE_X54Y111        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/sig_data_dry_reg/C
                         clock pessimism             -0.533     1.649    
    SLICE_X54Y111        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.654    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_cntrl_arb/inst_i2c_controller/sig_data_dry_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_req_reg/CLR
                            (removal check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.049ns (3.061%)  route 1.552ns (96.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Net Delay (Source):      1.146ns (routing 0.559ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.618ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.146     1.348    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.397 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         1.552     2.949    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/SR[0]
    SLICE_X53Y111        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.510     2.186    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_clock_1x
    SLICE_X53Y111        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_req_reg/C
                         clock pessimism             -0.533     1.653    
    SLICE_X53Y111        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                      0.005     1.658    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_req_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_wr_reg/CLR
                            (removal check against rising-edge clock APP_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (APP_CLK rise@0.000ns - APP_CLK rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.049ns (3.061%)  route 1.552ns (96.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Net Delay (Source):      1.146ns (routing 0.559ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.618ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.186     0.186 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.214    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.564    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.105     1.696    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.688     0.008 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.167     0.175    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.202 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.146     1.348    ins_sis8300ku_bsp_logic_top/po_clock_1x
    SLICE_X27Y140        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.397 f  ins_sis8300ku_bsp_logic_top/blk_reset.sreset_2_reg[1]/Q
                         net (fo=680, routed)         1.552     2.949    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/SR[0]
    SLICE_X53Y111        FDCE                                         f  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_wr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock APP_CLK rise edge)    0.000     0.000 r  
    W25                                               0.000     0.000 r  pi_ad9510_0_clk05_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/I
    HPIOBDIFFINBUF_X0Y85 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.489    ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/OUT
    W25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.489 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_ext_clk05_diff/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.898    ins_sis8300ku_bsp_logic_top/l_ad9510_0_clk05
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_bufg_ext_clk/O
                         net (fo=66, routed)          1.268     2.197    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/pi_clock0
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.761     0.436 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/inst_mmcm_adv/CLKOUT0
                         net (fo=1, routed)           0.209     0.645    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.676 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6404, routed)        1.510     2.186    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_clock_1x
    SLICE_X53Y111        FDCE                                         r  ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_wr_reg/C
                         clock pessimism             -0.533     1.653    
    SLICE_X53Y111        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     1.658    ins_payload/ins_app_top/blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top/blk_rtm_logic.ins_i2c_subsys/ins_i2c_ltc2493/po_wr_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.291    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PCIE_REF_CLK
  To Clock:  PCIE_REF_CLK

Setup :            0  Failing Endpoints,  Worst Slack        8.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/CLR
                            (recovery check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.139ns (14.866%)  route 0.796ns (85.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.114ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.097ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.066     1.937    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     2.076 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.796     2.872    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X100Y213       FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.911    11.524    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y213       FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism              0.287    11.810    
                         clock uncertainty           -0.035    11.775    
    SLICE_X100Y213       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    11.682    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         11.682    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/CLR
                            (recovery check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.139ns (14.866%)  route 0.796ns (85.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.114ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.097ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.066     1.937    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     2.076 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.796     2.872    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X100Y213       FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.911    11.524    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y213       FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism              0.287    11.810    
                         clock uncertainty           -0.035    11.775    
    SLICE_X100Y213       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    11.682    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         11.682    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/CLR
                            (recovery check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.139ns (14.866%)  route 0.796ns (85.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.114ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.097ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.066     1.937    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     2.076 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.796     2.872    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X100Y213       FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.911    11.524    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y213       FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism              0.287    11.810    
                         clock uncertainty           -0.035    11.775    
    SLICE_X100Y213       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.093    11.682    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         11.682    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.139ns (14.866%)  route 0.796ns (85.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.114ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.097ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.066     1.937    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     2.076 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.796     2.872    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X100Y213       FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.911    11.524    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y213       FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism              0.287    11.810    
                         clock uncertainty           -0.035    11.775    
    SLICE_X100Y213       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.093    11.682    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.682    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.824ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg/CLR
                            (recovery check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.139ns (15.158%)  route 0.778ns (84.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.114ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.097ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.066     1.937    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     2.076 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.778     2.854    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X98Y213        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.907    11.520    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y213        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism              0.287    11.806    
                         clock uncertainty           -0.035    11.771    
    SLICE_X98Y213        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    11.678    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         11.678    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  8.824    

Slack (MET) :             8.827ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/CLR
                            (recovery check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.139ns (15.125%)  route 0.780ns (84.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.114ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.097ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.066     1.937    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     2.076 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.780     2.856    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X99Y213        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.912    11.525    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y213        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism              0.287    11.811    
                         clock uncertainty           -0.035    11.776    
    SLICE_X99Y213        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    11.683    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         11.683    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  8.827    

Slack (MET) :             8.827ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/CLR
                            (recovery check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.139ns (15.125%)  route 0.780ns (84.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.114ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.097ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.066     1.937    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     2.076 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.780     2.856    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X99Y213        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.912    11.525    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y213        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism              0.287    11.811    
                         clock uncertainty           -0.035    11.776    
    SLICE_X99Y213        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093    11.683    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         11.683    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  8.827    

Slack (MET) :             8.827ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/CLR
                            (recovery check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.139ns (15.125%)  route 0.780ns (84.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.114ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.097ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.066     1.937    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     2.076 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.780     2.856    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X99Y213        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.912    11.525    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y213        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism              0.287    11.811    
                         clock uncertainty           -0.035    11.776    
    SLICE_X99Y213        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    11.683    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         11.683    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  8.827    

Slack (MET) :             8.827ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.139ns (15.125%)  route 0.780ns (84.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.114ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.097ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.066     1.937    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     2.076 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.780     2.856    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X99Y213        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.912    11.525    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y213        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism              0.287    11.811    
                         clock uncertainty           -0.035    11.776    
    SLICE_X99Y213        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    11.683    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.683    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  8.827    

Slack (MET) :             8.827ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_reg/CLR
                            (recovery check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_REF_CLK rise@10.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.139ns (15.125%)  route 0.780ns (84.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.114ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.097ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.396     0.396 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.091     0.487    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.871 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         1.066     1.937    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     2.076 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.780     2.856    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X99Y213        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.215    10.215 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.052    10.267    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346    10.613 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.912    11.525    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y213        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism              0.287    11.811    
                         clock uncertainty           -0.035    11.776    
    SLICE_X99Y213        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.093    11.683    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         11.683    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  8.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (removal check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.049ns (16.333%)  route 0.251ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.075ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.743 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.251     0.994    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X100Y211       FDPE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.496     0.914    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y211       FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.158     0.757    
    SLICE_X100Y211       FDPE (Remov_HFF_SLICEM_C_PRE)
                                                      0.005     0.762    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/gtreset_reg/PRE
                            (removal check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.049ns (16.333%)  route 0.251ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.075ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.743 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.251     0.994    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X100Y211       FDPE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/gtreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.496     0.914    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y211       FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism             -0.158     0.757    
    SLICE_X100Y211       FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     0.762    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg/PRE
                            (removal check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.049ns (16.333%)  route 0.251ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.075ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.743 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.251     0.994    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X100Y211       FDPE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.496     0.914    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y211       FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism             -0.158     0.757    
    SLICE_X100Y211       FDPE (Remov_GFF_SLICEM_C_PRE)
                                                      0.005     0.762    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_reg/CLR
                            (removal check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.049ns (16.333%)  route 0.251ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.075ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.743 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.251     0.994    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X100Y211       FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.496     0.914    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y211       FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism             -0.158     0.757    
    SLICE_X100Y211       FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     0.762    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR
                            (removal check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.049ns (16.667%)  route 0.245ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.743 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.245     0.988    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X99Y211        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.489     0.907    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism             -0.158     0.750    
    SLICE_X99Y211        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     0.755    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR
                            (removal check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.049ns (16.667%)  route 0.245ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.743 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.245     0.988    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X99Y211        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.489     0.907    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism             -0.158     0.750    
    SLICE_X99Y211        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     0.755    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR
                            (removal check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.049ns (16.667%)  route 0.245ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.743 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.245     0.988    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X99Y211        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.489     0.907    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism             -0.158     0.750    
    SLICE_X99Y211        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     0.755    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR
                            (removal check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.049ns (16.667%)  route 0.245ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.743 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.245     0.988    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X99Y211        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.489     0.907    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism             -0.158     0.750    
    SLICE_X99Y211        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     0.755    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR
                            (removal check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.049ns (16.667%)  route 0.245ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.743 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.245     0.988    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X99Y211        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.489     0.907    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism             -0.158     0.750    
    SLICE_X99Y211        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     0.755    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR
                            (removal check against rising-edge clock PCIE_REF_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_REF_CLK rise@0.000ns - PCIE_REF_CLK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.049ns (16.667%)  route 0.245ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.018     0.184    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.410     0.694    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y204        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.743 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.245     0.988    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X99Y211        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_REF_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  pi_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pi_pcie_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  ins_pcie_ibufds_gte3/ODIV2
                         net (fo=2, routed)           0.035     0.288    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sys_clk
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/bufg_gt_sysclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=145, routed)         0.489     0.907    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y211        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism             -0.158     0.750    
    SLICE_X99Y211        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     0.755    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi4_aclk
  To Clock:  axi4_aclk

Setup :            0  Failing Endpoints,  Worst Slack        4.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.139ns (4.707%)  route 2.814ns (95.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 10.885 - 8.000 ) 
    Source Clock Delay      (SCD):    3.307ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 0.969ns, distribution 1.863ns)
  Clock Net Delay (Destination): 2.487ns (routing 0.884ns, distribution 1.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.832     3.307    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_clk
    SLICE_X83Y185        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.446 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/Q
                         net (fo=38, routed)          2.814     6.260    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X91Y242        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.487    10.885    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X91Y242        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0/C
                         clock pessimism              0.162    11.047    
                         clock uncertainty           -0.035    11.012    
    SLICE_X91Y242        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    10.919    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.139ns (4.707%)  route 2.814ns (95.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 10.885 - 8.000 ) 
    Source Clock Delay      (SCD):    3.307ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 0.969ns, distribution 1.863ns)
  Clock Net Delay (Destination): 2.487ns (routing 0.884ns, distribution 1.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.832     3.307    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_clk
    SLICE_X83Y185        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.446 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/Q
                         net (fo=38, routed)          2.814     6.260    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X91Y242        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.487    10.885    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X91Y242        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1/C
                         clock pessimism              0.162    11.047    
                         clock uncertainty           -0.035    11.012    
    SLICE_X91Y242        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093    10.919    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_reset.areset_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_clock.ins_app_clk_ctrl/clk_error_reg/CLR
                            (recovery check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.139ns (5.713%)  route 2.294ns (94.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 10.783 - 8.000 ) 
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.175ns (routing 0.969ns, distribution 2.206ns)
  Clock Net Delay (Destination): 2.385ns (routing 0.884ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       3.175     3.650    ins_sis8300ku_bsp_logic_top/po_m_axi4_aclk
    SLICE_X22Y173        FDPE                                         r  ins_sis8300ku_bsp_logic_top/blk_reset.areset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     3.789 f  ins_sis8300ku_bsp_logic_top/blk_reset.areset_reg[1]/Q
                         net (fo=3, routed)           2.294     6.083    ins_sis8300ku_bsp_logic_top/blk_clock.ins_app_clk_ctrl/pi_reset
    SLICE_X59Y136        FDCE                                         f  ins_sis8300ku_bsp_logic_top/blk_clock.ins_app_clk_ctrl/clk_error_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.385    10.783    ins_sis8300ku_bsp_logic_top/blk_clock.ins_app_clk_ctrl/po_m_axi4_aclk
    SLICE_X59Y136        FDCE                                         r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_app_clk_ctrl/clk_error_reg/C
                         clock pessimism              0.275    11.058    
                         clock uncertainty           -0.035    11.023    
    SLICE_X59Y136        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    10.930    ins_sis8300ku_bsp_logic_top/blk_clock.ins_app_clk_ctrl/clk_error_reg
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/CLR
                            (recovery check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.139ns (5.551%)  route 2.365ns (94.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 10.732 - 8.000 ) 
    Source Clock Delay      (SCD):    3.307ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 0.969ns, distribution 1.863ns)
  Clock Net Delay (Destination): 2.334ns (routing 0.884ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.832     3.307    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_clk
    SLICE_X83Y185        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.446 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/Q
                         net (fo=38, routed)          2.365     5.811    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X75Y240        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.334    10.732    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X75Y240        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                         clock pessimism              0.162    10.894    
                         clock uncertainty           -0.035    10.859    
    SLICE_X75Y240        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    10.766    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.139ns (5.527%)  route 2.376ns (94.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.307ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 0.969ns, distribution 1.863ns)
  Clock Net Delay (Destination): 2.442ns (routing 0.884ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.832     3.307    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_clk
    SLICE_X83Y185        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.446 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/Q
                         net (fo=38, routed)          2.376     5.822    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X79Y244        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.442    10.840    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X79Y244        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2/C
                         clock pessimism              0.162    11.002    
                         clock uncertainty           -0.035    10.967    
    SLICE_X79Y244        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    10.874    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2]/CLR
                            (recovery check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.139ns (5.948%)  route 2.198ns (94.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 10.851 - 8.000 ) 
    Source Clock Delay      (SCD):    3.307ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 0.969ns, distribution 1.863ns)
  Clock Net Delay (Destination): 2.453ns (routing 0.884ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.832     3.307    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_clk
    SLICE_X83Y185        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.446 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/Q
                         net (fo=38, routed)          2.198     5.644    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X82Y244        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.453    10.851    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X82Y244        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2]/C
                         clock pessimism              0.162    11.013    
                         clock uncertainty           -0.035    10.978    
    SLICE_X82Y244        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    10.885    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep/CLR
                            (recovery check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.139ns (5.948%)  route 2.198ns (94.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 10.851 - 8.000 ) 
    Source Clock Delay      (SCD):    3.307ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 0.969ns, distribution 1.863ns)
  Clock Net Delay (Destination): 2.453ns (routing 0.884ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.832     3.307    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_clk
    SLICE_X83Y185        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.446 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/Q
                         net (fo=38, routed)          2.198     5.644    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X82Y244        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.453    10.851    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X82Y244        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep/C
                         clock pessimism              0.162    11.013    
                         clock uncertainty           -0.035    10.978    
    SLICE_X82Y244        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    10.885    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]/CLR
                            (recovery check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.139ns (5.948%)  route 2.198ns (94.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 10.851 - 8.000 ) 
    Source Clock Delay      (SCD):    3.307ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 0.969ns, distribution 1.863ns)
  Clock Net Delay (Destination): 2.453ns (routing 0.884ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.832     3.307    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_clk
    SLICE_X83Y185        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.446 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/Q
                         net (fo=38, routed)          2.198     5.644    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X82Y244        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.453    10.851    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X82Y244        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]/C
                         clock pessimism              0.162    11.013    
                         clock uncertainty           -0.035    10.978    
    SLICE_X82Y244        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    10.885    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep/CLR
                            (recovery check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.139ns (5.948%)  route 2.198ns (94.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 10.851 - 8.000 ) 
    Source Clock Delay      (SCD):    3.307ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 0.969ns, distribution 1.863ns)
  Clock Net Delay (Destination): 2.453ns (routing 0.884ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.832     3.307    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_clk
    SLICE_X83Y185        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.446 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/Q
                         net (fo=38, routed)          2.198     5.644    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X82Y244        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.453    10.851    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X82Y244        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep/C
                         clock pessimism              0.162    11.013    
                         clock uncertainty           -0.035    10.978    
    SLICE_X82Y244        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.093    10.885    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi4_aclk rise@8.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.139ns (5.948%)  route 2.198ns (94.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 10.851 - 8.000 ) 
    Source Clock Delay      (SCD):    3.307ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 0.969ns, distribution 1.863ns)
  Clock Net Delay (Destination): 2.453ns (routing 0.884ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.091     0.091    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.384     0.475 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.832     3.307    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_clk
    SLICE_X83Y185        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     3.446 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/Q
                         net (fo=38, routed)          2.198     5.644    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X82Y244        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     8.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.052     8.052    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.346     8.398 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       2.453    10.851    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X82Y244        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0/C
                         clock pessimism              0.162    11.013    
                         clock uncertainty           -0.035    10.978    
    SLICE_X82Y244        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    10.885    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  5.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]/CLR
                            (removal check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.049ns (15.806%)  route 0.261ns (84.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.105ns (routing 0.444ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.502ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.105     1.223    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_clk
    SLICE_X83Y185        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.272 f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/user_reset_reg/Q
                         net (fo=38, routed)          0.261     1.533    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X87Y183        FDCE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.305     1.470    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X87Y183        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]/C
                         clock pessimism             -0.173     1.297    
    SLICE_X87Y183        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.302    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg/PRE
                            (removal check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.049ns (14.162%)  route 0.297ns (85.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.067ns (routing 0.444ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.502ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.067     1.185    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X75Y240        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y240        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=24, routed)          0.297     1.531    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X70Y245        FDPE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.286     1.451    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X70Y245        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg/C
                         clock pessimism             -0.161     1.290    
    SLICE_X70Y245        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.295    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep/PRE
                            (removal check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.049ns (14.162%)  route 0.297ns (85.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.067ns (routing 0.444ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.502ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.067     1.185    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X75Y240        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y240        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=24, routed)          0.297     1.531    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X70Y245        FDPE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.286     1.451    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X70Y245        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep/C
                         clock pessimism             -0.161     1.290    
    SLICE_X70Y245        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.295    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1/PRE
                            (removal check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.049ns (14.162%)  route 0.297ns (85.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.067ns (routing 0.444ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.502ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.067     1.185    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X75Y240        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y240        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=24, routed)          0.297     1.531    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X70Y245        FDPE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.286     1.451    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X70Y245        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1/C
                         clock pessimism             -0.161     1.290    
    SLICE_X70Y245        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     1.295    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/PRE
                            (removal check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.049ns (14.162%)  route 0.297ns (85.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.067ns (routing 0.444ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.502ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.067     1.185    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X75Y240        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y240        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=24, routed)          0.297     1.531    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X70Y245        FDPE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.286     1.451    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X70Y245        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/C
                         clock pessimism             -0.161     1.290    
    SLICE_X70Y245        FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                      0.005     1.295    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0/PRE
                            (removal check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.049ns (14.162%)  route 0.297ns (85.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.067ns (routing 0.444ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.502ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.067     1.185    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X75Y240        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y240        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=24, routed)          0.297     1.531    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X70Y245        FDPE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.286     1.451    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X70Y245        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0/C
                         clock pessimism             -0.161     1.290    
    SLICE_X70Y245        FDPE (Remov_GFF_SLICEL_C_PRE)
                                                      0.005     1.295    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3/PRE
                            (removal check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.049ns (14.162%)  route 0.297ns (85.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.067ns (routing 0.444ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.502ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.067     1.185    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X75Y240        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y240        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=24, routed)          0.297     1.531    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X70Y245        FDPE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.286     1.451    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X70Y245        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3/C
                         clock pessimism             -0.161     1.290    
    SLICE_X70Y245        FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                      0.005     1.295    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff_reg[0]/PRE
                            (removal check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.049ns (14.162%)  route 0.297ns (85.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.067ns (routing 0.444ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.502ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.067     1.185    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X75Y240        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y240        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=24, routed)          0.297     1.531    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X70Y245        FDPE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.286     1.451    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X70Y245        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff_reg[0]/C
                         clock pessimism             -0.161     1.290    
    SLICE_X70Y245        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                      0.005     1.295    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff_reg[2]/PRE
                            (removal check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.049ns (14.162%)  route 0.297ns (85.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.067ns (routing 0.444ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.502ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.067     1.185    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X75Y240        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y240        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=24, routed)          0.297     1.531    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X70Y245        FDPE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.286     1.451    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X70Y245        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff_reg[2]/C
                         clock pessimism             -0.161     1.290    
    SLICE_X70Y245        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.295    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0/PRE
                            (removal check against rising-edge clock axi4_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi4_aclk rise@0.000ns - axi4_aclk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.049ns (13.920%)  route 0.303ns (86.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.067ns (routing 0.444ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.502ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.067     1.185    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X75Y240        FDCE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y240        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.234 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=24, routed)          0.303     1.537    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X70Y245        FDPE                                         f  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi4_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y2 (CLOCK_ROOT)    net (fo=47380, routed)       1.289     1.454    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X70Y245        FDPE                                         r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0/C
                         clock pessimism             -0.161     1.293    
    SLICE_X70Y245        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.298    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.049ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.619ns (35.718%)  route 1.114ns (64.282%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 38.201 - 33.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.396ns, distribution 1.647ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.365ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.043     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.138     6.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.244     6.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X6Y25          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.238     7.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.187     7.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y24          LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.243     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.683     8.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.756    38.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              1.166    39.367    
                         clock uncertainty           -0.035    39.332    
    SLICE_X6Y28          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    39.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         39.239    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                 31.049    

Slack (MET) :             31.049ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.619ns (35.718%)  route 1.114ns (64.282%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 38.201 - 33.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.396ns, distribution 1.647ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.365ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.043     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.138     6.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.244     6.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X6Y25          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.238     7.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.187     7.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y24          LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.243     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.683     8.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.756    38.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              1.166    39.367    
                         clock uncertainty           -0.035    39.332    
    SLICE_X6Y28          FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.093    39.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         39.239    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                 31.049    

Slack (MET) :             31.049ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.619ns (35.718%)  route 1.114ns (64.282%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 38.201 - 33.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.396ns, distribution 1.647ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.365ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.043     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.138     6.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.244     6.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X6Y25          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.238     7.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.187     7.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y24          LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.243     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.683     8.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.756    38.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              1.166    39.367    
                         clock uncertainty           -0.035    39.332    
    SLICE_X6Y28          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093    39.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         39.239    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                 31.049    

Slack (MET) :             31.049ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.619ns (35.718%)  route 1.114ns (64.282%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 38.201 - 33.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.396ns, distribution 1.647ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.365ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.043     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.138     6.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.244     6.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X6Y25          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.238     7.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.187     7.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y24          LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.243     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.683     8.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.756    38.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              1.166    39.367    
                         clock uncertainty           -0.035    39.332    
    SLICE_X6Y28          FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.093    39.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         39.239    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                 31.049    

Slack (MET) :             31.049ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.619ns (35.718%)  route 1.114ns (64.282%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 38.201 - 33.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.396ns, distribution 1.647ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.365ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.043     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.138     6.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.244     6.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X6Y25          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.238     7.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.187     7.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y24          LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.243     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.683     8.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.756    38.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              1.166    39.367    
                         clock uncertainty           -0.035    39.332    
    SLICE_X6Y28          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    39.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         39.239    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                 31.049    

Slack (MET) :             31.049ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.619ns (35.718%)  route 1.114ns (64.282%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 38.201 - 33.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.396ns, distribution 1.647ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.365ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.043     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.138     6.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.244     6.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X6Y25          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.238     7.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.187     7.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y24          LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.243     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.683     8.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.756    38.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              1.166    39.367    
                         clock uncertainty           -0.035    39.332    
    SLICE_X6Y28          FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093    39.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         39.239    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                 31.049    

Slack (MET) :             31.049ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.619ns (35.718%)  route 1.114ns (64.282%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 38.201 - 33.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.396ns, distribution 1.647ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.365ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.043     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.138     6.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.244     6.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X6Y25          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.238     7.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.187     7.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y24          LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.243     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.683     8.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.756    38.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              1.166    39.367    
                         clock uncertainty           -0.035    39.332    
    SLICE_X6Y28          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    39.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         39.239    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                 31.049    

Slack (MET) :             31.049ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.619ns (35.718%)  route 1.114ns (64.282%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 38.201 - 33.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.396ns, distribution 1.647ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.365ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.043     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.138     6.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.244     6.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X6Y25          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.238     7.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.187     7.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y24          LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.243     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.683     8.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.756    38.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              1.166    39.367    
                         clock uncertainty           -0.035    39.332    
    SLICE_X6Y28          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    39.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         39.239    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                 31.049    

Slack (MET) :             31.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.619ns (36.157%)  route 1.093ns (63.843%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 38.193 - 33.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.396ns, distribution 1.647ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.365ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.043     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.138     6.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.244     6.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X6Y25          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.238     7.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.187     7.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y24          LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.243     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.662     8.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y27          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.748    38.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              1.166    39.359    
                         clock uncertainty           -0.035    39.324    
    SLICE_X6Y27          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    39.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         39.231    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                 31.062    

Slack (MET) :             31.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.619ns (36.157%)  route 1.093ns (63.843%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 38.193 - 33.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.396ns, distribution 1.647ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.365ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.313     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         2.043     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.138     6.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.244     6.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X6Y25          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.238     7.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.187     7.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y24          LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.243     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.662     8.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y27          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.354    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.748    38.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              1.166    39.359    
                         clock uncertainty           -0.035    39.324    
    SLICE_X6Y27          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093    39.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         39.231    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                 31.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.048ns (21.145%)  route 0.179ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.142ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.767     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y74         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y74         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     2.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X20Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.934     3.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X20Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.756     2.740    
    SLICE_X20Y73         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.048ns (21.145%)  route 0.179ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.142ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.767     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y74         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y74         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     2.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X20Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.934     3.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X20Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.756     2.740    
    SLICE_X20Y73         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.142ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.767     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y74         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y74         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.179     2.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X20Y73         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.932     3.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X20Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.756     2.738    
    SLICE_X20Y73         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.142ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.767     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y74         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y74         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.179     2.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X20Y73         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.932     3.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X20Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.756     2.738    
    SLICE_X20Y73         FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                      0.005     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.142ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.767     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y74         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y74         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.179     2.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X20Y73         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.932     3.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X20Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.756     2.738    
    SLICE_X20Y73         FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                      0.005     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.142ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.767     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y74         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y74         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.179     2.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X20Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.932     3.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X20Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.756     2.738    
    SLICE_X20Y73         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.142ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.767     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y74         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y74         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.179     2.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X20Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.932     3.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X20Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.756     2.738    
    SLICE_X20Y73         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.049ns (21.586%)  route 0.178ns (78.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.142ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.767     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y74         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y74         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.178     2.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X21Y73         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.930     3.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X21Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.756     2.736    
    SLICE_X21Y73         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.049ns (21.586%)  route 0.178ns (78.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.142ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.767     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y74         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y74         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.178     2.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X21Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.930     3.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X21Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.756     2.736    
    SLICE_X21Y73         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.049ns (21.586%)  route 0.178ns (78.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.142ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.767     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y74         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y74         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.178     2.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X21Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.531     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.930     3.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X21Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.756     2.736    
    SLICE_X21Y73         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     2.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       17.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.139ns (7.095%)  route 1.820ns (92.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns = ( 25.775 - 20.000 ) 
    Source Clock Delay      (SCD):    6.161ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.396ns, distribution 1.854ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.365ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.250     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     6.300 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.820     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y45          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.938    25.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y45          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.203    25.978    
                         clock uncertainty           -0.079    25.899    
    SLICE_X7Y45          FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.093    25.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         25.806    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                 17.686    

Slack (MET) :             17.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.139ns (7.095%)  route 1.820ns (92.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns = ( 25.775 - 20.000 ) 
    Source Clock Delay      (SCD):    6.161ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.396ns, distribution 1.854ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.365ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.250     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     6.300 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.820     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y45          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.938    25.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y45          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.203    25.978    
                         clock uncertainty           -0.079    25.899    
    SLICE_X7Y45          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    25.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.806    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                 17.686    

Slack (MET) :             17.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.139ns (7.095%)  route 1.820ns (92.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns = ( 25.775 - 20.000 ) 
    Source Clock Delay      (SCD):    6.161ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.396ns, distribution 1.854ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.365ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.250     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     6.300 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.820     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y45          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.938    25.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y45          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.203    25.978    
                         clock uncertainty           -0.079    25.899    
    SLICE_X7Y45          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    25.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         25.806    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                 17.686    

Slack (MET) :             17.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.139ns (7.095%)  route 1.820ns (92.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns = ( 25.775 - 20.000 ) 
    Source Clock Delay      (SCD):    6.161ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.396ns, distribution 1.854ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.365ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.250     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     6.300 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.820     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y45          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.938    25.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y45          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.203    25.978    
                         clock uncertainty           -0.079    25.899    
    SLICE_X7Y45          FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093    25.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         25.806    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                 17.686    

Slack (MET) :             17.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.139ns (8.119%)  route 1.573ns (91.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 25.774 - 20.000 ) 
    Source Clock Delay      (SCD):    6.161ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.396ns, distribution 1.854ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.365ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.250     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     6.300 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.573     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X8Y48          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.937    25.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X8Y48          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.203    25.977    
                         clock uncertainty           -0.079    25.898    
    SLICE_X8Y48          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    25.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         25.805    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                 17.932    

Slack (MET) :             17.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.139ns (8.119%)  route 1.573ns (91.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 25.774 - 20.000 ) 
    Source Clock Delay      (SCD):    6.161ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.396ns, distribution 1.854ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.365ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.250     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     6.300 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.573     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X8Y48          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.937    25.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X8Y48          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.203    25.977    
                         clock uncertainty           -0.079    25.898    
    SLICE_X8Y48          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    25.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         25.805    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                 17.932    

Slack (MET) :             17.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.139ns (8.119%)  route 1.573ns (91.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 25.774 - 20.000 ) 
    Source Clock Delay      (SCD):    6.161ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.396ns, distribution 1.854ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.365ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.250     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     6.300 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.573     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X8Y48          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.937    25.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X8Y48          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.203    25.977    
                         clock uncertainty           -0.079    25.898    
    SLICE_X8Y48          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093    25.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         25.805    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                 17.932    

Slack (MET) :             17.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.139ns (8.119%)  route 1.573ns (91.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 25.774 - 20.000 ) 
    Source Clock Delay      (SCD):    6.161ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.396ns, distribution 1.854ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.365ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.250     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     6.300 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.573     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X8Y48          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.937    25.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X8Y48          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.203    25.977    
                         clock uncertainty           -0.079    25.898    
    SLICE_X8Y48          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    25.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.805    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                 17.932    

Slack (MET) :             17.951ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.139ns (8.249%)  route 1.546ns (91.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 25.765 - 20.000 ) 
    Source Clock Delay      (SCD):    6.161ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.396ns, distribution 1.854ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.365ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.250     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     6.300 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.546     7.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y47          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.928    25.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y47          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.203    25.968    
                         clock uncertainty           -0.079    25.889    
    SLICE_X4Y47          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    25.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.796    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                 17.951    

Slack (MET) :             17.951ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.139ns (8.249%)  route 1.546ns (91.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 25.765 - 20.000 ) 
    Source Clock Delay      (SCD):    6.161ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.396ns, distribution 1.854ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.365ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.844     3.575    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.222     3.353 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.457     3.810    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.911 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         2.250     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     6.300 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.546     7.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y47          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AJ18                                              0.000    20.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000    20.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    20.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    20.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822    21.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    21.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.638    23.010    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.350    23.360 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.386    23.746    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    23.837 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.928    25.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y47          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.203    25.968    
                         clock uncertainty           -0.079    25.889    
    SLICE_X4Y47          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    25.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.796    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                 17.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      0.773ns (routing 0.127ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.142ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.773     2.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y70          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.128     2.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X2Y70          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.927     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X2Y70          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.057     2.527    
    SLICE_X2Y70          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      0.773ns (routing 0.127ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.142ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.773     2.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y70          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.128     2.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X2Y70          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.927     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X2Y70          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.057     2.527    
    SLICE_X2Y70          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      0.773ns (routing 0.127ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.142ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.773     2.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y70          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.128     2.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X2Y70          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.927     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X2Y70          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.057     2.527    
    SLICE_X2Y70          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      0.773ns (routing 0.127ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.142ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.773     2.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y70          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.128     2.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X2Y70          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.927     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X2Y70          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.057     2.527    
    SLICE_X2Y70          FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      0.773ns (routing 0.127ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.142ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.773     2.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y70          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.128     2.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X2Y70          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.927     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X2Y70          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.057     2.527    
    SLICE_X2Y70          FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      0.773ns (routing 0.127ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.142ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.773     2.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y70          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.128     2.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X2Y70          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.927     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X2Y70          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.057     2.527    
    SLICE_X2Y70          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.812ns (routing 0.127ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.142ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.812     2.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.169     2.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X21Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.987     2.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X21Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.053     2.590    
    SLICE_X21Y69         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.812ns (routing 0.127ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.142ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.812     2.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.169     2.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X21Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.987     2.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X21Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.053     2.590    
    SLICE_X21Y69         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.812ns (routing 0.127ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.142ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.812     2.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.169     2.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X21Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.987     2.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X21Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.053     2.590    
    SLICE_X21Y69         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.812ns (routing 0.127ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.142ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.613     1.251    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.521 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.687    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.714 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.812     2.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.169     2.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X21Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.720     1.625    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.418 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     1.626    ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.657 r  ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.987     2.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X21Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.053     2.590    
    SLICE_X21Y69         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  payload_i[bsp_domain_clock][1]
  To Clock:  payload_i[bsp_domain_clock][1]

Setup :            0  Failing Endpoints,  Worst Slack        1.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg/C
                            (rising edge-triggered cell FDRE clocked by payload_i[bsp_domain_clock][1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_idelayctrl/RST
                            (recovery check against rising-edge clock payload_i[bsp_domain_clock][1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (payload_i[bsp_domain_clock][1] rise@5.000ns - payload_i[bsp_domain_clock][1] rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.139ns (6.891%)  route 1.878ns (93.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.721ns = ( 10.721 - 5.000 ) 
    Source Clock Delay      (SCD):    6.056ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.396ns, distribution 1.657ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.365ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock payload_i[bsp_domain_clock][1] rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.892     3.623    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/pi_clk_125m
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.401 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
                         net (fo=1, routed)           0.501     3.902    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.003 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=6, routed)           2.053     6.056    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/pi_200_clk
    SLICE_X21Y171        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y171        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     6.195 f  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg/Q
                         net (fo=1, routed)           1.878     8.073    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq
    BITSLICE_CONTROL_X0Y25
                         IDELAYCTRL                                   f  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_idelayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock payload_i[bsp_domain_clock][1] rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.682     8.054    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/pi_clk_125m
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.404 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
                         net (fo=1, routed)           0.422     8.826    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.917 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=6, routed)           1.804    10.721    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/pi_200_clk
    BITSLICE_CONTROL_X0Y25
                         IDELAYCTRL                                   r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_idelayctrl/REFCLK
                         clock pessimism              0.116    10.838    
                         clock uncertainty           -0.065    10.773    
    BITSLICE_CONTROL_X0Y25
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.769    10.004    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_idelayctrl
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg/C
                            (rising edge-triggered cell FDRE clocked by payload_i[bsp_domain_clock][1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/ins_idelayctrl/RST
                            (recovery check against rising-edge clock payload_i[bsp_domain_clock][1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (payload_i[bsp_domain_clock][1] rise@5.000ns - payload_i[bsp_domain_clock][1] rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.138ns (6.628%)  route 1.944ns (93.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.726ns = ( 10.726 - 5.000 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 0.396ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.365ns, distribution 1.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock payload_i[bsp_domain_clock][1] rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.587     0.587 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.691    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.691 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.630    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.731 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.892     3.623    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/pi_clk_125m
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.401 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
                         net (fo=1, routed)           0.501     3.902    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.003 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=6, routed)           2.134     6.137    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_200m_clk
    SLICE_X27Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y141        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.138     6.275 f  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg/Q
                         net (fo=1, routed)           1.944     8.219    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq
    BITSLICE_CONTROL_X0Y24
                         IDELAYCTRL                                   f  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/ins_idelayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock payload_i[bsp_domain_clock][1] rise edge)
                                                      5.000     5.000 r  
    AJ18                                              0.000     5.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     5.404 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.459    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.459 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.822     6.281    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.372 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          1.682     8.054    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/pi_clk_125m
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.404 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
                         net (fo=1, routed)           0.422     8.826    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.917 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=6, routed)           1.809    10.726    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_200m_clk
    BITSLICE_CONTROL_X0Y24
                         IDELAYCTRL                                   r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/ins_idelayctrl/REFCLK
                         clock pessimism              0.116    10.843    
                         clock uncertainty           -0.065    10.778    
    BITSLICE_CONTROL_X0Y24
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.591    10.187    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/ins_idelayctrl
  -------------------------------------------------------------------
                         required time                         10.187    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  1.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg/C
                            (rising edge-triggered cell FDRE clocked by payload_i[bsp_domain_clock][1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_idelayctrl/RST
                            (removal check against rising-edge clock payload_i[bsp_domain_clock][1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (payload_i[bsp_domain_clock][1] rise@0.000ns - payload_i[bsp_domain_clock][1] rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.049ns (6.195%)  route 0.742ns (93.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Net Delay (Source):      0.738ns (routing 0.127ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.852ns (routing 0.142ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock payload_i[bsp_domain_clock][1] rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.648     1.286    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/pi_clk_125m
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
                         net (fo=1, routed)           0.167     1.723    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.750 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=6, routed)           0.738     2.488    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/pi_200_clk
    SLICE_X21Y171        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y171        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.537 f  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq_reg/Q
                         net (fo=1, routed)           0.742     3.279    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/reset_200_qq
    BITSLICE_CONTROL_X0Y25
                         IDELAYCTRL                                   f  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_idelayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock payload_i[bsp_domain_clock][1] rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.759     1.664    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/pi_clk_125m
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.457 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
                         net (fo=1, routed)           0.209     1.666    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.697 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=6, routed)           0.852     2.549    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/pi_200_clk
    BITSLICE_CONTROL_X0Y25
                         IDELAYCTRL                                   r  ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_idelayctrl/REFCLK
                         clock pessimism              0.039     2.587    
    BITSLICE_CONTROL_X0Y25
                         IDELAYCTRL (Remov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                      0.466     3.053    ins_sis8300ku_bsp_logic_top/blk_dac.ins_dac/i_idelayctrl
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.279    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg/C
                            (rising edge-triggered cell FDRE clocked by payload_i[bsp_domain_clock][1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/ins_idelayctrl/RST
                            (removal check against rising-edge clock payload_i[bsp_domain_clock][1]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (payload_i[bsp_domain_clock][1] rise@0.000ns - payload_i[bsp_domain_clock][1] rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.048ns (5.707%)  route 0.793ns (94.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Net Delay (Source):      0.768ns (routing 0.127ns, distribution 0.641ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.142ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock payload_i[bsp_domain_clock][1] rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.233     0.233 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.261    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.261 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.611    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.638 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.648     1.286    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/pi_clk_125m
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.556 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
                         net (fo=1, routed)           0.167     1.723    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.750 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=6, routed)           0.768     2.518    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_200m_clk
    SLICE_X27Y141        FDRE                                         r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y141        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.566 f  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq_reg/Q
                         net (fo=1, routed)           0.793     3.359    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/reset_200_qq
    BITSLICE_CONTROL_X0Y24
                         IDELAYCTRL                                   f  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/ins_idelayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock payload_i[bsp_domain_clock][1] rise edge)
                                                      0.000     0.000 r  
    AJ18                                              0.000     0.000 r  pi_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ins_sysclk_buf/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.417 r  ins_sysclk_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.465    ins_sysclk_buf/OUT
    AJ18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.465 r  ins_sysclk_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.874    sys_125_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.905 r  sys_125_clk_BUFGCE_inst/O
                         net (fo=19, routed)          0.759     1.664    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/pi_clk_125m
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.457 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/inst_mmcme3_base/CLKOUT0
                         net (fo=1, routed)           0.209     1.666    ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.697 r  ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=6, routed)           0.856     2.553    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/po_200m_clk
    BITSLICE_CONTROL_X0Y24
                         IDELAYCTRL                                   r  ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/ins_idelayctrl/REFCLK
                         clock pessimism              0.039     2.591    
    BITSLICE_CONTROL_X0Y24
                         IDELAYCTRL (Remov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                      0.431     3.022    ins_sis8300ku_bsp_logic_top/blk_adc.ins_adc_ad9628/ins_idelayctrl
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.337    





