#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Mar 12 07:30:45 2024
# Process ID: 2983
# Current directory: /home/ubuntu/fsic-sim/fsic_fpga/rtl/user/testbench/tc
# Command line: xsim -mode tcl -source {xsim.dir/tb_fsic_xelab/xsim_script.tcl}
# Log file: /home/ubuntu/fsic-sim/fsic_fpga/rtl/user/testbench/tc/xsim.log
# Journal file: /home/ubuntu/fsic-sim/fsic_fpga/rtl/user/testbench/tc/xsim.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 3193.990 MHz, CPU Physical cores: 2, Host memory: 8323 MB
#-----------------------------------------------------------
source xsim.dir/tb_fsic_xelab/xsim_script.tcl
# xsim {tb_fsic_xelab} -autoloadwcfg -tclbatch {log_wave.tcl}
Time resolution is 1 ps
open_wave_config /home/ubuntu/fsic-sim/fsic_fpga/rtl/user/testbench/tc/tb_fsic_xelab.wcfg
WARNING: Simulation object /tb_fsic/dut/U_MPRJ_IO0/vccd1 was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_MPRJ_IO0/vccd2 was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_MPRJ_IO0/vssd1 was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_MPRJ_IO0/vssd2 was not found in the design.
WARNING: Simulation object /tb_fsic/vccd1 was not found in the design.
WARNING: Simulation object /tb_fsic/vccd2 was not found in the design.
WARNING: Simulation object /tb_fsic/vssd1 was not found in the design.
WARNING: Simulation object /tb_fsic/vssd2 was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/pre_rd_ptr_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_up_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_aa_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/delaynext was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/pre_m_axis was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_up_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/pre_rd_ptr_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_up_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_aa_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/delaynext was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/pre_m_axis was not found in the design.
source log_wave.tcl
## log_wave -quiet -verbose -recursive *
## run all
                  40=> soc POR Assert
                  40=> fpga POR Assert
                  40=> fpga reset Assert
                  80=> soc POR De-Assert
                  80=> fpga POR De-Assert
                 120=> fpga reset De-Assert
                 185=> fpga_as_to_is_init done
                 225=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
                 425=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
                 425=> soc rxen_ctl=1
                 425=> fpga rxen_ctl=1
                 865=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
                1025=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
                1065=> finish reset
                1265=> soc_cfg_write : wbs_adr=30005000, wbs_sel=0001, wbs_wdata=00000001
check
=============================================================================================
                1265=> Start test1
