
*** Running vivado
    with args -log semicap_hipero_sem_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source semicap_hipero_sem_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source semicap_hipero_sem_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/Hipero/svn/FPGA/SEMICAP/Sources/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top semicap_hipero_sem_0 -part xcku040-ffva1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 479.395 ; gain = 105.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'semicap_hipero_sem_0' [g:/EMICAP/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_sem_0/synth/semicap_hipero_sem_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (1#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (2#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (2#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (2#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'FD' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
INFO: [Synth 8-6155] done synthesizing module 'FD' (3#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (3#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (3#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (4#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (5#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (6#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (6#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'FDR' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (7#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (7#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (7#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (7#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'RAM64M' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45429]
INFO: [Synth 8-6155] done synthesizing module 'RAM64M' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45429]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized4' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized4' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized5' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized5' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized6' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized6' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized7' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized7' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized8' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized8' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized9' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized9' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized10' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized10' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized11' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized11' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized12' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized12' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized13' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized13' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized14' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized14' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized15' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized15' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized16' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized16' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized17' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized17' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized18' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized18' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized19' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized19' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized20' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized20' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (8#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45120]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (9#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45120]
INFO: [Synth 8-6157] synthesizing module 'FDS' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4094]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (11#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4094]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50759]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2' (12#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50759]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2__parameterized0' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50759]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2__parameterized0' (12#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50759]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2__parameterized1' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50759]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2__parameterized1' (12#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50759]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2__parameterized2' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50759]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2__parameterized2' (14#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50759]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3569]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2' (17#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3569]
INFO: [Synth 8-6155] done synthesizing module 'semicap_hipero_sem_0' (22#1) [g:/EMICAP/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_sem_0/synth/semicap_hipero_sem_0.v:71]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_timer has unconnected port rpid[4]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_timer has unconnected port rpid[3]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_timer has unconnected port rpid[2]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_timer has unconnected port rpid[1]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_timer has unconnected port rpid[0]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_timer has unconnected port rs
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_timer has unconnected port out_port_reg[6]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_timer has unconnected port out_port_reg[5]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_timer has unconnected port out_port_reg[4]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_timer has unconnected port out_port_reg[3]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_timer has unconnected port out_port_reg[2]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_txfull
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_rxdata[7]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_rxdata[6]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_rxdata[5]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_rxdata[4]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_rxdata[3]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_rxdata[2]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_rxdata[1]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_rxdata[0]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_rxempty
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[31]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[30]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[29]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[28]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[27]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[26]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[25]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[24]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[23]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[22]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[21]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[20]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[19]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[18]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[17]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[16]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[15]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[14]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[13]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[12]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[11]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[10]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[9]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[8]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[7]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[6]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[5]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[4]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[3]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[2]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[1]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fetch_tbladdr[0]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[25]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[24]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[23]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[22]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[21]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[20]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[19]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[18]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[17]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[16]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[15]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[14]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[13]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[12]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[11]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[10]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[9]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[8]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[7]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[6]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[5]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[4]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[3]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[2]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[1]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9_controller has unconnected port fecc_far[0]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr0_status_heartbeat
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr1_status_heartbeat
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr2_status_heartbeat
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr3_status_heartbeat
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr0_fecc_farsel[1]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr0_fecc_farsel[0]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr1_fecc_farsel[1]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr1_fecc_farsel[0]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr2_fecc_farsel[1]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr2_fecc_farsel[0]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr3_fecc_farsel[1]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr3_fecc_farsel[0]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr0_fecc_eccerrornotsingle
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr0_fecc_eccerrorsingle
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr0_fecc_endofframe
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr0_fecc_endofscan
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr0_fecc_crcerror
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr0_fecc_far[25]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr0_fecc_far[24]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr0_fecc_far[23]
WARNING: [Synth 8-3331] design sem_ultra_v3_1_9 has unconnected port slr0_fecc_far[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 537.945 ; gain = 163.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 537.945 ; gain = 163.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 537.945 ; gain = 163.570
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/EMICAP/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_sem_0/synth/semicap_hipero_sem_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [g:/EMICAP/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_sem_0/synth/semicap_hipero_sem_0_ooc.xdc] for cell 'inst'
Parsing XDC File [G:/EMICAP/semicap/semicap.runs/semicap_hipero_sem_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/EMICAP/semicap/semicap.runs/semicap_hipero_sem_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1059.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 212 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  FD => FDRE: 137 instances
  FDR => FDRE: 15 instances
  FDS => FDSE: 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 49 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1059.039 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1060.531 ; gain = 1.504
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1060.531 ; gain = 686.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1060.531 ; gain = 686.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  G:/EMICAP/semicap/semicap.runs/semicap_hipero_sem_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1060.531 ; gain = 686.156
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sem_ultra_v3_1_9_controller'
INFO: [Synth 8-5544] ROM "has_clas" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "has_corr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "has_dtct" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icap_request" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mux_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "command_strobe_pr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                       0000000001 |                             0000
                 SET_MUX |                       0000000010 |                             0001
                CMD_IDLE |                       0000000100 |                             0010
           WAIT_SEM_IDLE |                       0000001000 |                             0011
         RELEASE_REQUEST |                       0000010000 |                             0100
            WAIT_RELEASE |                       0000100000 |                             0101
             SET_REQUEST |                       0001000000 |                             0110
               WAIT_DONE |                       0010000000 |                             0111
             CMD_RESTART |                       0100000000 |                             1000
               BACK_IDLE |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sem_ultra_v3_1_9_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1060.531 ; gain = 686.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	  10 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 9     
	  10 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	  31 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
	  10 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sem_ultra_v3_1_9_instrom 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input     18 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module sem_ultra_v3_1_9_dbuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module sem_ultra_v3_1_9_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module sem_ultra_v3_1_9_controller 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	  10 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	  31 Input      5 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/controller/fset_reg_reg[3]' (FDRE) to 'inst/controller/fset_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller/fset_reg_reg[0]' (FDRE) to 'inst/controller/fset_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\controller/fset_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\controller/fset_reg_reg[1] )
WARNING: [Synth 8-3332] Sequential element (controller/controller_picocpu/ports_loop[4].port_id_flop) is unused and will be removed from module sem_ultra_v3_1_9.
WARNING: [Synth 8-3332] Sequential element (controller/controller_picocpu/ports_loop[5].port_id_flop) is unused and will be removed from module sem_ultra_v3_1_9.
WARNING: [Synth 8-3332] Sequential element (controller/controller_picocpu/ports_loop[6].port_id_flop) is unused and will be removed from module sem_ultra_v3_1_9.
WARNING: [Synth 8-3332] Sequential element (controller/controller_picocpu/ports_loop[7].port_id_flop) is unused and will be removed from module sem_ultra_v3_1_9.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1060.531 ; gain = 686.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1273.824 ; gain = 899.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1313.656 ; gain = 939.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1322.684 ; gain = 948.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1322.684 ; gain = 948.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1322.684 ; gain = 948.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1322.684 ; gain = 948.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1322.684 ; gain = 948.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1322.684 ; gain = 948.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1322.684 ; gain = 948.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |     1|
|2     |DSP_A_B_DATA    |     1|
|3     |DSP_C_DATA      |     1|
|4     |DSP_MULTIPLIER  |     1|
|5     |DSP_M_DATA      |     1|
|6     |DSP_OUTPUT      |     1|
|7     |DSP_PREADD      |     1|
|8     |DSP_PREADD_DATA |     1|
|9     |LUT1            |     4|
|10    |LUT2            |    60|
|11    |LUT3            |    57|
|12    |LUT4            |    18|
|13    |LUT5            |    36|
|14    |LUT6            |   130|
|15    |LUT6_2          |    49|
|16    |MUXCY           |    28|
|17    |MUXF7           |     5|
|18    |RAM32M          |     4|
|19    |RAM64M          |     2|
|20    |RAMB36E2        |     1|
|21    |RAMB36E2_1      |     1|
|22    |RAMB36E2_2      |     1|
|23    |RAMB36E2_3      |     1|
|24    |XORCY           |    26|
|25    |FD              |   133|
|26    |FDR             |    15|
|27    |FDRE            |   204|
|28    |FDS             |     4|
|29    |FDSE            |    83|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------------------------------+------------------------------------------------------------------+------+
|      |Instance                                 |Module                                                            |Cells |
+------+-----------------------------------------+------------------------------------------------------------------+------+
|1     |top                                      |                                                                  |   870|
|2     |  inst                                   |sem_ultra_v3_1_9                                                  |   870|
|3     |    controller                           |sem_ultra_v3_1_9_controller                                       |   870|
|4     |      controller_dbuffer                 |sem_ultra_v3_1_9_dbuffer                                          |   213|
|5     |        dbuffer_dbuffer_mem              |sem_ultra_v3_1_9_dbuffer_mem                                      |    73|
|6     |      controller_instrom                 |sem_ultra_v3_1_9_instrom                                          |    64|
|7     |      controller_picocpu                 |sem_ultra_v3_1_9_picocpu                                          |   333|
|8     |      controller_synchro_aux_error_cr_es |sem_ultra_v3_1_9_synchro                                          |     7|
|9     |      controller_synchro_aux_error_cr_ne |sem_ultra_v3_1_9_synchro_0                                        |     7|
|10    |      controller_synchro_aux_error_uc    |sem_ultra_v3_1_9_synchro_1                                        |     7|
|11    |      controller_synchro_icap_avail      |sem_ultra_v3_1_9_synchro_2                                        |     7|
|12    |      controller_synchro_icap_grant      |sem_ultra_v3_1_9_synchro_3                                        |     8|
|13    |      controller_synchro_icap_prdone     |sem_ultra_v3_1_9_synchro_4                                        |     7|
|14    |      controller_synchro_icap_prerror    |sem_ultra_v3_1_9_synchro_5                                        |     7|
|15    |      controller_synchro_icap_rel        |sem_ultra_v3_1_9_synchro_6                                        |     7|
|16    |      controller_timer                   |sem_ultra_v3_1_9_timer                                            |    73|
|17    |        timer_timer_ctr                  |sem_ultra_v3_1_9_timer_ctr                                        |     8|
|18    |          DSP48E2_inst                   |\controller/controller_timer/timer_timer_ctr/DSP48E2_inst_funnel  |     8|
+------+-----------------------------------------+------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1322.684 ; gain = 948.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 208 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1322.684 ; gain = 425.723
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1322.684 ; gain = 948.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1330.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 214 instances were transformed.
  (CARRY4) => CARRY8: 6 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  FD => FDRE: 133 instances
  FDR => FDRE: 15 instances
  FDS => FDSE: 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 49 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1330.043 ; gain = 955.668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.043 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/EMICAP/semicap/semicap.runs/semicap_hipero_sem_0_synth_1/semicap_hipero_sem_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP semicap_hipero_sem_0, cache-ID = 9bef36552b1e403d
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.043 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/EMICAP/semicap/semicap.runs/semicap_hipero_sem_0_synth_1/semicap_hipero_sem_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file semicap_hipero_sem_0_utilization_synth.rpt -pb semicap_hipero_sem_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 19:26:47 2019...
