$date
	Sat Sep 20 22:03:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_carrySave $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module cs1 $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 4 ( g [3:0] $end
$var wire 4 ) p [3:0] $end
$var wire 4 * sum [3:0] $end
$var wire 4 + c [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
bx *
bx )
bx (
bx '
bx &
x%
bx $
bx #
x"
bx !
$end
#10
1"
b1010 !
b1010 *
b110 )
b1001 (
b1110 +
0%
b1011 $
b1011 '
b1101 #
b1101 &
#20
0"
b1010 !
b1010 *
b101 )
b10 (
b1111 +
1%
b11 $
b11 '
b110 #
b110 &
#30
1"
b1100 !
b1100 *
b0 )
b1111 (
b1110 +
0%
b1111 $
b1111 '
b1111 #
b1111 &
#40
0"
b11 !
b11 *
b0 (
b1 +
1%
b0 $
b0 '
b0 #
b0 &
#50
b1000 !
b1000 *
b1100 )
b1 (
b10 +
0%
b101 $
b101 '
b1001 #
b1001 &
#60
