#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep 17 12:00:12 2020
# Process ID: 13680
# Current directory: C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12316 C:\Users\e190a104\Desktop\HW04_MIPS_RegFile_Solution\vivado_project\vivado_project.xpr
# Log file: C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/vivado_project/vivado.log
# Journal file: C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/vivado_project/vivado_project.xpr
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'vivado_project.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 882.191 ; gain = 261.172
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj regfile_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/design_sources/my_packages/ieee_2008/math_real.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/design_sources/my_packages/ieee_2008/math_real-body.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/design_sources/my_packages/my_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/design_sources/my_packages/my_package-body.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/simulation_sources/regfile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regfile_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto a4fa08d098654964b85632d4baeeb640 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a4fa08d098654964b85632d4baeeb640 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim/xsim.dir/regfile_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim/xsim.dir/regfile_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Sep 17 12:03:04 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 17 12:03:04 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 900.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/e190a104/Desktop/HW04_MIPS_RegFile_Solution/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 930.547 ; gain = 29.996
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 930.547 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 17 12:06:36 2020...
