// Seed: 3795120195
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_18;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd12
) (
    output uwire id_0,
    input  wire  id_1,
    input  tri0  id_2
    , id_7,
    output tri0  _id_3,
    input  tri1  id_4,
    input  uwire id_5
);
  bit id_8;
  logic [id_3  *  ( "" )  ==  1 : 1  ==  -1  *  -1 'b0] id_9;
  ;
  id_10 :
  assert property (@(posedge id_1) -1 == {1'b0, -1 ^ id_7 + id_10})
  else $unsigned(97);
  ;
  genvar id_11;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7,
      id_9,
      id_7,
      id_11,
      id_10,
      id_9,
      id_12,
      id_10,
      id_10,
      id_9,
      id_9,
      id_12,
      id_7,
      id_9,
      id_10
  );
  always id_8 = #id_13 -1;
  assign id_11 = 1;
endmodule
