
--CARLOS PEREZ ARAUJO,DIGITAL SYSTEMS BACHELOR STUDENT AT ITESM MONTERREY
--FULL ADDER, 6.15.2016

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY FF_D IS
PORT( D , CLK , ClrN: in bit;
      Q , QN : out bit);
		

END FF_D;

ARCHITECTURE behavioral of  FF_D IS

signal qint: in bit;

BEGIN 

process(clk)
begin

if ClrN = '0' then Q<= '0';

elsif rising_edge(clk) then
Q <= D;
end if;
end if;
end process;

end behavioral;