EESchema Schematic File Version 4
LIBS:rotinom-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 4 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L agc_monitor:MMBT2369 Q1
U 1 1 5CA128CE
P 1650 1550
F 0 "Q1" H 1841 1596 50  0000 L CNN
F 1 "MMBT2369" H 1841 1505 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 1850 1475 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC817.pdf" H 1650 1550 50  0001 L CNN
	1    1650 1550
	1    0    0    -1  
$EndComp
Text GLabel 1050 1550 0    50   Input ~ 0
MDT01
Wire Wire Line
	1050 1550 1100 1550
$Comp
L Device:R_US R1
U 1 1 5CA13275
P 1250 1550
F 0 "R1" V 1045 1550 50  0000 C CNN
F 1 "1.5k" V 1136 1550 50  0000 C CNN
F 2 "" V 1290 1540 50  0001 C CNN
F 3 "~" H 1250 1550 50  0001 C CNN
	1    1250 1550
	0    1    1    0   
$EndComp
Wire Wire Line
	1400 1550 1450 1550
$Comp
L power:GND #PWR0107
U 1 1 5CA13BA7
P 1750 1800
F 0 "#PWR0107" H 1750 1550 50  0001 C CNN
F 1 "GND" H 1755 1627 50  0000 C CNN
F 2 "" H 1750 1800 50  0001 C CNN
F 3 "" H 1750 1800 50  0001 C CNN
	1    1750 1800
	1    0    0    -1  
$EndComp
Wire Wire Line
	1750 1750 1750 1800
$Comp
L Device:R_US R2
U 1 1 5CA14534
P 1750 1100
F 0 "R2" H 1818 1146 50  0000 L CNN
F 1 "3k" H 1818 1055 50  0000 L CNN
F 2 "" V 1790 1090 50  0001 C CNN
F 3 "~" H 1750 1100 50  0001 C CNN
	1    1750 1100
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:+3V3_FPGA #PWR0108
U 1 1 5CA145F4
P 1750 900
F 0 "#PWR0108" H 1750 750 50  0001 C CNN
F 1 "+3V3_FPGA" H 1735 1073 50  0000 C CNN
F 2 "" H 1750 900 50  0001 C CNN
F 3 "" H 1750 900 50  0001 C CNN
	1    1750 900 
	1    0    0    -1  
$EndComp
Wire Wire Line
	1750 900  1750 950 
Wire Wire Line
	1750 1250 1750 1300
Wire Wire Line
	1750 1300 1900 1300
Connection ~ 1750 1300
Wire Wire Line
	1750 1300 1750 1350
Text GLabel 1900 1300 2    50   Output ~ 0
MDT01_n
$Comp
L agc_monitor:MMBT2369 Q2
U 1 1 5CA1626F
P 3250 1550
F 0 "Q2" H 3441 1596 50  0000 L CNN
F 1 "MMBT2369" H 3441 1505 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 3450 1475 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC817.pdf" H 3250 1550 50  0001 L CNN
	1    3250 1550
	1    0    0    -1  
$EndComp
Text GLabel 2650 1550 0    50   Input ~ 0
MDT02
Wire Wire Line
	2650 1550 2700 1550
$Comp
L Device:R_US R3
U 1 1 5CA16277
P 2850 1550
F 0 "R3" V 2645 1550 50  0000 C CNN
F 1 "1.5k" V 2736 1550 50  0000 C CNN
F 2 "" V 2890 1540 50  0001 C CNN
F 3 "~" H 2850 1550 50  0001 C CNN
	1    2850 1550
	0    1    1    0   
$EndComp
Wire Wire Line
	3000 1550 3050 1550
$Comp
L power:GND #PWR0109
U 1 1 5CA1627E
P 3350 1800
F 0 "#PWR0109" H 3350 1550 50  0001 C CNN
F 1 "GND" H 3355 1627 50  0000 C CNN
F 2 "" H 3350 1800 50  0001 C CNN
F 3 "" H 3350 1800 50  0001 C CNN
	1    3350 1800
	1    0    0    -1  
$EndComp
Wire Wire Line
	3350 1750 3350 1800
$Comp
L Device:R_US R4
U 1 1 5CA16285
P 3350 1100
F 0 "R4" H 3418 1146 50  0000 L CNN
F 1 "3k" H 3418 1055 50  0000 L CNN
F 2 "" V 3390 1090 50  0001 C CNN
F 3 "~" H 3350 1100 50  0001 C CNN
	1    3350 1100
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:+3V3_FPGA #PWR0110
U 1 1 5CA1628B
P 3350 900
F 0 "#PWR0110" H 3350 750 50  0001 C CNN
F 1 "+3V3_FPGA" H 3335 1073 50  0000 C CNN
F 2 "" H 3350 900 50  0001 C CNN
F 3 "" H 3350 900 50  0001 C CNN
	1    3350 900 
	1    0    0    -1  
$EndComp
Wire Wire Line
	3350 900  3350 950 
Wire Wire Line
	3350 1250 3350 1300
Wire Wire Line
	3350 1300 3500 1300
Connection ~ 3350 1300
Wire Wire Line
	3350 1300 3350 1350
Text GLabel 3500 1300 2    50   Output ~ 0
MDT02_n
$Comp
L agc_monitor:MMBT2369 Q3
U 1 1 5CA184FB
P 4850 1550
F 0 "Q3" H 5041 1596 50  0000 L CNN
F 1 "MMBT2369" H 5041 1505 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 5050 1475 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC817.pdf" H 4850 1550 50  0001 L CNN
	1    4850 1550
	1    0    0    -1  
$EndComp
Text GLabel 4250 1550 0    50   Input ~ 0
MDT03
Wire Wire Line
	4250 1550 4300 1550
$Comp
L Device:R_US R5
U 1 1 5CA18503
P 4450 1550
F 0 "R5" V 4245 1550 50  0000 C CNN
F 1 "1.5k" V 4336 1550 50  0000 C CNN
F 2 "" V 4490 1540 50  0001 C CNN
F 3 "~" H 4450 1550 50  0001 C CNN
	1    4450 1550
	0    1    1    0   
$EndComp
Wire Wire Line
	4600 1550 4650 1550
$Comp
L power:GND #PWR0111
U 1 1 5CA1850A
P 4950 1800
F 0 "#PWR0111" H 4950 1550 50  0001 C CNN
F 1 "GND" H 4955 1627 50  0000 C CNN
F 2 "" H 4950 1800 50  0001 C CNN
F 3 "" H 4950 1800 50  0001 C CNN
	1    4950 1800
	1    0    0    -1  
$EndComp
Wire Wire Line
	4950 1750 4950 1800
$Comp
L Device:R_US R6
U 1 1 5CA18511
P 4950 1100
F 0 "R6" H 5018 1146 50  0000 L CNN
F 1 "3k" H 5018 1055 50  0000 L CNN
F 2 "" V 4990 1090 50  0001 C CNN
F 3 "~" H 4950 1100 50  0001 C CNN
	1    4950 1100
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:+3V3_FPGA #PWR0112
U 1 1 5CA18517
P 4950 900
F 0 "#PWR0112" H 4950 750 50  0001 C CNN
F 1 "+3V3_FPGA" H 4935 1073 50  0000 C CNN
F 2 "" H 4950 900 50  0001 C CNN
F 3 "" H 4950 900 50  0001 C CNN
	1    4950 900 
	1    0    0    -1  
$EndComp
Wire Wire Line
	4950 900  4950 950 
Wire Wire Line
	4950 1250 4950 1300
Wire Wire Line
	4950 1300 5100 1300
Connection ~ 4950 1300
Wire Wire Line
	4950 1300 4950 1350
Text GLabel 5100 1300 2    50   Output ~ 0
MDT03_n
$Comp
L agc_monitor:MMBT2369 Q4
U 1 1 5CA18523
P 6450 1550
F 0 "Q4" H 6641 1596 50  0000 L CNN
F 1 "MMBT2369" H 6641 1505 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 6650 1475 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC817.pdf" H 6450 1550 50  0001 L CNN
	1    6450 1550
	1    0    0    -1  
$EndComp
Text GLabel 5850 1550 0    50   Input ~ 0
MDT04
Wire Wire Line
	5850 1550 5900 1550
$Comp
L Device:R_US R7
U 1 1 5CA1852B
P 6050 1550
F 0 "R7" V 5845 1550 50  0000 C CNN
F 1 "1.5k" V 5936 1550 50  0000 C CNN
F 2 "" V 6090 1540 50  0001 C CNN
F 3 "~" H 6050 1550 50  0001 C CNN
	1    6050 1550
	0    1    1    0   
$EndComp
Wire Wire Line
	6200 1550 6250 1550
$Comp
L power:GND #PWR0113
U 1 1 5CA18532
P 6550 1800
F 0 "#PWR0113" H 6550 1550 50  0001 C CNN
F 1 "GND" H 6555 1627 50  0000 C CNN
F 2 "" H 6550 1800 50  0001 C CNN
F 3 "" H 6550 1800 50  0001 C CNN
	1    6550 1800
	1    0    0    -1  
$EndComp
Wire Wire Line
	6550 1750 6550 1800
$Comp
L Device:R_US R8
U 1 1 5CA18539
P 6550 1100
F 0 "R8" H 6618 1146 50  0000 L CNN
F 1 "3k" H 6618 1055 50  0000 L CNN
F 2 "" V 6590 1090 50  0001 C CNN
F 3 "~" H 6550 1100 50  0001 C CNN
	1    6550 1100
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:+3V3_FPGA #PWR0114
U 1 1 5CA1853F
P 6550 900
F 0 "#PWR0114" H 6550 750 50  0001 C CNN
F 1 "+3V3_FPGA" H 6535 1073 50  0000 C CNN
F 2 "" H 6550 900 50  0001 C CNN
F 3 "" H 6550 900 50  0001 C CNN
	1    6550 900 
	1    0    0    -1  
$EndComp
Wire Wire Line
	6550 900  6550 950 
Wire Wire Line
	6550 1250 6550 1300
Wire Wire Line
	6550 1300 6700 1300
Connection ~ 6550 1300
Wire Wire Line
	6550 1300 6550 1350
Text GLabel 6700 1300 2    50   Output ~ 0
MDT04_n
$Comp
L agc_monitor:MMBT2369 Q5
U 1 1 5CA1AE45
P 1650 2950
F 0 "Q5" H 1841 2996 50  0000 L CNN
F 1 "MMBT2369" H 1841 2905 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 1850 2875 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC817.pdf" H 1650 2950 50  0001 L CNN
	1    1650 2950
	1    0    0    -1  
$EndComp
Text GLabel 1050 2950 0    50   Input ~ 0
MDT05
Wire Wire Line
	1050 2950 1100 2950
$Comp
L Device:R_US R9
U 1 1 5CA1AE4D
P 1250 2950
F 0 "R9" V 1045 2950 50  0000 C CNN
F 1 "1.5k" V 1136 2950 50  0000 C CNN
F 2 "" V 1290 2940 50  0001 C CNN
F 3 "~" H 1250 2950 50  0001 C CNN
	1    1250 2950
	0    1    1    0   
$EndComp
Wire Wire Line
	1400 2950 1450 2950
$Comp
L power:GND #PWR0115
U 1 1 5CA1AE54
P 1750 3200
F 0 "#PWR0115" H 1750 2950 50  0001 C CNN
F 1 "GND" H 1755 3027 50  0000 C CNN
F 2 "" H 1750 3200 50  0001 C CNN
F 3 "" H 1750 3200 50  0001 C CNN
	1    1750 3200
	1    0    0    -1  
$EndComp
Wire Wire Line
	1750 3150 1750 3200
$Comp
L Device:R_US R10
U 1 1 5CA1AE5B
P 1750 2500
F 0 "R10" H 1818 2546 50  0000 L CNN
F 1 "3k" H 1818 2455 50  0000 L CNN
F 2 "" V 1790 2490 50  0001 C CNN
F 3 "~" H 1750 2500 50  0001 C CNN
	1    1750 2500
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:+3V3_FPGA #PWR0116
U 1 1 5CA1AE61
P 1750 2300
F 0 "#PWR0116" H 1750 2150 50  0001 C CNN
F 1 "+3V3_FPGA" H 1735 2473 50  0000 C CNN
F 2 "" H 1750 2300 50  0001 C CNN
F 3 "" H 1750 2300 50  0001 C CNN
	1    1750 2300
	1    0    0    -1  
$EndComp
Wire Wire Line
	1750 2300 1750 2350
Wire Wire Line
	1750 2650 1750 2700
Wire Wire Line
	1750 2700 1900 2700
Connection ~ 1750 2700
Wire Wire Line
	1750 2700 1750 2750
Text GLabel 1900 2700 2    50   Output ~ 0
MDT05_n
$Comp
L agc_monitor:MMBT2369 Q6
U 1 1 5CA1AE6D
P 3250 2950
F 0 "Q6" H 3441 2996 50  0000 L CNN
F 1 "MMBT2369" H 3441 2905 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 3450 2875 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC817.pdf" H 3250 2950 50  0001 L CNN
	1    3250 2950
	1    0    0    -1  
$EndComp
Text GLabel 2650 2950 0    50   Input ~ 0
MDT06
Wire Wire Line
	2650 2950 2700 2950
$Comp
L Device:R_US R11
U 1 1 5CA1AE75
P 2850 2950
F 0 "R11" V 2645 2950 50  0000 C CNN
F 1 "1.5k" V 2736 2950 50  0000 C CNN
F 2 "" V 2890 2940 50  0001 C CNN
F 3 "~" H 2850 2950 50  0001 C CNN
	1    2850 2950
	0    1    1    0   
$EndComp
Wire Wire Line
	3000 2950 3050 2950
$Comp
L power:GND #PWR0117
U 1 1 5CA1AE7C
P 3350 3200
F 0 "#PWR0117" H 3350 2950 50  0001 C CNN
F 1 "GND" H 3355 3027 50  0000 C CNN
F 2 "" H 3350 3200 50  0001 C CNN
F 3 "" H 3350 3200 50  0001 C CNN
	1    3350 3200
	1    0    0    -1  
$EndComp
Wire Wire Line
	3350 3150 3350 3200
$Comp
L Device:R_US R12
U 1 1 5CA1AE83
P 3350 2500
F 0 "R12" H 3418 2546 50  0000 L CNN
F 1 "3k" H 3418 2455 50  0000 L CNN
F 2 "" V 3390 2490 50  0001 C CNN
F 3 "~" H 3350 2500 50  0001 C CNN
	1    3350 2500
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:+3V3_FPGA #PWR0118
U 1 1 5CA1AE89
P 3350 2300
F 0 "#PWR0118" H 3350 2150 50  0001 C CNN
F 1 "+3V3_FPGA" H 3335 2473 50  0000 C CNN
F 2 "" H 3350 2300 50  0001 C CNN
F 3 "" H 3350 2300 50  0001 C CNN
	1    3350 2300
	1    0    0    -1  
$EndComp
Wire Wire Line
	3350 2300 3350 2350
Wire Wire Line
	3350 2650 3350 2700
Wire Wire Line
	3350 2700 3500 2700
Connection ~ 3350 2700
Wire Wire Line
	3350 2700 3350 2750
Text GLabel 3500 2700 2    50   Output ~ 0
MDT06_n
$Comp
L agc_monitor:MMBT2369 Q7
U 1 1 5CA1AE95
P 4850 2950
F 0 "Q7" H 5041 2996 50  0000 L CNN
F 1 "MMBT2369" H 5041 2905 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 5050 2875 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC817.pdf" H 4850 2950 50  0001 L CNN
	1    4850 2950
	1    0    0    -1  
$EndComp
Text GLabel 4250 2950 0    50   Input ~ 0
MDT07
Wire Wire Line
	4250 2950 4300 2950
$Comp
L Device:R_US R13
U 1 1 5CA1AE9D
P 4450 2950
F 0 "R13" V 4245 2950 50  0000 C CNN
F 1 "1.5k" V 4336 2950 50  0000 C CNN
F 2 "" V 4490 2940 50  0001 C CNN
F 3 "~" H 4450 2950 50  0001 C CNN
	1    4450 2950
	0    1    1    0   
$EndComp
Wire Wire Line
	4600 2950 4650 2950
$Comp
L power:GND #PWR0119
U 1 1 5CA1AEA4
P 4950 3200
F 0 "#PWR0119" H 4950 2950 50  0001 C CNN
F 1 "GND" H 4955 3027 50  0000 C CNN
F 2 "" H 4950 3200 50  0001 C CNN
F 3 "" H 4950 3200 50  0001 C CNN
	1    4950 3200
	1    0    0    -1  
$EndComp
Wire Wire Line
	4950 3150 4950 3200
$Comp
L Device:R_US R14
U 1 1 5CA1AEAB
P 4950 2500
F 0 "R14" H 5018 2546 50  0000 L CNN
F 1 "3k" H 5018 2455 50  0000 L CNN
F 2 "" V 4990 2490 50  0001 C CNN
F 3 "~" H 4950 2500 50  0001 C CNN
	1    4950 2500
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:+3V3_FPGA #PWR0120
U 1 1 5CA1AEB1
P 4950 2300
F 0 "#PWR0120" H 4950 2150 50  0001 C CNN
F 1 "+3V3_FPGA" H 4935 2473 50  0000 C CNN
F 2 "" H 4950 2300 50  0001 C CNN
F 3 "" H 4950 2300 50  0001 C CNN
	1    4950 2300
	1    0    0    -1  
$EndComp
Wire Wire Line
	4950 2300 4950 2350
Wire Wire Line
	4950 2650 4950 2700
Wire Wire Line
	4950 2700 5100 2700
Connection ~ 4950 2700
Wire Wire Line
	4950 2700 4950 2750
Text GLabel 5100 2700 2    50   Output ~ 0
MDT07_n
$Comp
L agc_monitor:MMBT2369 Q8
U 1 1 5CA1AEBD
P 6450 2950
F 0 "Q8" H 6641 2996 50  0000 L CNN
F 1 "MMBT2369" H 6641 2905 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 6650 2875 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC817.pdf" H 6450 2950 50  0001 L CNN
	1    6450 2950
	1    0    0    -1  
$EndComp
Text GLabel 5850 2950 0    50   Input ~ 0
MDT08
Wire Wire Line
	5850 2950 5900 2950
$Comp
L Device:R_US R15
U 1 1 5CA1AEC5
P 6050 2950
F 0 "R15" V 5845 2950 50  0000 C CNN
F 1 "1.5k" V 5936 2950 50  0000 C CNN
F 2 "" V 6090 2940 50  0001 C CNN
F 3 "~" H 6050 2950 50  0001 C CNN
	1    6050 2950
	0    1    1    0   
$EndComp
Wire Wire Line
	6200 2950 6250 2950
$Comp
L power:GND #PWR0121
U 1 1 5CA1AECC
P 6550 3200
F 0 "#PWR0121" H 6550 2950 50  0001 C CNN
F 1 "GND" H 6555 3027 50  0000 C CNN
F 2 "" H 6550 3200 50  0001 C CNN
F 3 "" H 6550 3200 50  0001 C CNN
	1    6550 3200
	1    0    0    -1  
$EndComp
Wire Wire Line
	6550 3150 6550 3200
$Comp
L Device:R_US R16
U 1 1 5CA1AED3
P 6550 2500
F 0 "R16" H 6618 2546 50  0000 L CNN
F 1 "3k" H 6618 2455 50  0000 L CNN
F 2 "" V 6590 2490 50  0001 C CNN
F 3 "~" H 6550 2500 50  0001 C CNN
	1    6550 2500
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:+3V3_FPGA #PWR0122
U 1 1 5CA1AED9
P 6550 2300
F 0 "#PWR0122" H 6550 2150 50  0001 C CNN
F 1 "+3V3_FPGA" H 6535 2473 50  0000 C CNN
F 2 "" H 6550 2300 50  0001 C CNN
F 3 "" H 6550 2300 50  0001 C CNN
	1    6550 2300
	1    0    0    -1  
$EndComp
Wire Wire Line
	6550 2300 6550 2350
Wire Wire Line
	6550 2650 6550 2700
Wire Wire Line
	6550 2700 6700 2700
Connection ~ 6550 2700
Wire Wire Line
	6550 2700 6550 2750
Text GLabel 6700 2700 2    50   Output ~ 0
MDT08_n
Text GLabel 10100 3000 0    50   Output ~ 0
SIGNY
Text GLabel 10100 3150 0    50   BiDi ~ 0
ALGA
$Comp
L power:GND #PWR?
U 1 1 5CA3E6ED
P 9900 2250
AR Path="/5C9CEEB8/5CA3E6ED" Ref="#PWR?"  Part="1" 
AR Path="/5CA12007/5CA3E6ED" Ref="#PWR0104"  Part="1" 
F 0 "#PWR0104" H 9900 2000 50  0001 C CNN
F 1 "GND" H 9905 2077 50  0000 C CNN
F 2 "" H 9900 2250 50  0001 C CNN
F 3 "" H 9900 2250 50  0001 C CNN
	1    9900 2250
	1    0    0    -1  
$EndComp
Wire Wire Line
	9900 2100 9900 2250
Wire Wire Line
	10000 2100 9900 2100
Connection ~ 9900 2100
Wire Wire Line
	9900 2000 9900 2100
Wire Wire Line
	10000 2000 9900 2000
Wire Wire Line
	9650 1900 10000 1900
Wire Wire Line
	9650 1750 9650 1900
$Comp
L agc_monitor:+4SW #PWR?
U 1 1 5CA3E6FA
P 9650 1750
AR Path="/5C9CEEB8/5CA3E6FA" Ref="#PWR?"  Part="1" 
AR Path="/5CA12007/5CA3E6FA" Ref="#PWR0105"  Part="1" 
F 0 "#PWR0105" H 9650 1600 50  0001 C CNN
F 1 "+4SW" H 9650 1900 50  0000 C CNN
F 2 "" H 9650 1750 50  0001 C CNN
F 3 "" H 9650 1750 50  0001 C CNN
	1    9650 1750
	1    0    0    -1  
$EndComp
Wire Wire Line
	9950 1800 10000 1800
Wire Wire Line
	9950 1750 9950 1800
$Comp
L agc_monitor:BPLSSW #PWR?
U 1 1 5CA3E702
P 9950 1750
AR Path="/5C9CEEB8/5CA3E702" Ref="#PWR?"  Part="1" 
AR Path="/5CA12007/5CA3E702" Ref="#PWR0106"  Part="1" 
F 0 "#PWR0106" H 9950 1600 50  0001 C CNN
F 1 "BPLSSW" H 9950 1900 50  0000 C CNN
F 2 "" H 9950 1750 50  0001 C CNN
F 3 "" H 9950 1750 50  0001 C CNN
	1    9950 1750
	1    0    0    -1  
$EndComp
Text GLabel 9950 1200 0    50   Output ~ 0
MTHI
Wire Wire Line
	9950 1200 10000 1200
Wire Wire Line
	10000 1300 9950 1300
Text GLabel 9950 1300 0    50   Output ~ 0
MTLO
$Comp
L Connector_Generic:Conn_01x04 J?
U 1 1 5CA3E70C
P 10200 1900
AR Path="/5C9CEEB8/5CA3E70C" Ref="J?"  Part="1" 
AR Path="/5CA12007/5CA3E70C" Ref="J1"  Part="1" 
F 0 "J1" H 10280 1892 50  0000 L CNN
F 1 "Conn_01x04" H 10280 1801 50  0000 L CNN
F 2 "" H 10200 1900 50  0001 C CNN
F 3 "~" H 10200 1900 50  0001 C CNN
	1    10200 1900
	1    0    0    -1  
$EndComp
$Comp
L Connector_Generic:Conn_01x02 J?
U 1 1 5CA3E713
P 10200 1200
AR Path="/5C9CEEB8/5CA3E713" Ref="J?"  Part="1" 
AR Path="/5CA12007/5CA3E713" Ref="J2"  Part="1" 
F 0 "J2" H 10280 1192 50  0000 L CNN
F 1 "Conn_01x02" H 10280 1101 50  0000 L CNN
F 2 "" H 10200 1200 50  0001 C CNN
F 3 "~" H 10200 1200 50  0001 C CNN
	1    10200 1200
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:MMBT2369 Q9
U 1 1 5CA43118
P 1650 4350
F 0 "Q9" H 1841 4396 50  0000 L CNN
F 1 "MMBT2369" H 1841 4305 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 1850 4275 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC817.pdf" H 1650 4350 50  0001 L CNN
	1    1650 4350
	1    0    0    -1  
$EndComp
Text GLabel 1050 4350 0    50   Input ~ 0
MDT01
Wire Wire Line
	1050 4350 1100 4350
$Comp
L Device:R_US R17
U 1 1 5CA43120
P 1250 4350
F 0 "R17" V 1045 4350 50  0000 C CNN
F 1 "1.5k" V 1136 4350 50  0000 C CNN
F 2 "" V 1290 4340 50  0001 C CNN
F 3 "~" H 1250 4350 50  0001 C CNN
	1    1250 4350
	0    1    1    0   
$EndComp
Wire Wire Line
	1400 4350 1450 4350
$Comp
L power:GND #PWR?
U 1 1 5CA43127
P 1750 4600
F 0 "#PWR?" H 1750 4350 50  0001 C CNN
F 1 "GND" H 1755 4427 50  0000 C CNN
F 2 "" H 1750 4600 50  0001 C CNN
F 3 "" H 1750 4600 50  0001 C CNN
	1    1750 4600
	1    0    0    -1  
$EndComp
Wire Wire Line
	1750 4550 1750 4600
$Comp
L Device:R_US R18
U 1 1 5CA4312E
P 1750 3900
F 0 "R18" H 1818 3946 50  0000 L CNN
F 1 "3k" H 1818 3855 50  0000 L CNN
F 2 "" V 1790 3890 50  0001 C CNN
F 3 "~" H 1750 3900 50  0001 C CNN
	1    1750 3900
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:+3V3_FPGA #PWR?
U 1 1 5CA43134
P 1750 3700
F 0 "#PWR?" H 1750 3550 50  0001 C CNN
F 1 "+3V3_FPGA" H 1735 3873 50  0000 C CNN
F 2 "" H 1750 3700 50  0001 C CNN
F 3 "" H 1750 3700 50  0001 C CNN
	1    1750 3700
	1    0    0    -1  
$EndComp
Wire Wire Line
	1750 3700 1750 3750
Wire Wire Line
	1750 4050 1750 4100
Wire Wire Line
	1750 4100 1900 4100
Connection ~ 1750 4100
Wire Wire Line
	1750 4100 1750 4150
Text GLabel 1900 4100 2    50   Output ~ 0
MDT01_n
$Comp
L agc_monitor:MMBT2369 Q10
U 1 1 5CA43140
P 3250 4350
F 0 "Q10" H 3441 4396 50  0000 L CNN
F 1 "MMBT2369" H 3441 4305 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 3450 4275 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC817.pdf" H 3250 4350 50  0001 L CNN
	1    3250 4350
	1    0    0    -1  
$EndComp
Text GLabel 2650 4350 0    50   Input ~ 0
MDT02
Wire Wire Line
	2650 4350 2700 4350
$Comp
L Device:R_US R19
U 1 1 5CA43148
P 2850 4350
F 0 "R19" V 2645 4350 50  0000 C CNN
F 1 "1.5k" V 2736 4350 50  0000 C CNN
F 2 "" V 2890 4340 50  0001 C CNN
F 3 "~" H 2850 4350 50  0001 C CNN
	1    2850 4350
	0    1    1    0   
$EndComp
Wire Wire Line
	3000 4350 3050 4350
$Comp
L power:GND #PWR?
U 1 1 5CA4314F
P 3350 4600
F 0 "#PWR?" H 3350 4350 50  0001 C CNN
F 1 "GND" H 3355 4427 50  0000 C CNN
F 2 "" H 3350 4600 50  0001 C CNN
F 3 "" H 3350 4600 50  0001 C CNN
	1    3350 4600
	1    0    0    -1  
$EndComp
Wire Wire Line
	3350 4550 3350 4600
$Comp
L Device:R_US R20
U 1 1 5CA43156
P 3350 3900
F 0 "R20" H 3418 3946 50  0000 L CNN
F 1 "3k" H 3418 3855 50  0000 L CNN
F 2 "" V 3390 3890 50  0001 C CNN
F 3 "~" H 3350 3900 50  0001 C CNN
	1    3350 3900
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:+3V3_FPGA #PWR?
U 1 1 5CA4315C
P 3350 3700
F 0 "#PWR?" H 3350 3550 50  0001 C CNN
F 1 "+3V3_FPGA" H 3335 3873 50  0000 C CNN
F 2 "" H 3350 3700 50  0001 C CNN
F 3 "" H 3350 3700 50  0001 C CNN
	1    3350 3700
	1    0    0    -1  
$EndComp
Wire Wire Line
	3350 3700 3350 3750
Wire Wire Line
	3350 4050 3350 4100
Wire Wire Line
	3350 4100 3500 4100
Connection ~ 3350 4100
Wire Wire Line
	3350 4100 3350 4150
Text GLabel 3500 4100 2    50   Output ~ 0
MDT02_n
$Comp
L agc_monitor:MMBT2369 Q11
U 1 1 5CA43168
P 4850 4350
F 0 "Q11" H 5041 4396 50  0000 L CNN
F 1 "MMBT2369" H 5041 4305 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 5050 4275 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC817.pdf" H 4850 4350 50  0001 L CNN
	1    4850 4350
	1    0    0    -1  
$EndComp
Text GLabel 4250 4350 0    50   Input ~ 0
MDT03
Wire Wire Line
	4250 4350 4300 4350
$Comp
L Device:R_US R21
U 1 1 5CA43170
P 4450 4350
F 0 "R21" V 4245 4350 50  0000 C CNN
F 1 "1.5k" V 4336 4350 50  0000 C CNN
F 2 "" V 4490 4340 50  0001 C CNN
F 3 "~" H 4450 4350 50  0001 C CNN
	1    4450 4350
	0    1    1    0   
$EndComp
Wire Wire Line
	4600 4350 4650 4350
$Comp
L power:GND #PWR?
U 1 1 5CA43177
P 4950 4600
F 0 "#PWR?" H 4950 4350 50  0001 C CNN
F 1 "GND" H 4955 4427 50  0000 C CNN
F 2 "" H 4950 4600 50  0001 C CNN
F 3 "" H 4950 4600 50  0001 C CNN
	1    4950 4600
	1    0    0    -1  
$EndComp
Wire Wire Line
	4950 4550 4950 4600
$Comp
L Device:R_US R22
U 1 1 5CA4317E
P 4950 3900
F 0 "R22" H 5018 3946 50  0000 L CNN
F 1 "3k" H 5018 3855 50  0000 L CNN
F 2 "" V 4990 3890 50  0001 C CNN
F 3 "~" H 4950 3900 50  0001 C CNN
	1    4950 3900
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:+3V3_FPGA #PWR?
U 1 1 5CA43184
P 4950 3700
F 0 "#PWR?" H 4950 3550 50  0001 C CNN
F 1 "+3V3_FPGA" H 4935 3873 50  0000 C CNN
F 2 "" H 4950 3700 50  0001 C CNN
F 3 "" H 4950 3700 50  0001 C CNN
	1    4950 3700
	1    0    0    -1  
$EndComp
Wire Wire Line
	4950 3700 4950 3750
Wire Wire Line
	4950 4050 4950 4100
Wire Wire Line
	4950 4100 5100 4100
Connection ~ 4950 4100
Wire Wire Line
	4950 4100 4950 4150
Text GLabel 5100 4100 2    50   Output ~ 0
MDT03_n
$Comp
L agc_monitor:MMBT2369 Q12
U 1 1 5CA43190
P 6450 4350
F 0 "Q12" H 6641 4396 50  0000 L CNN
F 1 "MMBT2369" H 6641 4305 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 6650 4275 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC817.pdf" H 6450 4350 50  0001 L CNN
	1    6450 4350
	1    0    0    -1  
$EndComp
Text GLabel 5850 4350 0    50   Input ~ 0
MDT04
Wire Wire Line
	5850 4350 5900 4350
$Comp
L Device:R_US R23
U 1 1 5CA43198
P 6050 4350
F 0 "R23" V 5845 4350 50  0000 C CNN
F 1 "1.5k" V 5936 4350 50  0000 C CNN
F 2 "" V 6090 4340 50  0001 C CNN
F 3 "~" H 6050 4350 50  0001 C CNN
	1    6050 4350
	0    1    1    0   
$EndComp
Wire Wire Line
	6200 4350 6250 4350
$Comp
L power:GND #PWR?
U 1 1 5CA4319F
P 6550 4600
F 0 "#PWR?" H 6550 4350 50  0001 C CNN
F 1 "GND" H 6555 4427 50  0000 C CNN
F 2 "" H 6550 4600 50  0001 C CNN
F 3 "" H 6550 4600 50  0001 C CNN
	1    6550 4600
	1    0    0    -1  
$EndComp
Wire Wire Line
	6550 4550 6550 4600
$Comp
L Device:R_US R24
U 1 1 5CA431A6
P 6550 3900
F 0 "R24" H 6618 3946 50  0000 L CNN
F 1 "3k" H 6618 3855 50  0000 L CNN
F 2 "" V 6590 3890 50  0001 C CNN
F 3 "~" H 6550 3900 50  0001 C CNN
	1    6550 3900
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:+3V3_FPGA #PWR?
U 1 1 5CA431AC
P 6550 3700
F 0 "#PWR?" H 6550 3550 50  0001 C CNN
F 1 "+3V3_FPGA" H 6535 3873 50  0000 C CNN
F 2 "" H 6550 3700 50  0001 C CNN
F 3 "" H 6550 3700 50  0001 C CNN
	1    6550 3700
	1    0    0    -1  
$EndComp
Wire Wire Line
	6550 3700 6550 3750
Wire Wire Line
	6550 4050 6550 4100
Wire Wire Line
	6550 4100 6700 4100
Connection ~ 6550 4100
Wire Wire Line
	6550 4100 6550 4150
Text GLabel 6700 4100 2    50   Output ~ 0
MDT04_n
$Comp
L agc_monitor:MMBT2369 Q13
U 1 1 5CA431B8
P 1650 5750
F 0 "Q13" H 1841 5796 50  0000 L CNN
F 1 "MMBT2369" H 1841 5705 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 1850 5675 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC817.pdf" H 1650 5750 50  0001 L CNN
	1    1650 5750
	1    0    0    -1  
$EndComp
Text GLabel 1050 5750 0    50   Input ~ 0
MDT05
Wire Wire Line
	1050 5750 1100 5750
$Comp
L Device:R_US R25
U 1 1 5CA431C0
P 1250 5750
F 0 "R25" V 1045 5750 50  0000 C CNN
F 1 "1.5k" V 1136 5750 50  0000 C CNN
F 2 "" V 1290 5740 50  0001 C CNN
F 3 "~" H 1250 5750 50  0001 C CNN
	1    1250 5750
	0    1    1    0   
$EndComp
Wire Wire Line
	1400 5750 1450 5750
$Comp
L power:GND #PWR?
U 1 1 5CA431C7
P 1750 6000
F 0 "#PWR?" H 1750 5750 50  0001 C CNN
F 1 "GND" H 1755 5827 50  0000 C CNN
F 2 "" H 1750 6000 50  0001 C CNN
F 3 "" H 1750 6000 50  0001 C CNN
	1    1750 6000
	1    0    0    -1  
$EndComp
Wire Wire Line
	1750 5950 1750 6000
$Comp
L Device:R_US R26
U 1 1 5CA431CE
P 1750 5300
F 0 "R26" H 1818 5346 50  0000 L CNN
F 1 "3k" H 1818 5255 50  0000 L CNN
F 2 "" V 1790 5290 50  0001 C CNN
F 3 "~" H 1750 5300 50  0001 C CNN
	1    1750 5300
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:+3V3_FPGA #PWR?
U 1 1 5CA431D4
P 1750 5100
F 0 "#PWR?" H 1750 4950 50  0001 C CNN
F 1 "+3V3_FPGA" H 1735 5273 50  0000 C CNN
F 2 "" H 1750 5100 50  0001 C CNN
F 3 "" H 1750 5100 50  0001 C CNN
	1    1750 5100
	1    0    0    -1  
$EndComp
Wire Wire Line
	1750 5100 1750 5150
Wire Wire Line
	1750 5450 1750 5500
Wire Wire Line
	1750 5500 1900 5500
Connection ~ 1750 5500
Wire Wire Line
	1750 5500 1750 5550
Text GLabel 1900 5500 2    50   Output ~ 0
MDT05_n
$Comp
L agc_monitor:MMBT2369 Q14
U 1 1 5CA431E0
P 3250 5750
F 0 "Q14" H 3441 5796 50  0000 L CNN
F 1 "MMBT2369" H 3441 5705 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 3450 5675 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC817.pdf" H 3250 5750 50  0001 L CNN
	1    3250 5750
	1    0    0    -1  
$EndComp
Text GLabel 2650 5750 0    50   Input ~ 0
MDT06
Wire Wire Line
	2650 5750 2700 5750
$Comp
L Device:R_US R27
U 1 1 5CA431E8
P 2850 5750
F 0 "R27" V 2645 5750 50  0000 C CNN
F 1 "1.5k" V 2736 5750 50  0000 C CNN
F 2 "" V 2890 5740 50  0001 C CNN
F 3 "~" H 2850 5750 50  0001 C CNN
	1    2850 5750
	0    1    1    0   
$EndComp
Wire Wire Line
	3000 5750 3050 5750
$Comp
L power:GND #PWR?
U 1 1 5CA431EF
P 3350 6000
F 0 "#PWR?" H 3350 5750 50  0001 C CNN
F 1 "GND" H 3355 5827 50  0000 C CNN
F 2 "" H 3350 6000 50  0001 C CNN
F 3 "" H 3350 6000 50  0001 C CNN
	1    3350 6000
	1    0    0    -1  
$EndComp
Wire Wire Line
	3350 5950 3350 6000
$Comp
L Device:R_US R28
U 1 1 5CA431F6
P 3350 5300
F 0 "R28" H 3418 5346 50  0000 L CNN
F 1 "3k" H 3418 5255 50  0000 L CNN
F 2 "" V 3390 5290 50  0001 C CNN
F 3 "~" H 3350 5300 50  0001 C CNN
	1    3350 5300
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:+3V3_FPGA #PWR?
U 1 1 5CA431FC
P 3350 5100
F 0 "#PWR?" H 3350 4950 50  0001 C CNN
F 1 "+3V3_FPGA" H 3335 5273 50  0000 C CNN
F 2 "" H 3350 5100 50  0001 C CNN
F 3 "" H 3350 5100 50  0001 C CNN
	1    3350 5100
	1    0    0    -1  
$EndComp
Wire Wire Line
	3350 5100 3350 5150
Wire Wire Line
	3350 5450 3350 5500
Wire Wire Line
	3350 5500 3500 5500
Connection ~ 3350 5500
Wire Wire Line
	3350 5500 3350 5550
Text GLabel 3500 5500 2    50   Output ~ 0
MDT06_n
$Comp
L agc_monitor:MMBT2369 Q15
U 1 1 5CA43208
P 4850 5750
F 0 "Q15" H 5041 5796 50  0000 L CNN
F 1 "MMBT2369" H 5041 5705 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 5050 5675 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC817.pdf" H 4850 5750 50  0001 L CNN
	1    4850 5750
	1    0    0    -1  
$EndComp
Text GLabel 4250 5750 0    50   Input ~ 0
MDT07
Wire Wire Line
	4250 5750 4300 5750
$Comp
L Device:R_US R29
U 1 1 5CA43210
P 4450 5750
F 0 "R29" V 4245 5750 50  0000 C CNN
F 1 "1.5k" V 4336 5750 50  0000 C CNN
F 2 "" V 4490 5740 50  0001 C CNN
F 3 "~" H 4450 5750 50  0001 C CNN
	1    4450 5750
	0    1    1    0   
$EndComp
Wire Wire Line
	4600 5750 4650 5750
$Comp
L power:GND #PWR?
U 1 1 5CA43217
P 4950 6000
F 0 "#PWR?" H 4950 5750 50  0001 C CNN
F 1 "GND" H 4955 5827 50  0000 C CNN
F 2 "" H 4950 6000 50  0001 C CNN
F 3 "" H 4950 6000 50  0001 C CNN
	1    4950 6000
	1    0    0    -1  
$EndComp
Wire Wire Line
	4950 5950 4950 6000
$Comp
L Device:R_US R30
U 1 1 5CA4321E
P 4950 5300
F 0 "R30" H 5018 5346 50  0000 L CNN
F 1 "3k" H 5018 5255 50  0000 L CNN
F 2 "" V 4990 5290 50  0001 C CNN
F 3 "~" H 4950 5300 50  0001 C CNN
	1    4950 5300
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:+3V3_FPGA #PWR?
U 1 1 5CA43224
P 4950 5100
F 0 "#PWR?" H 4950 4950 50  0001 C CNN
F 1 "+3V3_FPGA" H 4935 5273 50  0000 C CNN
F 2 "" H 4950 5100 50  0001 C CNN
F 3 "" H 4950 5100 50  0001 C CNN
	1    4950 5100
	1    0    0    -1  
$EndComp
Wire Wire Line
	4950 5100 4950 5150
Wire Wire Line
	4950 5450 4950 5500
Wire Wire Line
	4950 5500 5100 5500
Connection ~ 4950 5500
Wire Wire Line
	4950 5500 4950 5550
Text GLabel 5100 5500 2    50   Output ~ 0
MDT07_n
$Comp
L agc_monitor:MMBT2369 Q16
U 1 1 5CA43230
P 6450 5750
F 0 "Q16" H 6641 5796 50  0000 L CNN
F 1 "MMBT2369" H 6641 5705 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 6650 5675 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC817.pdf" H 6450 5750 50  0001 L CNN
	1    6450 5750
	1    0    0    -1  
$EndComp
Text GLabel 5850 5750 0    50   Input ~ 0
MDT08
Wire Wire Line
	5850 5750 5900 5750
$Comp
L Device:R_US R31
U 1 1 5CA43238
P 6050 5750
F 0 "R31" V 5845 5750 50  0000 C CNN
F 1 "1.5k" V 5936 5750 50  0000 C CNN
F 2 "" V 6090 5740 50  0001 C CNN
F 3 "~" H 6050 5750 50  0001 C CNN
	1    6050 5750
	0    1    1    0   
$EndComp
Wire Wire Line
	6200 5750 6250 5750
$Comp
L power:GND #PWR?
U 1 1 5CA4323F
P 6550 6000
F 0 "#PWR?" H 6550 5750 50  0001 C CNN
F 1 "GND" H 6555 5827 50  0000 C CNN
F 2 "" H 6550 6000 50  0001 C CNN
F 3 "" H 6550 6000 50  0001 C CNN
	1    6550 6000
	1    0    0    -1  
$EndComp
Wire Wire Line
	6550 5950 6550 6000
$Comp
L Device:R_US R32
U 1 1 5CA43246
P 6550 5300
F 0 "R32" H 6618 5346 50  0000 L CNN
F 1 "3k" H 6618 5255 50  0000 L CNN
F 2 "" V 6590 5290 50  0001 C CNN
F 3 "~" H 6550 5300 50  0001 C CNN
	1    6550 5300
	1    0    0    -1  
$EndComp
$Comp
L agc_monitor:+3V3_FPGA #PWR?
U 1 1 5CA4324C
P 6550 5100
F 0 "#PWR?" H 6550 4950 50  0001 C CNN
F 1 "+3V3_FPGA" H 6535 5273 50  0000 C CNN
F 2 "" H 6550 5100 50  0001 C CNN
F 3 "" H 6550 5100 50  0001 C CNN
	1    6550 5100
	1    0    0    -1  
$EndComp
Wire Wire Line
	6550 5100 6550 5150
Wire Wire Line
	6550 5450 6550 5500
Wire Wire Line
	6550 5500 6700 5500
Connection ~ 6550 5500
Wire Wire Line
	6550 5500 6550 5550
Text GLabel 6700 5500 2    50   Output ~ 0
MDT08_n
$EndSCHEMATC
