Running: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o C:/Users/User_Account/lab7/lab7rippleadder_lab7rippleadder_sch_tb_isim_beh.exe -prj C:/Users/User_Account/lab7/lab7rippleadder_lab7rippleadder_sch_tb_beh.prj work.lab7rippleadder_lab7rippleadder_sch_tb work.glbl 
ISim M.53d (signature 0xb869381d)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing Verilog file "C:/Users/User_Account/lab7/lab7rippleadder.vf" into library work
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/ISE/verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/User_Account/lab7/lab7rippleadder.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97480 KB
Fuse CPU Usage: 296 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Using precompiled package vl_types from library vl
Compiling module glbl
Compiling module XOR2
Compiling module NAND2
Compiling module lab7rippleadder
Compiling package vcomponents
Compiling architecture behavioral of entity lab7rippleadder_lab7rippleadder_...
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Compiled 4 Verilog Units
Built simulation executable C:/Users/User_Account/lab7/lab7rippleadder_lab7rippleadder_sch_tb_isim_beh.exe
Fuse Memory Usage: 108600 KB
Fuse CPU Usage: 421 ms
