Reading netlist file: "C:\Users\Uncle\Desktop\FPGA\mini_star(1)\exp5_seq_det\impl\gwsynthesis\lock.vg"
Parsing netlist file "C:\Users\Uncle\Desktop\FPGA\mini_star(1)\exp5_seq_det\impl\gwsynthesis\lock.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\Uncle\Desktop\FPGA\mini_star(1)\exp5_seq_det\src\top_seq_det.cst"
Physical Constraint parsed completed
Running placement......
WARN  (PR2028) : The constrainted location is useless in current package
WARN  (PR2017) : 'bm[3]' cannot be placed according to constraint, for the location is a dedicated pin (JTAGSEL_N)
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\Uncle\Desktop\FPGA\mini_star(1)\exp5_seq_det\impl\pnr\lock.power.html" completed
Generate file "C:\Users\Uncle\Desktop\FPGA\mini_star(1)\exp5_seq_det\impl\pnr\lock.pin.html" completed
Generate file "C:\Users\Uncle\Desktop\FPGA\mini_star(1)\exp5_seq_det\impl\pnr\lock.rpt.html" completed
Generate file "C:\Users\Uncle\Desktop\FPGA\mini_star(1)\exp5_seq_det\impl\pnr\lock.rpt.txt" completed
Generate file "C:\Users\Uncle\Desktop\FPGA\mini_star(1)\exp5_seq_det\impl\pnr\lock.tr.html" completed
Thu Mar 03 11:21:48 2022

