Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon May  4 20:28:50 2020
| Host         : kamek running 64-bit CentOS release 6.10 (Final)
| Command      : report_control_sets -verbose -file mac_control_sets_placed.rpt
| Design       : mac
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+----------------+------------------+------------------+----------------+
|      Clock Signal      |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+----------------+------------------+------------------+----------------+
|  m0//i__n_0            |                |                  |                1 |              3 |
|  clk_IBUF_BUFG         |                |                  |                4 |              4 |
|  clk_IBUF_BUFG         | load_IBUF      |                  |                3 |              4 |
|  clk_IBUF_BUFG         | ACC[7]_i_1_n_0 |                  |                3 |              8 |
|  m0/ACC_reg[8]_i_2_n_0 |                |                  |                3 |              9 |
+------------------------+----------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     2 |
| 8      |                     1 |
| 9      |                     1 |
+--------+-----------------------+


