{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735363294486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735363294486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 28 13:21:34 2024 " "Processing started: Sat Dec 28 13:21:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735363294486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363294486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363294486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735363297849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735363297849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_laboratory/course_project/snake_game/snake/snake/snake/sim/tb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_laboratory/course_project/snake_game/snake/snake/snake/sim/tb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "../sim/tb_top.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/sim/tb_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363306839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363306839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363306882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363306882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../rtl/hc595_ctrl.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/hc595_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363306911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363306911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/seg_595_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/seg_595_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_595_dynamic " "Found entity 1: seg_595_dynamic" {  } { { "../rtl/seg_595_dynamic.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/seg_595_dynamic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363306940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363306940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 VGA_control.v(777) " "Verilog HDL Expression warning at VGA_control.v(777): truncated literal to match 24 bits" {  } { { "../rtl/VGA_control.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/VGA_control.v" 777 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1735363306964 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_control.v(189) " "Verilog HDL information at VGA_control.v(189): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/VGA_control.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/VGA_control.v" 189 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735363306966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_control " "Found entity 1: VGA_control" {  } { { "../rtl/VGA_control.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/VGA_control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363306968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363306968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/top_seg_595.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/top_seg_595.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg_595 " "Found entity 1: top_seg_595" {  } { { "../rtl/top_seg_595.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/top_seg_595.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363306989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363306989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/snake_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/snake_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_top " "Found entity 1: snake_top" {  } { { "../rtl/snake_top.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/snake_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363306992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363306992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/snake.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_ctrl " "Found entity 1: snake_ctrl" {  } { { "../rtl/snake.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/snake.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363306995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363306995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../rtl/seg_dynamic.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/seg_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363307022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363307022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/score_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/score_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_ctrl " "Found entity 1: score_ctrl" {  } { { "../rtl/score_ctrl.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/score_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363307038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363307038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/game_ctrl_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/game_ctrl_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_ctrl_unit " "Found entity 1: game_ctrl_unit" {  } { { "../rtl/game_ctrl_unit.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/game_ctrl_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363307057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363307057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_gen " "Found entity 1: data_gen" {  } { { "../rtl/data_gen.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/data_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363307081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363307081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_8421 " "Found entity 1: bcd_8421" {  } { { "../rtl/bcd_8421.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/bcd_8421.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363307116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363307116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/app_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_laboratory/course_project/snake_game/snake/snake/snake/rtl/app_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 apple_generate " "Found entity 1: apple_generate" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363307136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363307136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363307139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363307139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363307141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363307141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_pic_one/rom_pic_one.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_pic_one/rom_pic_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pic_one " "Found entity 1: rom_pic_one" {  } { { "ip_core/rom_pic_one/rom_pic_one.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/ip_core/rom_pic_one/rom_pic_one.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363307144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363307144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_pic_two/rom_pic_two.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_pic_two/rom_pic_two.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pic_two " "Found entity 1: rom_pic_two" {  } { { "ip_core/rom_pic_two/rom_pic_two.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/ip_core/rom_pic_two/rom_pic_two.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363307148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363307148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_pic_iii/rom_pic_iii.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_pic_iii/rom_pic_iii.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pic_III " "Found entity 1: rom_pic_III" {  } { { "ip_core/rom_pic_III/rom_pic_III.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/ip_core/rom_pic_III/rom_pic_III.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363307151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363307151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_pic_v/rom_pic_v.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_pic_v/rom_pic_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pic_v " "Found entity 1: rom_pic_v" {  } { { "ip_core/rom_pic_v/rom_pic_v.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/ip_core/rom_pic_v/rom_pic_v.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363307152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363307152 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake_top " "Elaborating entity \"snake_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735363308395 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_clk snake_top.v(62) " "Verilog HDL or VHDL warning at snake_top.v(62): object \"vga_clk\" assigned a value but never read" {  } { { "../rtl/snake_top.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/snake_top.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735363308484 "|snake_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_sync_n snake_top.v(64) " "Verilog HDL or VHDL warning at snake_top.v(64): object \"vga_sync_n\" assigned a value but never read" {  } { { "../rtl/snake_top.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/snake_top.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735363308484 "|snake_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../rtl/snake_top.v" "pll_inst" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/snake_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363308496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/pll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363308567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/pll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363308589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363308589 ""}  } { { "pll.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/pll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735363308589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363308665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363308665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363308665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:U0 " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:U0\"" {  } { { "../rtl/snake_top.v" "U0" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/snake_top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363308697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_ctrl_unit game_ctrl_unit:U1 " "Elaborating entity \"game_ctrl_unit\" for hierarchy \"game_ctrl_unit:U1\"" {  } { { "../rtl/snake_top.v" "U1" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/snake_top.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363308723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apple_generate apple_generate:U2 " "Elaborating entity \"apple_generate\" for hierarchy \"apple_generate:U2\"" {  } { { "../rtl/snake_top.v" "U2" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/snake_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363308757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_cnt app_generate.v(19) " "Verilog HDL or VHDL warning at app_generate.v(19): object \"clk_cnt\" assigned a value but never read" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735363308801 "|snake_top|apple_generate:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 app_generate.v(23) " "Verilog HDL assignment warning at app_generate.v(23): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308801 "|snake_top|apple_generate:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(37) " "Verilog HDL assignment warning at app_generate.v(37): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308801 "|snake_top|apple_generate:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 app_generate.v(38) " "Verilog HDL assignment warning at app_generate.v(38): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308801 "|snake_top|apple_generate:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(50) " "Verilog HDL assignment warning at app_generate.v(50): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308801 "|snake_top|apple_generate:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(52) " "Verilog HDL assignment warning at app_generate.v(52): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308801 "|snake_top|apple_generate:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(54) " "Verilog HDL assignment warning at app_generate.v(54): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308801 "|snake_top|apple_generate:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(56) " "Verilog HDL assignment warning at app_generate.v(56): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308802 "|snake_top|apple_generate:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(76) " "Verilog HDL assignment warning at app_generate.v(76): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308802 "|snake_top|apple_generate:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(78) " "Verilog HDL assignment warning at app_generate.v(78): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308802 "|snake_top|apple_generate:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(80) " "Verilog HDL assignment warning at app_generate.v(80): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308802 "|snake_top|apple_generate:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(82) " "Verilog HDL assignment warning at app_generate.v(82): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308802 "|snake_top|apple_generate:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 app_generate.v(85) " "Verilog HDL assignment warning at app_generate.v(85): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308802 "|snake_top|apple_generate:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 app_generate.v(87) " "Verilog HDL assignment warning at app_generate.v(87): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308802 "|snake_top|apple_generate:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 app_generate.v(89) " "Verilog HDL assignment warning at app_generate.v(89): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308802 "|snake_top|apple_generate:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 app_generate.v(91) " "Verilog HDL assignment warning at app_generate.v(91): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/app_generate.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/app_generate.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308802 "|snake_top|apple_generate:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_control VGA_control:U4 " "Elaborating entity \"VGA_control\" for hierarchy \"VGA_control:U4\"" {  } { { "../rtl/snake_top.v" "U4" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/snake_top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363308812 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(186) " "Verilog HDL assignment warning at VGA_control.v(186): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/VGA_control.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308915 "|snake_top|VGA_control:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(187) " "Verilog HDL assignment warning at VGA_control.v(187): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/VGA_control.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308915 "|snake_top|VGA_control:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 VGA_control.v(198) " "Verilog HDL assignment warning at VGA_control.v(198): truncated value with size 32 to match size of target (28)" {  } { { "../rtl/VGA_control.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/VGA_control.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308915 "|snake_top|VGA_control:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 VGA_control.v(789) " "Verilog HDL assignment warning at VGA_control.v(789): truncated value with size 32 to match size of target (28)" {  } { { "../rtl/VGA_control.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/VGA_control.v" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308915 "|snake_top|VGA_control:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 VGA_control.v(1327) " "Verilog HDL assignment warning at VGA_control.v(1327): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/VGA_control.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/VGA_control.v" 1327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308915 "|snake_top|VGA_control:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1352) " "Verilog HDL assignment warning at VGA_control.v(1352): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/VGA_control.v" 1352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308915 "|snake_top|VGA_control:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1353) " "Verilog HDL assignment warning at VGA_control.v(1353): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/VGA_control.v" 1353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308916 "|snake_top|VGA_control:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1356) " "Verilog HDL assignment warning at VGA_control.v(1356): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/VGA_control.v" 1356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308916 "|snake_top|VGA_control:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1357) " "Verilog HDL assignment warning at VGA_control.v(1357): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/VGA_control.v" 1357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308916 "|snake_top|VGA_control:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1359) " "Verilog HDL assignment warning at VGA_control.v(1359): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/VGA_control.v" 1359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308916 "|snake_top|VGA_control:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1360) " "Verilog HDL assignment warning at VGA_control.v(1360): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/VGA_control.v" 1360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363308916 "|snake_top|VGA_control:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pic_v VGA_control:U4\|rom_pic_v:rom_pic_v_inst " "Elaborating entity \"rom_pic_v\" for hierarchy \"VGA_control:U4\|rom_pic_v:rom_pic_v_inst\"" {  } { { "../rtl/VGA_control.v" "rom_pic_v_inst" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/VGA_control.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363308920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_control:U4\|rom_pic_v:rom_pic_v_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_control:U4\|rom_pic_v:rom_pic_v_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_pic_v/rom_pic_v.v" "altsyncram_component" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/ip_core/rom_pic_v/rom_pic_v.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363308986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_control:U4\|rom_pic_v:rom_pic_v_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_control:U4\|rom_pic_v:rom_pic_v_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_pic_v/rom_pic_v.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/ip_core/rom_pic_v/rom_pic_v.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363309011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_control:U4\|rom_pic_v:rom_pic_v_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_control:U4\|rom_pic_v:rom_pic_v_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363309011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363309011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363309011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../matlab/image5.mif " "Parameter \"init_file\" = \"../../../matlab/image5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363309011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363309011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363309011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363309011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363309011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363309011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363309011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363309011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363309011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363309011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735363309011 ""}  } { { "ip_core/rom_pic_v/rom_pic_v.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/ip_core/rom_pic_v/rom_pic_v.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735363309011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sob1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sob1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sob1 " "Found entity 1: altsyncram_sob1" {  } { { "db/altsyncram_sob1.tdf" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/db/altsyncram_sob1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363309074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363309074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sob1 VGA_control:U4\|rom_pic_v:rom_pic_v_inst\|altsyncram:altsyncram_component\|altsyncram_sob1:auto_generated " "Elaborating entity \"altsyncram_sob1\" for hierarchy \"VGA_control:U4\|rom_pic_v:rom_pic_v_inst\|altsyncram:altsyncram_component\|altsyncram_sob1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363309075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363309160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363309160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa VGA_control:U4\|rom_pic_v:rom_pic_v_inst\|altsyncram:altsyncram_component\|altsyncram_sob1:auto_generated\|decode_jsa:rden_decode " "Elaborating entity \"decode_jsa\" for hierarchy \"VGA_control:U4\|rom_pic_v:rom_pic_v_inst\|altsyncram:altsyncram_component\|altsyncram_sob1:auto_generated\|decode_jsa:rden_decode\"" {  } { { "db/altsyncram_sob1.tdf" "rden_decode" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/db/altsyncram_sob1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363309160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/db/mux_iob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735363309232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363309232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob VGA_control:U4\|rom_pic_v:rom_pic_v_inst\|altsyncram:altsyncram_component\|altsyncram_sob1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"VGA_control:U4\|rom_pic_v:rom_pic_v_inst\|altsyncram:altsyncram_component\|altsyncram_sob1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_sob1.tdf" "mux2" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/db/altsyncram_sob1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363309233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_ctrl score_ctrl:u5 " "Elaborating entity \"score_ctrl\" for hierarchy \"score_ctrl:u5\"" {  } { { "../rtl/snake_top.v" "u5" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/snake_top.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363309255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 score_ctrl.v(25) " "Verilog HDL assignment warning at score_ctrl.v(25): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/score_ctrl.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/score_ctrl.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363309321 "|snake_top|score_ctrl:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_ctrl.v(39) " "Verilog HDL assignment warning at score_ctrl.v(39): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/score_ctrl.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/score_ctrl.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363309321 "|snake_top|score_ctrl:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_ctrl.v(40) " "Verilog HDL assignment warning at score_ctrl.v(40): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/score_ctrl.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/score_ctrl.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363309321 "|snake_top|score_ctrl:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_ctrl.v(41) " "Verilog HDL assignment warning at score_ctrl.v(41): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/score_ctrl.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/score_ctrl.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363309321 "|snake_top|score_ctrl:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_ctrl.v(45) " "Verilog HDL assignment warning at score_ctrl.v(45): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/score_ctrl.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/score_ctrl.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363309321 "|snake_top|score_ctrl:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_ctrl.v(46) " "Verilog HDL assignment warning at score_ctrl.v(46): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/score_ctrl.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/score_ctrl.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363309321 "|snake_top|score_ctrl:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_ctrl.v(47) " "Verilog HDL assignment warning at score_ctrl.v(47): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/score_ctrl.v" "" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/score_ctrl.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735363309321 "|snake_top|score_ctrl:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_seg_595 top_seg_595:u6 " "Elaborating entity \"top_seg_595\" for hierarchy \"top_seg_595:u6\"" {  } { { "../rtl/snake_top.v" "u6" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/snake_top.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363309322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_gen top_seg_595:u6\|data_gen:data_gen_inst " "Elaborating entity \"data_gen\" for hierarchy \"top_seg_595:u6\|data_gen:data_gen_inst\"" {  } { { "../rtl/top_seg_595.v" "data_gen_inst" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/top_seg_595.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363309357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_595_dynamic top_seg_595:u6\|seg_595_dynamic:seg_595_dynamic_inst " "Elaborating entity \"seg_595_dynamic\" for hierarchy \"top_seg_595:u6\|seg_595_dynamic:seg_595_dynamic_inst\"" {  } { { "../rtl/top_seg_595.v" "seg_595_dynamic_inst" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/top_seg_595.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363309390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic top_seg_595:u6\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst " "Elaborating entity \"seg_dynamic\" for hierarchy \"top_seg_595:u6\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\"" {  } { { "../rtl/seg_595_dynamic.v" "seg_dynamic_inst" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/seg_595_dynamic.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363309420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8421 top_seg_595:u6\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst1 " "Elaborating entity \"bcd_8421\" for hierarchy \"top_seg_595:u6\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst1\"" {  } { { "../rtl/seg_dynamic.v" "bcd_8421_inst1" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/seg_dynamic.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363309570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl top_seg_595:u6\|seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst " "Elaborating entity \"hc595_ctrl\" for hierarchy \"top_seg_595:u6\|seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst\"" {  } { { "../rtl/seg_595_dynamic.v" "hc595_ctrl_inst" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/seg_595_dynamic.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735363309618 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U3 snake " "Node instance \"U3\" instantiates undefined entity \"snake\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/snake_top.v" "U3" { Text "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/rtl/snake_top.v" 133 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1735363309657 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/output_files/snake.map.smsg " "Generated suppressed messages file C:/FPGA_Laboratory/Course_Project/Snake_Game/snake/snake/snake/quartus_prj/output_files/snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363309788 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 38 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735363309872 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 28 13:21:49 2024 " "Processing ended: Sat Dec 28 13:21:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735363309872 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735363309872 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735363309872 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363309872 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 38 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 38 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735363310510 ""}
