#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1eeb5c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ede970 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1ea8fb0 .functor NOT 1, L_0x1f26360, C4<0>, C4<0>, C4<0>;
L_0x1f261e0 .functor XOR 8, L_0x1f25cf0, L_0x1f26140, C4<00000000>, C4<00000000>;
L_0x1f262f0 .functor XOR 8, L_0x1f261e0, L_0x1f26250, C4<00000000>, C4<00000000>;
L_0x7fa7929100f0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f206a0_0 .net "B3_next_dut", 0 0, L_0x7fa7929100f0;  1 drivers
v0x1f20760_0 .net "B3_next_ref", 0 0, L_0x1f21d30;  1 drivers
L_0x7fa792910138 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f20800_0 .net "Count_next_dut", 0 0, L_0x7fa792910138;  1 drivers
v0x1f208a0_0 .net "Count_next_ref", 0 0, L_0x1f22f60;  1 drivers
v0x1f20940_0 .net "S1_next_dut", 0 0, L_0x1f24f30;  1 drivers
v0x1f20a30_0 .net "S1_next_ref", 0 0, L_0x1f22ae0;  1 drivers
v0x1f20b00_0 .net "S_next_dut", 0 0, L_0x1f24ac0;  1 drivers
v0x1f20bd0_0 .net "S_next_ref", 0 0, L_0x1f22890;  1 drivers
v0x1f20ca0_0 .net "Wait_next_dut", 0 0, L_0x1f25af0;  1 drivers
v0x1f20d70_0 .net "Wait_next_ref", 0 0, L_0x1f234f0;  1 drivers
v0x1f20e40_0 .net *"_ivl_10", 7 0, L_0x1f26250;  1 drivers
v0x1f20ee0_0 .net *"_ivl_12", 7 0, L_0x1f262f0;  1 drivers
v0x1f20f80_0 .net *"_ivl_2", 7 0, L_0x1f25430;  1 drivers
v0x1f21020_0 .net *"_ivl_4", 7 0, L_0x1f25cf0;  1 drivers
v0x1f210c0_0 .net *"_ivl_6", 7 0, L_0x1f26140;  1 drivers
v0x1f21160_0 .net *"_ivl_8", 7 0, L_0x1f261e0;  1 drivers
v0x1f21220_0 .net "ack", 0 0, v0x1f1cb70_0;  1 drivers
v0x1f212c0_0 .var "clk", 0 0;
L_0x7fa792910210 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f21390_0 .net "counting_dut", 0 0, L_0x7fa792910210;  1 drivers
v0x1f21460_0 .net "counting_ref", 0 0, L_0x1f237e0;  1 drivers
v0x1f21530_0 .net "d", 0 0, v0x1f1ccd0_0;  1 drivers
v0x1f215d0_0 .net "done_counting", 0 0, v0x1f1cd70_0;  1 drivers
L_0x7fa792910258 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f21670_0 .net "done_dut", 0 0, L_0x7fa792910258;  1 drivers
v0x1f21740_0 .net "done_ref", 0 0, L_0x1f236f0;  1 drivers
L_0x7fa7929101c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f21810_0 .net "shift_ena_dut", 0 0, L_0x7fa7929101c8;  1 drivers
v0x1f218e0_0 .net "shift_ena_ref", 0 0, L_0x1f23bf0;  1 drivers
v0x1f219b0_0 .net "state", 9 0, v0x1f1cfd0_0;  1 drivers
v0x1f21a50_0 .var/2u "stats1", 607 0;
v0x1f21af0_0 .var/2u "strobe", 0 0;
v0x1f21b90_0 .net "tb_match", 0 0, L_0x1f26360;  1 drivers
v0x1f21c60_0 .net "tb_mismatch", 0 0, L_0x1ea8fb0;  1 drivers
LS_0x1f25430_0_0 .concat [ 1 1 1 1], L_0x1f23bf0, L_0x1f237e0, L_0x1f236f0, L_0x1f234f0;
LS_0x1f25430_0_4 .concat [ 1 1 1 1], L_0x1f22f60, L_0x1f22ae0, L_0x1f22890, L_0x1f21d30;
L_0x1f25430 .concat [ 4 4 0 0], LS_0x1f25430_0_0, LS_0x1f25430_0_4;
LS_0x1f25cf0_0_0 .concat [ 1 1 1 1], L_0x1f23bf0, L_0x1f237e0, L_0x1f236f0, L_0x1f234f0;
LS_0x1f25cf0_0_4 .concat [ 1 1 1 1], L_0x1f22f60, L_0x1f22ae0, L_0x1f22890, L_0x1f21d30;
L_0x1f25cf0 .concat [ 4 4 0 0], LS_0x1f25cf0_0_0, LS_0x1f25cf0_0_4;
LS_0x1f26140_0_0 .concat [ 1 1 1 1], L_0x7fa7929101c8, L_0x7fa792910210, L_0x7fa792910258, L_0x1f25af0;
LS_0x1f26140_0_4 .concat [ 1 1 1 1], L_0x7fa792910138, L_0x1f24f30, L_0x1f24ac0, L_0x7fa7929100f0;
L_0x1f26140 .concat [ 4 4 0 0], LS_0x1f26140_0_0, LS_0x1f26140_0_4;
LS_0x1f26250_0_0 .concat [ 1 1 1 1], L_0x1f23bf0, L_0x1f237e0, L_0x1f236f0, L_0x1f234f0;
LS_0x1f26250_0_4 .concat [ 1 1 1 1], L_0x1f22f60, L_0x1f22ae0, L_0x1f22890, L_0x1f21d30;
L_0x1f26250 .concat [ 4 4 0 0], LS_0x1f26250_0_0, LS_0x1f26250_0_4;
L_0x1f26360 .cmp/eeq 8, L_0x1f25430, L_0x1f262f0;
S_0x1ee8070 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1ede970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1ebb040 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1ebb080 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1ebb0c0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1ebb100 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1ebb140 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1ebb180 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1ebb1c0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1ebb200 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1ebb240 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1ebb280 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1ec1ff0 .functor NOT 1, v0x1f1ccd0_0, C4<0>, C4<0>, C4<0>;
L_0x1eb7670 .functor AND 1, L_0x1f21e20, L_0x1ec1ff0, C4<1>, C4<1>;
L_0x1eecba0 .functor NOT 1, v0x1f1ccd0_0, C4<0>, C4<0>, C4<0>;
L_0x1eecc10 .functor AND 1, L_0x1f21f80, L_0x1eecba0, C4<1>, C4<1>;
L_0x1f22120 .functor OR 1, L_0x1eb7670, L_0x1eecc10, C4<0>, C4<0>;
L_0x1f22300 .functor NOT 1, v0x1f1ccd0_0, C4<0>, C4<0>, C4<0>;
L_0x1f223b0 .functor AND 1, L_0x1f22230, L_0x1f22300, C4<1>, C4<1>;
L_0x1f224c0 .functor OR 1, L_0x1f22120, L_0x1f223b0, C4<0>, C4<0>;
L_0x1f227d0 .functor AND 1, L_0x1f22620, v0x1f1cb70_0, C4<1>, C4<1>;
L_0x1f22890 .functor OR 1, L_0x1f224c0, L_0x1f227d0, C4<0>, C4<0>;
L_0x1f22ae0 .functor AND 1, L_0x1f22a00, v0x1f1ccd0_0, C4<1>, C4<1>;
L_0x1f22d30 .functor NOT 1, v0x1f1cd70_0, C4<0>, C4<0>, C4<0>;
L_0x1f22ea0 .functor AND 1, L_0x1f22c40, L_0x1f22d30, C4<1>, C4<1>;
L_0x1f22f60 .functor OR 1, L_0x1f22ba0, L_0x1f22ea0, C4<0>, C4<0>;
L_0x1f22e30 .functor AND 1, L_0x1f23140, v0x1f1cd70_0, C4<1>, C4<1>;
L_0x1f23330 .functor NOT 1, v0x1f1cb70_0, C4<0>, C4<0>, C4<0>;
L_0x1f23430 .functor AND 1, L_0x1f23230, L_0x1f23330, C4<1>, C4<1>;
L_0x1f234f0 .functor OR 1, L_0x1f22e30, L_0x1f23430, C4<0>, C4<0>;
v0x1eecd10_0 .net "B3_next", 0 0, L_0x1f21d30;  alias, 1 drivers
v0x1ea7870_0 .net "Count_next", 0 0, L_0x1f22f60;  alias, 1 drivers
v0x1ea7970_0 .net "S1_next", 0 0, L_0x1f22ae0;  alias, 1 drivers
v0x1ea9100_0 .net "S_next", 0 0, L_0x1f22890;  alias, 1 drivers
v0x1ea91a0_0 .net "Wait_next", 0 0, L_0x1f234f0;  alias, 1 drivers
v0x1ea9490_0 .net *"_ivl_10", 0 0, L_0x1eecba0;  1 drivers
v0x1eecdb0_0 .net *"_ivl_12", 0 0, L_0x1eecc10;  1 drivers
v0x1f1af60_0 .net *"_ivl_14", 0 0, L_0x1f22120;  1 drivers
v0x1f1b040_0 .net *"_ivl_17", 0 0, L_0x1f22230;  1 drivers
v0x1f1b120_0 .net *"_ivl_18", 0 0, L_0x1f22300;  1 drivers
v0x1f1b200_0 .net *"_ivl_20", 0 0, L_0x1f223b0;  1 drivers
v0x1f1b2e0_0 .net *"_ivl_22", 0 0, L_0x1f224c0;  1 drivers
v0x1f1b3c0_0 .net *"_ivl_25", 0 0, L_0x1f22620;  1 drivers
v0x1f1b4a0_0 .net *"_ivl_26", 0 0, L_0x1f227d0;  1 drivers
v0x1f1b580_0 .net *"_ivl_3", 0 0, L_0x1f21e20;  1 drivers
v0x1f1b660_0 .net *"_ivl_31", 0 0, L_0x1f22a00;  1 drivers
v0x1f1b740_0 .net *"_ivl_35", 0 0, L_0x1f22ba0;  1 drivers
v0x1f1b820_0 .net *"_ivl_37", 0 0, L_0x1f22c40;  1 drivers
v0x1f1b900_0 .net *"_ivl_38", 0 0, L_0x1f22d30;  1 drivers
v0x1f1b9e0_0 .net *"_ivl_4", 0 0, L_0x1ec1ff0;  1 drivers
v0x1f1bac0_0 .net *"_ivl_40", 0 0, L_0x1f22ea0;  1 drivers
v0x1f1bba0_0 .net *"_ivl_45", 0 0, L_0x1f23140;  1 drivers
v0x1f1bc80_0 .net *"_ivl_46", 0 0, L_0x1f22e30;  1 drivers
v0x1f1bd60_0 .net *"_ivl_49", 0 0, L_0x1f23230;  1 drivers
v0x1f1be40_0 .net *"_ivl_50", 0 0, L_0x1f23330;  1 drivers
v0x1f1bf20_0 .net *"_ivl_52", 0 0, L_0x1f23430;  1 drivers
v0x1f1c000_0 .net *"_ivl_6", 0 0, L_0x1eb7670;  1 drivers
v0x1f1c0e0_0 .net *"_ivl_61", 3 0, L_0x1f23940;  1 drivers
v0x1f1c1c0_0 .net *"_ivl_9", 0 0, L_0x1f21f80;  1 drivers
v0x1f1c2a0_0 .net "ack", 0 0, v0x1f1cb70_0;  alias, 1 drivers
v0x1f1c360_0 .net "counting", 0 0, L_0x1f237e0;  alias, 1 drivers
v0x1f1c420_0 .net "d", 0 0, v0x1f1ccd0_0;  alias, 1 drivers
v0x1f1c4e0_0 .net "done", 0 0, L_0x1f236f0;  alias, 1 drivers
v0x1f1c5a0_0 .net "done_counting", 0 0, v0x1f1cd70_0;  alias, 1 drivers
v0x1f1c660_0 .net "shift_ena", 0 0, L_0x1f23bf0;  alias, 1 drivers
v0x1f1c720_0 .net "state", 9 0, v0x1f1cfd0_0;  alias, 1 drivers
L_0x1f21d30 .part v0x1f1cfd0_0, 6, 1;
L_0x1f21e20 .part v0x1f1cfd0_0, 0, 1;
L_0x1f21f80 .part v0x1f1cfd0_0, 1, 1;
L_0x1f22230 .part v0x1f1cfd0_0, 3, 1;
L_0x1f22620 .part v0x1f1cfd0_0, 9, 1;
L_0x1f22a00 .part v0x1f1cfd0_0, 0, 1;
L_0x1f22ba0 .part v0x1f1cfd0_0, 7, 1;
L_0x1f22c40 .part v0x1f1cfd0_0, 8, 1;
L_0x1f23140 .part v0x1f1cfd0_0, 8, 1;
L_0x1f23230 .part v0x1f1cfd0_0, 9, 1;
L_0x1f236f0 .part v0x1f1cfd0_0, 9, 1;
L_0x1f237e0 .part v0x1f1cfd0_0, 8, 1;
L_0x1f23940 .part v0x1f1cfd0_0, 4, 4;
L_0x1f23bf0 .reduce/or L_0x1f23940;
S_0x1f1c980 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1ede970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1f1cb70_0 .var "ack", 0 0;
v0x1f1cc30_0 .net "clk", 0 0, v0x1f212c0_0;  1 drivers
v0x1f1ccd0_0 .var "d", 0 0;
v0x1f1cd70_0 .var "done_counting", 0 0;
v0x1f1ce40_0 .var/2u "fail_onehot", 0 0;
v0x1f1cf30_0 .var/2u "failed", 0 0;
v0x1f1cfd0_0 .var "state", 9 0;
v0x1f1d070_0 .net "tb_match", 0 0, L_0x1f26360;  alias, 1 drivers
E_0x1eb7630 .event posedge, v0x1f1cc30_0;
E_0x1eb62a0/0 .event negedge, v0x1f1cc30_0;
E_0x1eb62a0/1 .event posedge, v0x1f1cc30_0;
E_0x1eb62a0 .event/or E_0x1eb62a0/0, E_0x1eb62a0/1;
S_0x1f1d1d0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1ede970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1f1d3e0 .param/l "B0" 0 4 21, C4<0000010000>;
P_0x1f1d420 .param/l "B1" 0 4 22, C4<0000100000>;
P_0x1f1d460 .param/l "B2" 0 4 23, C4<0001000000>;
P_0x1f1d4a0 .param/l "B3" 0 4 24, C4<0010000000>;
P_0x1f1d4e0 .param/l "Count" 0 4 25, C4<0100000000>;
P_0x1f1d520 .param/l "S" 0 4 17, C4<0000000001>;
P_0x1f1d560 .param/l "S1" 0 4 18, C4<0000000010>;
P_0x1f1d5a0 .param/l "S11" 0 4 19, C4<0000000100>;
P_0x1f1d5e0 .param/l "S110" 0 4 20, C4<0000001000>;
P_0x1f1d620 .param/l "Wait" 0 4 26, C4<1000000000>;
L_0x1f238d0 .functor NOT 1, v0x1f1ccd0_0, C4<0>, C4<0>, C4<0>;
L_0x1f23e50 .functor AND 1, L_0x1f23db0, L_0x1f238d0, C4<1>, C4<1>;
L_0x1f24000 .functor NOT 1, v0x1f1ccd0_0, C4<0>, C4<0>, C4<0>;
L_0x1f24070 .functor AND 1, L_0x1f23f60, L_0x1f24000, C4<1>, C4<1>;
L_0x1f24180 .functor OR 1, L_0x1f23e50, L_0x1f24070, C4<0>, C4<0>;
L_0x1f24330 .functor NOT 1, v0x1f1ccd0_0, C4<0>, C4<0>, C4<0>;
L_0x1f243e0 .functor AND 1, L_0x1f24290, L_0x1f24330, C4<1>, C4<1>;
L_0x1f244f0 .functor OR 1, L_0x1f24180, L_0x1f243e0, C4<0>, C4<0>;
L_0x1f246f0 .functor NOT 1, v0x1f1ccd0_0, C4<0>, C4<0>, C4<0>;
L_0x1f24760 .functor AND 1, L_0x1f24650, L_0x1f246f0, C4<1>, C4<1>;
L_0x1f248d0 .functor OR 1, L_0x1f244f0, L_0x1f24760, C4<0>, C4<0>;
L_0x7fa792910018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1f24990 .functor AND 1, L_0x7fa792910018, v0x1f1cb70_0, C4<1>, C4<1>;
L_0x1f24ac0 .functor OR 1, L_0x1f248d0, L_0x1f24990, C4<0>, C4<0>;
L_0x1f24cc0 .functor AND 1, L_0x1f24c20, v0x1f1ccd0_0, C4<1>, C4<1>;
L_0x1f24a50 .functor AND 1, L_0x1f24e00, v0x1f1ccd0_0, C4<1>, C4<1>;
L_0x1f24f30 .functor OR 1, L_0x1f24cc0, L_0x1f24a50, C4<0>, C4<0>;
L_0x1f251c0 .functor AND 1, L_0x1f25120, v0x1f1ccd0_0, C4<1>, C4<1>;
L_0x1f25370 .functor AND 1, L_0x1f25280, v0x1f1ccd0_0, C4<1>, C4<1>;
L_0x1f254d0 .functor OR 1, L_0x1f251c0, L_0x1f25370, C4<0>, C4<0>;
L_0x1f25680 .functor AND 1, L_0x1f255e0, v0x1f1ccd0_0, C4<1>, C4<1>;
L_0x7fa792910180 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1f25af0 .functor AND 1, L_0x7fa792910180, v0x1f1cd70_0, C4<1>, C4<1>;
v0x1f1dc70_0 .net "B0_next", 0 0, L_0x1f25680;  1 drivers
L_0x7fa792910060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f1dd50_0 .net "B1_next", 0 0, L_0x7fa792910060;  1 drivers
L_0x7fa7929100a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f1de10_0 .net "B2_next", 0 0, L_0x7fa7929100a8;  1 drivers
v0x1f1deb0_0 .net "B3_next", 0 0, L_0x7fa7929100f0;  alias, 1 drivers
v0x1f1df70_0 .net "Count_next", 0 0, L_0x7fa792910138;  alias, 1 drivers
v0x1f1e080_0 .net "S11_next", 0 0, L_0x1f254d0;  1 drivers
v0x1f1e140_0 .net "S1_next", 0 0, L_0x1f24f30;  alias, 1 drivers
v0x1f1e200_0 .net "S_next", 0 0, L_0x1f24ac0;  alias, 1 drivers
v0x1f1e2c0_0 .net "Wait_next", 0 0, L_0x1f25af0;  alias, 1 drivers
v0x1f1e380_0 .net *"_ivl_1", 0 0, L_0x1f23db0;  1 drivers
v0x1f1e460_0 .net *"_ivl_10", 0 0, L_0x1f24070;  1 drivers
v0x1f1e540_0 .net *"_ivl_12", 0 0, L_0x1f24180;  1 drivers
v0x1f1e620_0 .net *"_ivl_15", 0 0, L_0x1f24290;  1 drivers
v0x1f1e700_0 .net *"_ivl_16", 0 0, L_0x1f24330;  1 drivers
v0x1f1e7e0_0 .net *"_ivl_18", 0 0, L_0x1f243e0;  1 drivers
v0x1f1e8c0_0 .net *"_ivl_2", 0 0, L_0x1f238d0;  1 drivers
v0x1f1e9a0_0 .net *"_ivl_20", 0 0, L_0x1f244f0;  1 drivers
v0x1f1ea80_0 .net *"_ivl_23", 0 0, L_0x1f24650;  1 drivers
v0x1f1eb60_0 .net *"_ivl_24", 0 0, L_0x1f246f0;  1 drivers
v0x1f1ec40_0 .net *"_ivl_26", 0 0, L_0x1f24760;  1 drivers
v0x1f1ed20_0 .net *"_ivl_28", 0 0, L_0x1f248d0;  1 drivers
v0x1f1ee00_0 .net *"_ivl_30", 0 0, L_0x7fa792910018;  1 drivers
v0x1f1eee0_0 .net *"_ivl_32", 0 0, L_0x1f24990;  1 drivers
v0x1f1efc0_0 .net *"_ivl_37", 0 0, L_0x1f24c20;  1 drivers
v0x1f1f0a0_0 .net *"_ivl_38", 0 0, L_0x1f24cc0;  1 drivers
v0x1f1f180_0 .net *"_ivl_4", 0 0, L_0x1f23e50;  1 drivers
v0x1f1f260_0 .net *"_ivl_41", 0 0, L_0x1f24e00;  1 drivers
v0x1f1f340_0 .net *"_ivl_42", 0 0, L_0x1f24a50;  1 drivers
v0x1f1f420_0 .net *"_ivl_47", 0 0, L_0x1f25120;  1 drivers
v0x1f1f500_0 .net *"_ivl_48", 0 0, L_0x1f251c0;  1 drivers
v0x1f1f5e0_0 .net *"_ivl_51", 0 0, L_0x1f25280;  1 drivers
v0x1f1f6c0_0 .net *"_ivl_52", 0 0, L_0x1f25370;  1 drivers
v0x1f1f7a0_0 .net *"_ivl_57", 0 0, L_0x1f255e0;  1 drivers
v0x1f1fa90_0 .net *"_ivl_68", 0 0, L_0x7fa792910180;  1 drivers
v0x1f1fb70_0 .net *"_ivl_7", 0 0, L_0x1f23f60;  1 drivers
v0x1f1fc50_0 .net *"_ivl_8", 0 0, L_0x1f24000;  1 drivers
v0x1f1fd30_0 .net "ack", 0 0, v0x1f1cb70_0;  alias, 1 drivers
v0x1f1fdd0_0 .net "counting", 0 0, L_0x7fa792910210;  alias, 1 drivers
v0x1f1fe90_0 .net "d", 0 0, v0x1f1ccd0_0;  alias, 1 drivers
v0x1f1ff80_0 .net "done", 0 0, L_0x7fa792910258;  alias, 1 drivers
v0x1f20040_0 .net "done_counting", 0 0, v0x1f1cd70_0;  alias, 1 drivers
v0x1f20130_0 .net "shift_ena", 0 0, L_0x7fa7929101c8;  alias, 1 drivers
v0x1f201f0_0 .net "state", 9 0, v0x1f1cfd0_0;  alias, 1 drivers
L_0x1f23db0 .part v0x1f1cfd0_0, 1, 1;
L_0x1f23f60 .part v0x1f1cfd0_0, 2, 1;
L_0x1f24290 .part v0x1f1cfd0_0, 4, 1;
L_0x1f24650 .part v0x1f1cfd0_0, 8, 1;
L_0x1f24c20 .part v0x1f1cfd0_0, 1, 1;
L_0x1f24e00 .part v0x1f1cfd0_0, 2, 1;
L_0x1f25120 .part v0x1f1cfd0_0, 2, 1;
L_0x1f25280 .part v0x1f1cfd0_0, 4, 1;
L_0x1f255e0 .part v0x1f1cfd0_0, 8, 1;
S_0x1f20480 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1ede970;
 .timescale -12 -12;
E_0x1eb5ca0 .event anyedge, v0x1f21af0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f21af0_0;
    %nor/r;
    %assign/vec4 v0x1f21af0_0, 0;
    %wait E_0x1eb5ca0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f1c980;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f1cf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f1ce40_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1f1c980;
T_2 ;
    %wait E_0x1eb62a0;
    %load/vec4 v0x1f1d070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f1cf30_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f1c980;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1f1cb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f1cd70_0, 0;
    %assign/vec4 v0x1f1ccd0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1f1cfd0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eb62a0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1f1cb70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1f1cd70_0, 0, 1;
    %store/vec4 v0x1f1ccd0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1f1cfd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1eb7630;
    %load/vec4 v0x1f1cf30_0;
    %assign/vec4 v0x1f1ce40_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eb62a0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1f1cb70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1f1cd70_0, 0, 1;
    %store/vec4 v0x1f1ccd0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1f1cfd0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1eb7630;
    %load/vec4 v0x1f1ce40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1f1cf30_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ede970;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f212c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f21af0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ede970;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f212c0_0;
    %inv;
    %store/vec4 v0x1f212c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ede970;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f1cc30_0, v0x1f21c60_0, v0x1f21530_0, v0x1f215d0_0, v0x1f21220_0, v0x1f219b0_0, v0x1f20760_0, v0x1f206a0_0, v0x1f20bd0_0, v0x1f20b00_0, v0x1f20a30_0, v0x1f20940_0, v0x1f208a0_0, v0x1f20800_0, v0x1f20d70_0, v0x1f20ca0_0, v0x1f21740_0, v0x1f21670_0, v0x1f21460_0, v0x1f21390_0, v0x1f218e0_0, v0x1f21810_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ede970;
T_7 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ede970;
T_8 ;
    %wait E_0x1eb62a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f21a50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
    %load/vec4 v0x1f21b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f21a50_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f20760_0;
    %load/vec4 v0x1f20760_0;
    %load/vec4 v0x1f206a0_0;
    %xor;
    %load/vec4 v0x1f20760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1f20bd0_0;
    %load/vec4 v0x1f20bd0_0;
    %load/vec4 v0x1f20b00_0;
    %xor;
    %load/vec4 v0x1f20bd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1f20a30_0;
    %load/vec4 v0x1f20a30_0;
    %load/vec4 v0x1f20940_0;
    %xor;
    %load/vec4 v0x1f20a30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1f208a0_0;
    %load/vec4 v0x1f208a0_0;
    %load/vec4 v0x1f20800_0;
    %xor;
    %load/vec4 v0x1f208a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1f20d70_0;
    %load/vec4 v0x1f20d70_0;
    %load/vec4 v0x1f20ca0_0;
    %xor;
    %load/vec4 v0x1f20d70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1f21740_0;
    %load/vec4 v0x1f21740_0;
    %load/vec4 v0x1f21670_0;
    %xor;
    %load/vec4 v0x1f21740_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1f21460_0;
    %load/vec4 v0x1f21460_0;
    %load/vec4 v0x1f21390_0;
    %xor;
    %load/vec4 v0x1f21460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1f218e0_0;
    %load/vec4 v0x1f218e0_0;
    %load/vec4 v0x1f21810_0;
    %xor;
    %load/vec4 v0x1f218e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1f21a50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f21a50_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/review2015_fsmonehot/iter0/response23/top_module.sv";
