Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto eb1b6db777824d429f8d9590ebdf74d3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot FSM_VGA_TB_func_synth xil_defaultlib.FSM_VGA_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'counter' does not have a parameter named LIMIT [/home/sims0702/Documents/lab3/lab3.srcs/sources_1/imports/new/timer_1s.v:10]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 25 for port 'oQ' [/home/sims0702/Documents/lab3/lab3.srcs/sources_1/imports/new/timer_1s.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_default
Compiling module xil_defaultlib.timer_1s
Compiling module xil_defaultlib.FSM_VGA
Compiling module xil_defaultlib.FSM_VGA_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM_VGA_TB_func_synth
