// Quartus Prime Verilog Template
// Unsigned Adder

module adder
#(parameter WIDTH=4)
(
	input [WIDTH-1:0] dataa,
	input [WIDTH-1:0] datab,
	output cout,
	output [WIDTH:0] result
);

	assign result = dataa + datab;
	assign cout = result[WIDTH];
endmodule
