Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun  2 21:05:06 2024
| Host         : DellInspiron running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Artix_wrapper_timing_summary_routed.rpt -pb Artix_wrapper_timing_summary_routed.pb -rpx Artix_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Artix_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  56          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (96)
5. checking no_input_delay (8)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: clocky/clk_out_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (96)
-------------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.102        0.000                      0                   43        0.263        0.000                      0                   43        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.102        0.000                      0                   43        0.263        0.000                      0                   43        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 clocky/registry_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 2.038ns (37.665%)  route 3.373ns (62.335%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.563     5.084    clocky/clk
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clocky/registry_reg[0]/Q
                         net (fo=2, routed)           0.529     6.070    clocky/registry_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.665 r  clocky/registry_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.665    clocky/registry_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.782 r  clocky/registry_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.782    clocky/registry_reg[0]_i_9_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.097 r  clocky/registry_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.818     7.915    clocky/registry_reg[0]_i_7_n_4
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.307     8.222 r  clocky/registry[0]_i_8/O
                         net (fo=1, routed)           0.640     8.861    clocky/registry[0]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.985 r  clocky/registry[0]_i_4/O
                         net (fo=1, routed)           0.433     9.418    clocky/registry[0]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.542 r  clocky/registry[0]_i_1/O
                         net (fo=22, routed)          0.953    10.495    clocky/clear
    SLICE_X35Y47         FDRE                                         r  clocky/registry_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    clocky/clk
    SLICE_X35Y47         FDRE                                         r  clocky/registry_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.597    clocky/registry_reg[20]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 clocky/registry_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 2.038ns (38.654%)  route 3.234ns (61.346%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.563     5.084    clocky/clk
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clocky/registry_reg[0]/Q
                         net (fo=2, routed)           0.529     6.070    clocky/registry_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.665 r  clocky/registry_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.665    clocky/registry_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.782 r  clocky/registry_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.782    clocky/registry_reg[0]_i_9_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.097 r  clocky/registry_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.818     7.915    clocky/registry_reg[0]_i_7_n_4
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.307     8.222 r  clocky/registry[0]_i_8/O
                         net (fo=1, routed)           0.640     8.861    clocky/registry[0]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.985 r  clocky/registry[0]_i_4/O
                         net (fo=1, routed)           0.433     9.418    clocky/registry[0]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.542 r  clocky/registry[0]_i_1/O
                         net (fo=22, routed)          0.815    10.357    clocky/clear
    SLICE_X35Y46         FDRE                                         r  clocky/registry_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    clocky/clk
    SLICE_X35Y46         FDRE                                         r  clocky/registry_reg[16]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    clocky/registry_reg[16]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 clocky/registry_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 2.038ns (38.654%)  route 3.234ns (61.346%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.563     5.084    clocky/clk
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clocky/registry_reg[0]/Q
                         net (fo=2, routed)           0.529     6.070    clocky/registry_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.665 r  clocky/registry_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.665    clocky/registry_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.782 r  clocky/registry_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.782    clocky/registry_reg[0]_i_9_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.097 r  clocky/registry_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.818     7.915    clocky/registry_reg[0]_i_7_n_4
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.307     8.222 r  clocky/registry[0]_i_8/O
                         net (fo=1, routed)           0.640     8.861    clocky/registry[0]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.985 r  clocky/registry[0]_i_4/O
                         net (fo=1, routed)           0.433     9.418    clocky/registry[0]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.542 r  clocky/registry[0]_i_1/O
                         net (fo=22, routed)          0.815    10.357    clocky/clear
    SLICE_X35Y46         FDRE                                         r  clocky/registry_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    clocky/clk
    SLICE_X35Y46         FDRE                                         r  clocky/registry_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    clocky/registry_reg[17]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 clocky/registry_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 2.038ns (38.654%)  route 3.234ns (61.346%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.563     5.084    clocky/clk
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clocky/registry_reg[0]/Q
                         net (fo=2, routed)           0.529     6.070    clocky/registry_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.665 r  clocky/registry_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.665    clocky/registry_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.782 r  clocky/registry_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.782    clocky/registry_reg[0]_i_9_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.097 r  clocky/registry_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.818     7.915    clocky/registry_reg[0]_i_7_n_4
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.307     8.222 r  clocky/registry[0]_i_8/O
                         net (fo=1, routed)           0.640     8.861    clocky/registry[0]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.985 r  clocky/registry[0]_i_4/O
                         net (fo=1, routed)           0.433     9.418    clocky/registry[0]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.542 r  clocky/registry[0]_i_1/O
                         net (fo=22, routed)          0.815    10.357    clocky/clear
    SLICE_X35Y46         FDRE                                         r  clocky/registry_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    clocky/clk
    SLICE_X35Y46         FDRE                                         r  clocky/registry_reg[18]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    clocky/registry_reg[18]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 clocky/registry_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 2.038ns (38.654%)  route 3.234ns (61.346%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.563     5.084    clocky/clk
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clocky/registry_reg[0]/Q
                         net (fo=2, routed)           0.529     6.070    clocky/registry_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.665 r  clocky/registry_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.665    clocky/registry_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.782 r  clocky/registry_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.782    clocky/registry_reg[0]_i_9_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.097 r  clocky/registry_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.818     7.915    clocky/registry_reg[0]_i_7_n_4
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.307     8.222 r  clocky/registry[0]_i_8/O
                         net (fo=1, routed)           0.640     8.861    clocky/registry[0]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.985 r  clocky/registry[0]_i_4/O
                         net (fo=1, routed)           0.433     9.418    clocky/registry[0]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.542 r  clocky/registry[0]_i_1/O
                         net (fo=22, routed)          0.815    10.357    clocky/clear
    SLICE_X35Y46         FDRE                                         r  clocky/registry_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    clocky/clk
    SLICE_X35Y46         FDRE                                         r  clocky/registry_reg[19]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    clocky/registry_reg[19]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 clocky/registry_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.963ns (37.394%)  route 3.287ns (62.606%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clocky/clk
    SLICE_X35Y43         FDRE                                         r  clocky/registry_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clocky/registry_reg[5]/Q
                         net (fo=2, routed)           0.597     6.138    clocky/registry_reg[5]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.775 r  clocky/registry_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.775    clocky/registry_reg[0]_i_9_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.090 r  clocky/registry_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.818     7.908    clocky/registry_reg[0]_i_7_n_4
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.307     8.215 r  clocky/registry[0]_i_8/O
                         net (fo=1, routed)           0.640     8.855    clocky/registry[0]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.979 r  clocky/registry[0]_i_4/O
                         net (fo=1, routed)           0.433     9.412    clocky/registry[0]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.536 r  clocky/registry[0]_i_1/O
                         net (fo=22, routed)          0.799    10.335    clocky/clear
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.443    14.784    clocky/clk
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.595    clocky/registry_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 clocky/registry_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.963ns (37.394%)  route 3.287ns (62.606%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clocky/clk
    SLICE_X35Y43         FDRE                                         r  clocky/registry_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clocky/registry_reg[5]/Q
                         net (fo=2, routed)           0.597     6.138    clocky/registry_reg[5]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.775 r  clocky/registry_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.775    clocky/registry_reg[0]_i_9_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.090 r  clocky/registry_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.818     7.908    clocky/registry_reg[0]_i_7_n_4
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.307     8.215 r  clocky/registry[0]_i_8/O
                         net (fo=1, routed)           0.640     8.855    clocky/registry[0]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.979 r  clocky/registry[0]_i_4/O
                         net (fo=1, routed)           0.433     9.412    clocky/registry[0]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.536 r  clocky/registry[0]_i_1/O
                         net (fo=22, routed)          0.799    10.335    clocky/clear
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.443    14.784    clocky/clk
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.595    clocky/registry_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 clocky/registry_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.963ns (37.394%)  route 3.287ns (62.606%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clocky/clk
    SLICE_X35Y43         FDRE                                         r  clocky/registry_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clocky/registry_reg[5]/Q
                         net (fo=2, routed)           0.597     6.138    clocky/registry_reg[5]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.775 r  clocky/registry_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.775    clocky/registry_reg[0]_i_9_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.090 r  clocky/registry_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.818     7.908    clocky/registry_reg[0]_i_7_n_4
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.307     8.215 r  clocky/registry[0]_i_8/O
                         net (fo=1, routed)           0.640     8.855    clocky/registry[0]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.979 r  clocky/registry[0]_i_4/O
                         net (fo=1, routed)           0.433     9.412    clocky/registry[0]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.536 r  clocky/registry[0]_i_1/O
                         net (fo=22, routed)          0.799    10.335    clocky/clear
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.443    14.784    clocky/clk
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[2]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.595    clocky/registry_reg[2]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 clocky/registry_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.963ns (37.394%)  route 3.287ns (62.606%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clocky/clk
    SLICE_X35Y43         FDRE                                         r  clocky/registry_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clocky/registry_reg[5]/Q
                         net (fo=2, routed)           0.597     6.138    clocky/registry_reg[5]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.775 r  clocky/registry_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.775    clocky/registry_reg[0]_i_9_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.090 r  clocky/registry_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.818     7.908    clocky/registry_reg[0]_i_7_n_4
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.307     8.215 r  clocky/registry[0]_i_8/O
                         net (fo=1, routed)           0.640     8.855    clocky/registry[0]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.979 r  clocky/registry[0]_i_4/O
                         net (fo=1, routed)           0.433     9.412    clocky/registry[0]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.536 r  clocky/registry[0]_i_1/O
                         net (fo=22, routed)          0.799    10.335    clocky/clear
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.443    14.784    clocky/clk
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[3]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.595    clocky/registry_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 clocky/registry_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 2.038ns (39.772%)  route 3.086ns (60.227%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.563     5.084    clocky/clk
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clocky/registry_reg[0]/Q
                         net (fo=2, routed)           0.529     6.070    clocky/registry_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.665 r  clocky/registry_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.665    clocky/registry_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.782 r  clocky/registry_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.782    clocky/registry_reg[0]_i_9_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.097 r  clocky/registry_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.818     7.915    clocky/registry_reg[0]_i_7_n_4
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.307     8.222 r  clocky/registry[0]_i_8/O
                         net (fo=1, routed)           0.640     8.861    clocky/registry[0]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.985 r  clocky/registry[0]_i_4/O
                         net (fo=1, routed)           0.433     9.418    clocky/registry[0]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.542 r  clocky/registry[0]_i_1/O
                         net (fo=22, routed)          0.666    10.208    clocky/clear
    SLICE_X35Y45         FDRE                                         r  clocky/registry_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.444    14.785    clocky/clk
    SLICE_X35Y45         FDRE                                         r  clocky/registry_reg[12]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    14.596    clocky/registry_reg[12]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  4.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clocky/registry_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    clocky/clk
    SLICE_X35Y44         FDRE                                         r  clocky/registry_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clocky/registry_reg[11]/Q
                         net (fo=2, routed)           0.119     1.705    clocky/registry_reg[11]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clocky/registry_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clocky/registry_reg[8]_i_1_n_4
    SLICE_X35Y44         FDRE                                         r  clocky/registry_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    clocky/clk
    SLICE_X35Y44         FDRE                                         r  clocky/registry_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    clocky/registry_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clocky/registry_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    clocky/clk
    SLICE_X35Y45         FDRE                                         r  clocky/registry_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clocky/registry_reg[15]/Q
                         net (fo=2, routed)           0.119     1.705    clocky/registry_reg[15]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clocky/registry_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clocky/registry_reg[12]_i_1_n_4
    SLICE_X35Y45         FDRE                                         r  clocky/registry_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    clocky/clk
    SLICE_X35Y45         FDRE                                         r  clocky/registry_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    clocky/registry_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clocky/registry_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    clocky/clk
    SLICE_X35Y46         FDRE                                         r  clocky/registry_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clocky/registry_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    clocky/registry_reg[19]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clocky/registry_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clocky/registry_reg[16]_i_1_n_4
    SLICE_X35Y46         FDRE                                         r  clocky/registry_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    clocky/clk
    SLICE_X35Y46         FDRE                                         r  clocky/registry_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    clocky/registry_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clocky/registry_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    clocky/clk
    SLICE_X35Y43         FDRE                                         r  clocky/registry_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clocky/registry_reg[7]/Q
                         net (fo=2, routed)           0.119     1.705    clocky/registry_reg[7]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clocky/registry_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clocky/registry_reg[4]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  clocky/registry_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    clocky/clk
    SLICE_X35Y43         FDRE                                         r  clocky/registry_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    clocky/registry_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clocky/registry_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.561     1.444    clocky/clk
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clocky/registry_reg[3]/Q
                         net (fo=2, routed)           0.119     1.704    clocky/registry_reg[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clocky/registry_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.812    clocky/registry_reg[0]_i_2_n_4
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.830     1.957    clocky/clk
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    clocky/registry_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clocky/clk_out_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/clk_out_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clocky/clk
    SLICE_X33Y46         FDRE                                         r  clocky/clk_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clocky/clk_out_r_reg/Q
                         net (fo=2, routed)           0.168     1.755    clocky/clk_out_r_reg_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  clocky/clk_out_r_i_1/O
                         net (fo=1, routed)           0.000     1.800    clocky/clk_out_r_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  clocky/clk_out_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    clocky/clk
    SLICE_X33Y46         FDRE                                         r  clocky/clk_out_r_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clocky/clk_out_r_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clocky/registry_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.561     1.444    clocky/clk
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  clocky/registry_reg[0]/Q
                         net (fo=2, routed)           0.114     1.699    clocky/registry_reg[0]
    SLICE_X35Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.744 r  clocky/registry[0]_i_6/O
                         net (fo=1, routed)           0.000     1.744    clocky/registry[0]_i_6_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.814 r  clocky/registry_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.814    clocky/registry_reg[0]_i_2_n_7
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.830     1.957    clocky/clk
    SLICE_X35Y42         FDRE                                         r  clocky/registry_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    clocky/registry_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clocky/registry_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    clocky/clk
    SLICE_X35Y44         FDRE                                         r  clocky/registry_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clocky/registry_reg[10]/Q
                         net (fo=2, routed)           0.120     1.707    clocky/registry_reg[10]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  clocky/registry_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    clocky/registry_reg[8]_i_1_n_5
    SLICE_X35Y44         FDRE                                         r  clocky/registry_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    clocky/clk
    SLICE_X35Y44         FDRE                                         r  clocky/registry_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    clocky/registry_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clocky/registry_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    clocky/clk
    SLICE_X35Y45         FDRE                                         r  clocky/registry_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clocky/registry_reg[14]/Q
                         net (fo=2, routed)           0.120     1.707    clocky/registry_reg[14]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  clocky/registry_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    clocky/registry_reg[12]_i_1_n_5
    SLICE_X35Y45         FDRE                                         r  clocky/registry_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    clocky/clk
    SLICE_X35Y45         FDRE                                         r  clocky/registry_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    clocky/registry_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clocky/registry_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocky/registry_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    clocky/clk
    SLICE_X35Y46         FDRE                                         r  clocky/registry_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clocky/registry_reg[18]/Q
                         net (fo=2, routed)           0.120     1.707    clocky/registry_reg[18]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  clocky/registry_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    clocky/registry_reg[16]_i_1_n_5
    SLICE_X35Y46         FDRE                                         r  clocky/registry_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    clocky/clk
    SLICE_X35Y46         FDRE                                         r  clocky/registry_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    clocky/registry_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   clocky/clk_out_r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   clocky/registry_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   clocky/registry_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   clocky/registry_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   clocky/registry_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   clocky/registry_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   clocky/registry_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   clocky/registry_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clocky/registry_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clocky/clk_out_r_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clocky/clk_out_r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   clocky/registry_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   clocky/registry_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   clocky/registry_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   clocky/registry_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   clocky/registry_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   clocky/registry_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   clocky/registry_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   clocky/registry_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clocky/clk_out_r_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clocky/clk_out_r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   clocky/registry_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   clocky/registry_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   clocky/registry_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   clocky/registry_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   clocky/registry_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   clocky/registry_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   clocky/registry_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   clocky/registry_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 procek/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/pc_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.062ns  (logic 1.784ns (19.686%)  route 7.278ns (80.314%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE                         0.000     0.000 r  procek/pc_reg[7]/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  procek/pc_reg[7]/Q
                         net (fo=3, routed)           0.865     1.321    procek/instuctions/Q[7]
    SLICE_X5Y8           LUT3 (Prop_lut3_I2_O)        0.152     1.473 f  procek/instuctions/r1[7]_i_4/O
                         net (fo=23, routed)          0.867     2.340    procek/mpu_alu/r4[7]_i_11
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.326     2.666 r  procek/mpu_alu/r4[7]_i_22/O
                         net (fo=8, routed)           1.434     4.100    procek/mpu_alu/pc_reg[3]_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.224 r  procek/mpu_alu/r4[1]_i_5/O
                         net (fo=4, routed)           1.026     5.251    procek/mpu_alu/r4_reg[1]
    SLICE_X4Y4           LUT4 (Prop_lut4_I2_O)        0.124     5.375 f  procek/mpu_alu/pc[7]_i_10/O
                         net (fo=1, routed)           0.828     6.203    procek/mpu_alu_n_24
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.124     6.327 r  procek/pc[7]_i_5/O
                         net (fo=2, routed)           1.116     7.443    procek/pc[7]_i_5_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I0_O)        0.150     7.593 r  procek/pc[7]_i_2/O
                         net (fo=8, routed)           1.142     8.734    procek/pc[7]_i_2_n_0
    SLICE_X5Y8           LUT5 (Prop_lut5_I1_O)        0.328     9.062 r  procek/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     9.062    procek/next_pc_addr[6]
    SLICE_X5Y8           FDRE                                         r  procek/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/pc_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.054ns  (logic 1.554ns (17.163%)  route 7.500ns (82.837%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE                         0.000     0.000 r  procek/pc_reg[7]/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  procek/pc_reg[7]/Q
                         net (fo=3, routed)           0.865     1.321    procek/instuctions/Q[7]
    SLICE_X5Y8           LUT3 (Prop_lut3_I2_O)        0.152     1.473 f  procek/instuctions/r1[7]_i_4/O
                         net (fo=23, routed)          0.867     2.340    procek/mpu_alu/r4[7]_i_11
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.326     2.666 r  procek/mpu_alu/r4[7]_i_22/O
                         net (fo=8, routed)           1.434     4.100    procek/mpu_alu/pc_reg[3]_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.224 r  procek/mpu_alu/r4[1]_i_5/O
                         net (fo=4, routed)           1.026     5.251    procek/mpu_alu/r4_reg[1]
    SLICE_X4Y4           LUT4 (Prop_lut4_I2_O)        0.124     5.375 f  procek/mpu_alu/pc[7]_i_10/O
                         net (fo=1, routed)           0.828     6.203    procek/mpu_alu_n_24
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.124     6.327 r  procek/pc[7]_i_5/O
                         net (fo=2, routed)           1.116     7.443    procek/pc[7]_i_5_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.567 r  procek/pc[7]_i_4/O
                         net (fo=8, routed)           1.363     8.930    procek/pc[7]_i_4_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I4_O)        0.124     9.054 r  procek/pc[4]_i_1/O
                         net (fo=1, routed)           0.000     9.054    procek/next_pc_addr[4]
    SLICE_X4Y8           FDRE                                         r  procek/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.898ns  (logic 1.784ns (20.048%)  route 7.114ns (79.952%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE                         0.000     0.000 r  procek/pc_reg[7]/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  procek/pc_reg[7]/Q
                         net (fo=3, routed)           0.865     1.321    procek/instuctions/Q[7]
    SLICE_X5Y8           LUT3 (Prop_lut3_I2_O)        0.152     1.473 f  procek/instuctions/r1[7]_i_4/O
                         net (fo=23, routed)          0.867     2.340    procek/mpu_alu/r4[7]_i_11
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.326     2.666 r  procek/mpu_alu/r4[7]_i_22/O
                         net (fo=8, routed)           1.434     4.100    procek/mpu_alu/pc_reg[3]_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.224 r  procek/mpu_alu/r4[1]_i_5/O
                         net (fo=4, routed)           1.026     5.251    procek/mpu_alu/r4_reg[1]
    SLICE_X4Y4           LUT4 (Prop_lut4_I2_O)        0.124     5.375 f  procek/mpu_alu/pc[7]_i_10/O
                         net (fo=1, routed)           0.828     6.203    procek/mpu_alu_n_24
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.124     6.327 r  procek/pc[7]_i_5/O
                         net (fo=2, routed)           1.116     7.443    procek/pc[7]_i_5_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I0_O)        0.150     7.593 r  procek/pc[7]_i_2/O
                         net (fo=8, routed)           0.978     8.570    procek/pc[7]_i_2_n_0
    SLICE_X5Y7           LUT4 (Prop_lut4_I1_O)        0.328     8.898 r  procek/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     8.898    procek/next_pc_addr[0]
    SLICE_X5Y7           FDRE                                         r  procek/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/pc_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.849ns  (logic 1.554ns (17.562%)  route 7.295ns (82.438%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE                         0.000     0.000 r  procek/pc_reg[7]/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  procek/pc_reg[7]/Q
                         net (fo=3, routed)           0.865     1.321    procek/instuctions/Q[7]
    SLICE_X5Y8           LUT3 (Prop_lut3_I2_O)        0.152     1.473 f  procek/instuctions/r1[7]_i_4/O
                         net (fo=23, routed)          0.867     2.340    procek/mpu_alu/r4[7]_i_11
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.326     2.666 r  procek/mpu_alu/r4[7]_i_22/O
                         net (fo=8, routed)           1.434     4.100    procek/mpu_alu/pc_reg[3]_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.224 r  procek/mpu_alu/r4[1]_i_5/O
                         net (fo=4, routed)           1.026     5.251    procek/mpu_alu/r4_reg[1]
    SLICE_X4Y4           LUT4 (Prop_lut4_I2_O)        0.124     5.375 f  procek/mpu_alu/pc[7]_i_10/O
                         net (fo=1, routed)           0.828     6.203    procek/mpu_alu_n_24
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.124     6.327 r  procek/pc[7]_i_5/O
                         net (fo=2, routed)           1.116     7.443    procek/pc[7]_i_5_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.567 r  procek/pc[7]_i_4/O
                         net (fo=8, routed)           1.158     8.725    procek/pc[7]_i_4_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.124     8.849 r  procek/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     8.849    procek/next_pc_addr[2]
    SLICE_X4Y8           FDRE                                         r  procek/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/pc_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.840ns  (logic 1.784ns (20.180%)  route 7.056ns (79.820%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE                         0.000     0.000 r  procek/pc_reg[7]/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  procek/pc_reg[7]/Q
                         net (fo=3, routed)           0.865     1.321    procek/instuctions/Q[7]
    SLICE_X5Y8           LUT3 (Prop_lut3_I2_O)        0.152     1.473 f  procek/instuctions/r1[7]_i_4/O
                         net (fo=23, routed)          0.867     2.340    procek/mpu_alu/r4[7]_i_11
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.326     2.666 r  procek/mpu_alu/r4[7]_i_22/O
                         net (fo=8, routed)           1.434     4.100    procek/mpu_alu/pc_reg[3]_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.224 r  procek/mpu_alu/r4[1]_i_5/O
                         net (fo=4, routed)           1.026     5.251    procek/mpu_alu/r4_reg[1]
    SLICE_X4Y4           LUT4 (Prop_lut4_I2_O)        0.124     5.375 f  procek/mpu_alu/pc[7]_i_10/O
                         net (fo=1, routed)           0.828     6.203    procek/mpu_alu_n_24
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.124     6.327 r  procek/pc[7]_i_5/O
                         net (fo=2, routed)           1.116     7.443    procek/pc[7]_i_5_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I0_O)        0.150     7.593 r  procek/pc[7]_i_2/O
                         net (fo=8, routed)           0.920     8.512    procek/pc[7]_i_2_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I1_O)        0.328     8.840 r  procek/pc[5]_i_1/O
                         net (fo=1, routed)           0.000     8.840    procek/next_pc_addr[5]
    SLICE_X4Y8           FDRE                                         r  procek/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/pc_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.746ns  (logic 1.784ns (20.398%)  route 6.962ns (79.602%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE                         0.000     0.000 r  procek/pc_reg[7]/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  procek/pc_reg[7]/Q
                         net (fo=3, routed)           0.865     1.321    procek/instuctions/Q[7]
    SLICE_X5Y8           LUT3 (Prop_lut3_I2_O)        0.152     1.473 f  procek/instuctions/r1[7]_i_4/O
                         net (fo=23, routed)          0.867     2.340    procek/mpu_alu/r4[7]_i_11
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.326     2.666 r  procek/mpu_alu/r4[7]_i_22/O
                         net (fo=8, routed)           1.434     4.100    procek/mpu_alu/pc_reg[3]_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.224 r  procek/mpu_alu/r4[1]_i_5/O
                         net (fo=4, routed)           1.026     5.251    procek/mpu_alu/r4_reg[1]
    SLICE_X4Y4           LUT4 (Prop_lut4_I2_O)        0.124     5.375 f  procek/mpu_alu/pc[7]_i_10/O
                         net (fo=1, routed)           0.828     6.203    procek/mpu_alu_n_24
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.124     6.327 r  procek/pc[7]_i_5/O
                         net (fo=2, routed)           1.116     7.443    procek/pc[7]_i_5_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I0_O)        0.150     7.593 r  procek/pc[7]_i_2/O
                         net (fo=8, routed)           0.825     8.418    procek/pc[7]_i_2_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.328     8.746 r  procek/pc[7]_i_1/O
                         net (fo=1, routed)           0.000     8.746    procek/next_pc_addr[7]
    SLICE_X5Y8           FDRE                                         r  procek/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.525ns  (logic 2.256ns (26.463%)  route 6.269ns (73.537%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT3=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE                         0.000     0.000 r  procek/pc_reg[7]/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  procek/pc_reg[7]/Q
                         net (fo=3, routed)           0.865     1.321    procek/instuctions/Q[7]
    SLICE_X5Y8           LUT3 (Prop_lut3_I2_O)        0.152     1.473 f  procek/instuctions/r1[7]_i_4/O
                         net (fo=23, routed)          0.867     2.340    procek/mpu_alu/r4[7]_i_11
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.326     2.666 r  procek/mpu_alu/r4[7]_i_22/O
                         net (fo=8, routed)           1.434     4.100    procek/mpu_alu/pc_reg[3]_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.224 r  procek/mpu_alu/r4[1]_i_5/O
                         net (fo=4, routed)           1.087     5.312    procek/mpu_alu/r4_reg[1]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.124     5.436 r  procek/mpu_alu/r4[3]_i_12/O
                         net (fo=1, routed)           0.000     5.436    procek/mpu_alu_n_31
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.079 r  procek/r4_reg[3]_i_3/O[3]
                         net (fo=1, routed)           0.626     6.704    procek/r4_reg[3]_i_3_n_4
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.307     7.011 r  procek/r4[3]_i_1/O
                         net (fo=6, routed)           1.390     8.401    procek/alu_res[3]
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124     8.525 r  procek/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     8.525    procek/next_pc_addr[3]
    SLICE_X6Y7           FDRE                                         r  procek/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/r1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.467ns  (logic 2.379ns (28.098%)  route 6.088ns (71.902%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT3=2 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE                         0.000     0.000 r  procek/pc_reg[7]/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  procek/pc_reg[7]/Q
                         net (fo=3, routed)           0.865     1.321    procek/instuctions/Q[7]
    SLICE_X5Y8           LUT3 (Prop_lut3_I2_O)        0.152     1.473 f  procek/instuctions/r1[7]_i_4/O
                         net (fo=23, routed)          0.867     2.340    procek/mpu_alu/r4[7]_i_11
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.326     2.666 r  procek/mpu_alu/r4[7]_i_22/O
                         net (fo=8, routed)           1.434     4.100    procek/mpu_alu/pc_reg[3]_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.224 r  procek/mpu_alu/r4[1]_i_5/O
                         net (fo=4, routed)           1.087     5.312    procek/mpu_alu/r4_reg[1]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.124     5.436 r  procek/mpu_alu/r4[3]_i_12/O
                         net (fo=1, routed)           0.000     5.436    procek/mpu_alu_n_31
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.969 r  procek/r4_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.969    procek/r4_reg[3]_i_3_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.208 r  procek/r4_reg[7]_i_5/O[2]
                         net (fo=1, routed)           0.817     7.024    procek/r4_reg[7]_i_5_n_5
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.301     7.325 r  procek/r4[6]_i_1/O
                         net (fo=6, routed)           1.018     8.343    procek/alu_res[6]
    SLICE_X3Y7           LUT3 (Prop_lut3_I2_O)        0.124     8.467 r  procek/r1[6]_i_1/O
                         net (fo=1, routed)           0.000     8.467    procek/r1[6]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  procek/r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/r3_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.334ns  (logic 2.494ns (29.927%)  route 5.840ns (70.073%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT3=2 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE                         0.000     0.000 r  procek/pc_reg[7]/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  procek/pc_reg[7]/Q
                         net (fo=3, routed)           0.865     1.321    procek/instuctions/Q[7]
    SLICE_X5Y8           LUT3 (Prop_lut3_I2_O)        0.152     1.473 f  procek/instuctions/r1[7]_i_4/O
                         net (fo=23, routed)          0.867     2.340    procek/mpu_alu/r4[7]_i_11
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.326     2.666 r  procek/mpu_alu/r4[7]_i_22/O
                         net (fo=8, routed)           1.434     4.100    procek/mpu_alu/pc_reg[3]_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.224 r  procek/mpu_alu/r4[1]_i_5/O
                         net (fo=4, routed)           1.087     5.312    procek/mpu_alu/r4_reg[1]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.124     5.436 r  procek/mpu_alu/r4[3]_i_12/O
                         net (fo=1, routed)           0.000     5.436    procek/mpu_alu_n_31
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.969 r  procek/r4_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.969    procek/r4_reg[3]_i_3_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.292 r  procek/r4_reg[7]_i_5/O[1]
                         net (fo=1, routed)           0.801     7.093    procek/r4_reg[7]_i_5_n_6
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.306     7.399 r  procek/r4[5]_i_1/O
                         net (fo=6, routed)           0.785     8.184    procek/alu_res[5]
    SLICE_X2Y6           LUT3 (Prop_lut3_I2_O)        0.150     8.334 r  procek/r3[5]_i_1/O
                         net (fo=1, routed)           0.000     8.334    procek/r3[5]_i_1_n_0
    SLICE_X2Y6           FDRE                                         r  procek/r3_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/r1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.334ns  (logic 2.492ns (29.903%)  route 5.842ns (70.097%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT3=2 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE                         0.000     0.000 r  procek/pc_reg[7]/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  procek/pc_reg[7]/Q
                         net (fo=3, routed)           0.865     1.321    procek/instuctions/Q[7]
    SLICE_X5Y8           LUT3 (Prop_lut3_I2_O)        0.152     1.473 f  procek/instuctions/r1[7]_i_4/O
                         net (fo=23, routed)          0.867     2.340    procek/mpu_alu/r4[7]_i_11
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.326     2.666 r  procek/mpu_alu/r4[7]_i_22/O
                         net (fo=8, routed)           1.434     4.100    procek/mpu_alu/pc_reg[3]_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.224 r  procek/mpu_alu/r4[1]_i_5/O
                         net (fo=4, routed)           1.087     5.312    procek/mpu_alu/r4_reg[1]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.124     5.436 r  procek/mpu_alu/r4[3]_i_12/O
                         net (fo=1, routed)           0.000     5.436    procek/mpu_alu_n_31
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.969 r  procek/r4_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.969    procek/r4_reg[3]_i_3_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.292 r  procek/r4_reg[7]_i_5/O[1]
                         net (fo=1, routed)           0.801     7.093    procek/r4_reg[7]_i_5_n_6
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.306     7.399 r  procek/r4[5]_i_1/O
                         net (fo=6, routed)           0.787     8.186    procek/alu_res[5]
    SLICE_X2Y6           LUT3 (Prop_lut3_I2_O)        0.148     8.334 r  procek/r1[5]_i_1/O
                         net (fo=1, routed)           0.000     8.334    procek/r1[5]_i_1_n_0
    SLICE_X2Y6           FDRE                                         r  procek/r1_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 procek/pc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/pc_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.846%)  route 0.166ns (47.154%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE                         0.000     0.000 r  procek/pc_reg[6]/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  procek/pc_reg[6]/Q
                         net (fo=4, routed)           0.166     0.307    procek/registers[62]
    SLICE_X5Y8           LUT5 (Prop_lut5_I3_O)        0.045     0.352 r  procek/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     0.352    procek/next_pc_addr[6]
    SLICE_X5Y8           FDRE                                         r  procek/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/r1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/r1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  procek/r1_reg[6]/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  procek/r1_reg[6]/Q
                         net (fo=2, routed)           0.167     0.308    procek/data5[14]
    SLICE_X3Y7           LUT3 (Prop_lut3_I0_O)        0.045     0.353 r  procek/r1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.353    procek/r1[6]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  procek/r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/r1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/r1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  procek/r1_reg[1]/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  procek/r1_reg[1]/Q
                         net (fo=2, routed)           0.168     0.309    procek/data5[9]
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.045     0.354 r  procek/r1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    procek/r1[1]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  procek/r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/r3_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/r3_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  procek/r3_reg[6]/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  procek/r3_reg[6]/Q
                         net (fo=2, routed)           0.169     0.310    procek/data5[30]
    SLICE_X3Y7           LUT3 (Prop_lut3_I0_O)        0.045     0.355 r  procek/r3[6]_i_1/O
                         net (fo=1, routed)           0.000     0.355    procek/r3[6]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  procek/r3_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/r0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/r0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE                         0.000     0.000 r  procek/r0_reg[1]/C
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  procek/r0_reg[1]/Q
                         net (fo=3, routed)           0.180     0.321    procek/data5[1]
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.045     0.366 r  procek/r0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    procek/r0[1]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  procek/r0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/r1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/r1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.339%)  route 0.183ns (49.661%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE                         0.000     0.000 r  procek/r1_reg[0]/C
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  procek/r1_reg[0]/Q
                         net (fo=2, routed)           0.183     0.324    procek/data5[8]
    SLICE_X4Y7           LUT3 (Prop_lut3_I0_O)        0.045     0.369 r  procek/r1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.369    procek/r1[0]_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  procek/r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/r0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/r0_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE                         0.000     0.000 r  procek/r0_reg[4]/C
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  procek/r0_reg[4]/Q
                         net (fo=3, routed)           0.185     0.326    procek/data5[4]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.045     0.371 r  procek/r0[4]_i_1/O
                         net (fo=1, routed)           0.000     0.371    procek/r0[4]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  procek/r0_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/r3_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/r3_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.204%)  route 0.163ns (43.796%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE                         0.000     0.000 r  procek/r3_reg[4]/C
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  procek/r3_reg[4]/Q
                         net (fo=2, routed)           0.163     0.327    procek/data5[28]
    SLICE_X2Y6           LUT3 (Prop_lut3_I0_O)        0.045     0.372 r  procek/r3[4]_i_1/O
                         net (fo=1, routed)           0.000     0.372    procek/r3[4]_i_1_n_0
    SLICE_X2Y6           FDRE                                         r  procek/r3_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/r0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/r0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE                         0.000     0.000 r  procek/r0_reg[0]/C
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  procek/r0_reg[0]/Q
                         net (fo=3, routed)           0.197     0.338    procek/data5[0]
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.045     0.383 r  procek/r0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    procek/r0[0]_i_1_n_0
    SLICE_X4Y5           FDRE                                         r  procek/r0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 procek/pc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            procek/pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE                         0.000     0.000 r  procek/pc_reg[3]/C
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  procek/pc_reg[3]/Q
                         net (fo=29, routed)          0.175     0.339    procek/registers[59]
    SLICE_X6Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.384 r  procek/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.384    procek/next_pc_addr[3]
    SLICE_X6Y7           FDRE                                         r  procek/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------





