///*
// * clocking.c: Oscillator and PLL related functions for lpc17xx
// *
// * Copyright (C) 2011, MyVoice CAD/CAM Services
// * All Rights reserved.
// *
// * History
// * 2011-07-03	v 1.00	Preliminary version, first release
// * 2011-07-08   v 1.10  Changed PLL values to save power on INTRC_OSC
// *                      Verified PLL values to result in correct frequencies
// *
// *
// * Clocking functions
// *
// * Software License Agreement
// *
// * The software is owned by MyVoice CAD/CAM Services and/or its suppliers, and is
// * protected under applicable copyright laws.  All rights are reserved.  Any
// * use in violation of the foregoing restrictions may subject the user to criminal
// * sanctions under applicable laws, as well as to civil liability for the breach
// * of the terms and conditions of this license.
// *
// * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
// * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
// * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
// * USE OF THIS SOFTWARE FOR COMMERCIAL DEVELOPMENT AND/OR EDUCATION IS SUBJECT
// * TO A CURRENT END USER LICENSE AGREEMENT (COMMERCIAL OR EDUCATIONAL) WITH
// * MYVOICE CAD/CAM SERVICES.
// *
// */
//
//
//#include "LPC17xx.h"
//#include "clocking.h"
//#include "lpc_sc.h"
//
///*
// * These are the oscillator frequencies.
// * Please note that when changing the MAIN_OSC crystal frequency
// * you also need to change the PLL values for both PLLs!!!
// */
//
//#define FREQ_MAIN_OSC  12000000
//#define FREQ_INTRC_OSC  4000000
//#define FREQ_RTC_OSC      32768
//
//#define PLL1CFG_Val  0x00000023
//
///*
// * RTC_AUX bit values
// * 	- RTC_OSCF: is set when a problem with the RTC oscillator was detected
// * 	            (oscillator does not run at all or was stopped temporarily
// * 	             due to power failues)
// */
//#define RTC_OSCF (1<<4)
//
///*
// * PLL0 configuration table
// *
// * These tables contains the values that are needed to program PLL0 for different
// * output frequencies (for each of the oscillators)
// */
//typedef struct {
//	uint32_t freq;   /* The requested frequency (in Hz) */
//	uint32_t msel;   /*  MSEL                           */
//	uint32_t nsel;   /* and NSEL values for the PLL     */
//	uint32_t clkdiv; /* Clock divider (post PLL div)    */
//} PLLconf;
//
//static PLLconf MainOscPLL0conf[] = {
//		{ 100000000, 99, 5, 3 }, /* 100 MHz: M=100, N=6, cclkcfg=4,  Fcco = 400 MHz */
//		{  90000000, 14, 0, 3 }, /*  90 MHz: M=15,  N=1, cclkcfg=4,  Fcco = 360 MHz */
//		{  80000000, 99, 5, 4 }, /*  80 MHz: M=100, N=6, cclkcfg=5,  Fcco = 400 MHz */
//		{  70000000, 34, 2, 3 }, /*  70 MHz: M=35,  N=3, cclkcfg=4,  Fcco = 280 MHz */
//		{  60000000, 14, 0, 5 }, /*  60 MHz: M=15,  N=1, cclkcfg=6,  Fcco = 360 MHz */
//		{  50000000, 99, 5, 7 }, /*  50 MHz: M=100, N=6, cclkcfg=8,  Fcco = 400 MHz */
//		{  40000000, 99, 5, 9 }, /*  40 MHz: M=100, N=6, cclkcfg=10, Fcco = 400 MHz */
//		{  30000000, 14, 0,11 }, /*  30 MHz: M=15,  N=1, cclkcfg=12, Fcco = 360 MHz */
//		{  20000000, 14, 0,17 }, /*  20 MHz: M=15,  N=1, cclkcfg=18, Fcco = 360 MHz */
//		{  10000000, 34, 2,27 }, /*  10 MHz: M=35,  N=3, cclkcfg=28, Fcco = 280 MHz */
//		{         0,  0, 0, 0 }
//};
//
//static PLLconf IntRCOscPLL0conf[] = {
//		{ 100000000, 74, 1, 2 }, /* 100 MHz: M=75,  N=2, cclkcfg=3,  Fcco = 300 MHz */
//		{  90000000, 89, 1, 3 }, /*  90 MHz: M=90,  N=2, cclkcfg=4,  Fcco = 360 MHz */
//		{  80000000, 99, 1, 4 }, /*  80 MHz: M=100, N=2, cclkcfg=5,  Fcco = 400 MHz */
//		{  70000000, 69, 1, 3 }, /*  70 MHz: M=70,  N=2, cclkcfg=4,  Fcco = 280 MHz */
//		{  60000000, 89, 1, 5 }, /*  60 MHz: M=90,  N=2, cclkcfg=6,  Fcco = 360 MHz */
//		{  50000000, 99, 1, 7 }, /*  50 MHz: M=100, N=2, cclkcfg=8,  Fcco = 400 MHz */
//		{  40000000, 99, 1, 9 }, /*  40 MHz: M=100, N=2, cclkcfg=10, Fcco = 400 MHz */
//		{  30000000, 89, 1,11 }, /*  30 MHz: M=90,  N=2, cclkcfg=12, Fcco = 360 MHz */
//		{  20000000, 69, 1,13 }, /*  20 MHz: M=70,  N=2, cclkcfg=14, Fcco = 280 MHz */
//		{  10000000, 69, 1,27 }, /*  10 MHz: M=70,  N=2, cclkcfg=28, Fcco = 280 MHz */
//		{         0,  0, 0, 0 }
//};
//
//#ifdef LPC_CLOCK_FROM_RTC
//static PLLconf RTCOscPLL0conf[] = {
//		{  70000000, 8544, 1, 3 }, /*  70.000640 MHz: M=8545,  N=2, cclkcfg=4,  Fcco = 280.00256 MHz */
//		{  60000000,10986, 1, 5 }, /*  59,998208 MHz: M=10986, N=2, cclkcfg=6,  Fcco = 359.9892 MHz  */
//		{  50000000,18310, 2, 7 }, /*  50.001237 MHz: M=18311, N=3, cclkcfg=8,  Fcco = 400.0098 MHz  */
//		{  40000000,18310, 2, 9 }, /*  40.000989 MHz: M=18311, N=3, cclkcfg=10, Fcco = 400.0098 MHz  */
//		{  30000000,10985, 1,11 }, /*  29.999104 MHz: M=10986, N=2, cclkcfg=12, Fcco = 359.9892 MHz  */
//		{  20000000,10985, 1,17 }, /*  19.999402 MHz: M=10986, N=2, cclkcfg=18, Fcco = 359.9892 MHz  */
//		{  10000000, 8544, 1,27},  /*  10.000091 MHz: M=8545,  N=2, cclkcfg=28, Fcco = 280.00256 MHz */
//		{         0,  0, 0, 0 }
//};
//#endif

/*
 * LPC_UseOscillator(oscillator)
 *
 * Switch to the base frequency of the requested oscillator, disabling PLL0.
 *
 */
//int LPC_UseOscillator(uint8_t osc)
//{
//	volatile int count;
//	uint32_t systick_control;
//
//	if(LPC_SC->PLL0STAT & (PLLE0_STAT | PLLC0_STAT))
//	{
//		/*
//		 * Disable PLL
//		 * 	- First disconnect PLL0
//		 * 	- Then stop PLL0
//		 */
//		LPC_SC->PLL0CON = PLLE0;
//		LPC_SC->PLL0FEED = 0xAA;
//		LPC_SC->PLL0FEED = 0x55;
//		LPC_SC->PLL0CON = 0;
//		LPC_SC->PLL0FEED = 0xAA;
//		LPC_SC->PLL0FEED = 0x55;
//	}
//
//	/*
//	 * Stop the SysTick
//	 */
//	systick_control = SysTick->CTRL;
//	SysTick->CTRL = 4; /* Stop Systick and interrupt */
//	SysTick->VAL  = 0;
//
//	/*
//	 * Switch to new oscillator
//	 */
//
//	switch(osc)
//	{
//	case LPC_MAIN_OSC:
//		/*
//		 * Switch power to main crystal oscillator on
//		 */
//		LPC_SC->SCS = OSCEN;
//
//		count=100000;
//		while (count-- && ((LPC_SC->SCS & OSCSTAT) == 0));
//
//		if(count == 0)
//		{
//			return 0;
//		}
//
//		LPC_SC->CLKSRCSEL = LPC_MAIN_OSC;
//		LPC_SC->CCLKCFG   = 0;
//		SystemCoreClock = FREQ_MAIN_OSC;
//
//		break;
//#ifdef LPC_CLOCK_FROM_RTC
//	case LPC_RTC_OSC:
//		/*
//		 * Check if the RTC oscillator is running
//		 * Do this by checking the RTC Oscillator Fail flag in RTC_AUX
//		 * we do not try to reset this flag to see if the RTC is running
//		 * It is up to the application to properly initialize and control
//		 * the RTC
//		 */
//		if(LPC_RTC->RTC_AUX & RTC_OSCF)
//		{
//			return 0;
//		}
//		LPC_SC->CLKSRCSEL = LPC_RTC_OSC;
//		LPC_SC->CCLKCFG   = 0;
//		SystemCoreClock = FREQ_RTC_OSC;
//
//		/*
//		 * Now it is safe to disable the main oscillator
//		 * (in case it was running)
//		 */
//		LPC_SC->SCS = 0;
//
//		break;
//#endif
//	case LPC_INTRC_OSC:
//		/*
//		 * The internal RC oscillator is the easy one
//		 * It is always running correctly (or the chip is not working at all)
//		 * so we can just switch to it
//		 * and disable the main oscillator if it is not used by PLL1
//		 */
//		LPC_SC->CLKSRCSEL = LPC_INTRC_OSC;
//		LPC_SC->CCLKCFG   = 0;
//		SystemCoreClock   = FREQ_INTRC_OSC;
//
//		if((LPC_SC->PLL1STAT & PLLE1_STAT) == 0)
//			LPC_SC->SCS       = 0;
//
//		break;
//	default:
//		return 0;
//	}
//
//	/*
//	 * Perform post switching operations:
//	 * 	- Reprogram and start SysTick again
//	 * 	- Set the Flash Accelerator timing
//	 */
//#ifdef LPC_CLOCK_FROM_RTC
//	if(osc == LPC_RTC_OSC)
//	{
//		SysTick->LOAD = ( SystemCoreClock / 10 ) - 1;
//		SysTick->CTRL = systick_control; /* Start again */
//	} else
//#endif
//	{
//		SysTick->LOAD = ( SystemCoreClock / configTICK_RATE_HZ ) - 1;
//		SysTick->CTRL = systick_control; /* Start again */
//	}
//
//	LPC_SC->FLASHCFG  = (LPC_SC->FLASHCFG & ~0x0000F000) | 0x00004000;
//
//	return 1;
//}
//
///*
// * LPC_SetPLL0(cclk)
// *
// * Set PLL0 to get the wanted frequency.
// * Check which oscillator is currently used and set the PLL depending on this value.
// *
// * Make sure that the FLASHCFG register has a safe value before switching
// * to the new clock.
// */
//int LPC_SetPLL0(uint32_t cclk)
//{
//	int index = 0;
//	uint32_t freq, msel, nsel, clkdiv;
//	uint32_t systick_control;
//
//	switch(LPC_SC->CLKSRCSEL & 3)
//	{
//	case LPC_MAIN_OSC:
//		/*
//		 * For Main Osc only !!!!
//		 */
//		while((MainOscPLL0conf[index].freq != cclk) && MainOscPLL0conf[index].freq) index++;
//
//		if(MainOscPLL0conf[index].freq == 0)
//		{
//			return 0;
//		}
//		freq   = MainOscPLL0conf[index].freq;
//		msel   = MainOscPLL0conf[index].msel;
//		nsel   = MainOscPLL0conf[index].nsel;
//		clkdiv = MainOscPLL0conf[index].clkdiv;
//		break;
//	case LPC_INTRC_OSC:
//		/*
//		 * For Main Osc only !!!!
//		 */
//		while((IntRCOscPLL0conf[index].freq != cclk) && IntRCOscPLL0conf[index].freq) index++;
//
//		if(IntRCOscPLL0conf[index].freq == 0)
//		{
//			return 0;
//		}
//		freq   = IntRCOscPLL0conf[index].freq;
//		msel   = IntRCOscPLL0conf[index].msel;
//		nsel   = IntRCOscPLL0conf[index].nsel;
//		clkdiv = IntRCOscPLL0conf[index].clkdiv;
//		break;
//#ifdef LPC_CLOCK_FROM_RTC
//	case LPC_RTC_OSC:
//		/*
//		 * For Main Osc only !!!!
//		 */
//		while((IntRCOscPLL0conf[index].freq != cclk) && IntRCOscPLL0conf[index].freq) index++;
//
//		if(IntRCOscPLL0conf[index].freq == 0)
//		{
//			return 0;
//		}
//		freq   = RTCOscPLL0conf[index].freq;
//		msel   = RTCOscPLL0conf[index].msel;
//		nsel   = RTCOscPLL0conf[index].nsel;
//		clkdiv = RTCOscPLL0conf[index].clkdiv;
//		break;
//#endif
//	default:
//		return 0;
//	}
//
//	/*
//	 * If the PLL is currently enabled, stop PLL0
//	 */
//	if(LPC_SC->PLL0STAT & (PLLE0_STAT | PLLC0_STAT))
//	{
//		/*
//		 * 	- First disconnect PLL0
//		 * 	- Then stop PLL0
//		 */
//		LPC_SC->PLL0CON = PLLE0;
//		LPC_SC->PLL0FEED = PLLFEED1;
//		LPC_SC->PLL0FEED = PLLFEED2;
//		LPC_SC->PLL0CON = 0;
//		LPC_SC->PLL0FEED = PLLFEED1;
//		LPC_SC->PLL0FEED = PLLFEED2;
//	}
//
//	/*
//	 * Program the PLL with the requested values taking care of the order
//	 * in which to use and enable PLL, CPU clock divider and SysTick.
//	 * Note that the cclkcfg (CPU clock divider values) are set in such a way
//	 * that this will never result in a cclk higher that 100 MHz
//	 * (max. Fcco = 400 MHz, min. cclkcfg = 4).
//	 * Cclkcfg is programmed before enabling the PLL
//	 * 		When switching from 50 to 60 MHz the PLL goes from 400 to 360 MHz
//	 * 		and cclkcfg from 8 to 6.
//	 * 		First cclkcfg is changed resulting in an intermediate 400/6=66 MHz
//	 * 		before switching to 60 MHz.
//	 *
//	 * Steps done:
//	 *
//	 * 	- Program PLL0
//	 * 	- Wait for PLL0 to lock
//	 * 	- Stop the systick timer, reprogram it
//	 * 	- Pogram the CCLKCFG post PLL divider
//	 * 	  need to do this before connecting the PLL, otherwise the CCLK
//	 * 	  would start to run at the Fcco frequency which is too high.
//	 * 	- Program FLASHCFG with a safe value
//	 * 	- Connect PLL0
//	 * 	- Program FLASHCFG with the correct value
//	 * 	- Enable systick
//	 *
//	 * 	ToDo: use a timeout on the wait for lock
//	 * 	ToDo: check the while loop waiting for status to reflect connect status in PLL0STAT
//	 * 	      this is copied from LPC17xx.c but I have no idea why it's there ...
//	 */
//	LPC_SC->PLL0CFG = msel + (nsel << 16);			/* Program PLL  */
//	LPC_SC->PLL0FEED = 0xAA;
//	LPC_SC->PLL0FEED = 0x55;
//
//	LPC_SC->PLL0CON = PLLE0;  						/* Enable PLL   */
//	LPC_SC->PLL0FEED = 0xAA;
//	LPC_SC->PLL0FEED = 0x55;
//
//	while(!(LPC_SC->PLL0STAT & PLOCK0));			/* Locked ?     */
//
//	/*
//	 * Stop and reprogram systick
//	 */
//	systick_control = SysTick->CTRL;
//	SysTick->CTRL = 4; 								/* Stop Systick */
//	SysTick->VAL  = 0;
//	SysTick->LOAD = ( cclk / configTICK_RATE_HZ ) - 1;
//
//	LPC_SC->FLASHCFG  = (LPC_SC->FLASHCFG & ~0x0000F000) | 0x00004000;
//
//	LPC_SC->CCLKCFG = clkdiv; /* set CCLK divider */
//	LPC_SC->PLL0CON = PLLE0 | PLLC0;				/* Connect      */
//	LPC_SC->PLL0FEED = 0xAA;
//	LPC_SC->PLL0FEED = 0x55;
//
//	while(!(LPC_SC->PLL0STAT & (PLLE0_STAT | PLLC0_STAT)));
//
//	if(cclk > 80000000)
//		LPC_SC->FLASHCFG  = (LPC_SC->FLASHCFG & ~0x0000F000) | 0x00004000;
//	else if(cclk > 60000000)
//		LPC_SC->FLASHCFG  = (LPC_SC->FLASHCFG & ~0x0000F000) | 0x00003000;
//	else if(cclk > 40000000)
//		LPC_SC->FLASHCFG  = (LPC_SC->FLASHCFG & ~0x0000F000) | 0x00002000;
//	else if(cclk > 20000000)
//		LPC_SC->FLASHCFG  = (LPC_SC->FLASHCFG & ~0x0000F000) | 0x00001000;
//	else
//		LPC_SC->FLASHCFG  = (LPC_SC->FLASHCFG & ~0x0000F000) | 0x00000000;
//
//	SysTick->CTRL = systick_control; /* Start systick (when it was on) */
//
//	SystemCoreClock = cclk;
//
//	return 1;
//}
//
//int LPC_EnablePLL1(void)
//{
//	/*
//	 * Switch power to main crystal oscillator on
//	 */
//	LPC_SC->SCS = OSCEN;
//
//	while ((LPC_SC->SCS & OSCSTAT) == 0);
//
//	LPC_SC->PLL1CFG   = PLL1CFG_Val;
//	LPC_SC->PLL1FEED  = PLLFEED1;
//	LPC_SC->PLL1FEED  = PLLFEED2;
//
//	LPC_SC->PLL1CON   = PLLE1;            /* PLL1 Enable                        */
//	LPC_SC->PLL1FEED  = PLLFEED1;
//	LPC_SC->PLL1FEED  = PLLFEED2;
//	while (!(LPC_SC->PLL1STAT & PLOCK1)); /* Wait for PLOCK1                    */
//
//	LPC_SC->PLL1CON   = PLLE1 | PLLC1;    /* PLL1 Enable & Connect              */
//	LPC_SC->PLL1FEED  = PLLFEED1;
//	LPC_SC->PLL1FEED  = PLLFEED2;
//
//	while (!(LPC_SC->PLL1STAT & (PLLC1_STAT | PLLE1_STAT)));/* Wait for PLLC1_STAT & PLLE1_STAT */
//
//	return 1;
//}
//
///*
// * LPC_DisablePLL1()
// *
// * Disable PLL1 and stop the main oscillator if it is not in use as sysclk.
// * The PLL is disabled  but stays connected.
// * In this way the USB block is not clocked saving approx. 4 mA supply current.
// * See AN10915 "Using the LPC1700 power modes".
// */
//int LPC_DisablePLL1(void)
//{
//	LPC_SC->PLL1CON = PLLC1;
//	LPC_SC->PLL1FEED = PLLFEED1;
//	LPC_SC->PLL1FEED = PLLFEED2;
//	while(((LPC_SC->PLL1STAT & PLLC1_STAT) == 0));
//
//	if((LPC_SC->CLKSRCSEL & 3) != LPC_MAIN_OSC)
//	{
//		LPC_SC->SCS = 0;
//	}
//	return 1;
//}
