Vivado Simulator 2017.4
Time resolution is 1 ps
Note: RESET RICEVUTO
Time: 115 ns  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 120 ns  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 127500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero righe: 
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero soglia: 
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 255
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore area: 
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 382500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 382500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd
$finish called at time : 382500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" Line 115
