<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/macroAssembler_aarch64.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="macroAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="sharedRuntime_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/macroAssembler_aarch64.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.</span>
   3  * Copyright (c) 2014, 2019, Red Hat Inc. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
</pre>
<hr />
<pre>
1200   // Prolog generator routines to support switch between x86 code and
1201   // generated ARM code
1202 
1203   // routine to generate an x86 prolog for a stub function which
1204   // bootstraps into the generated ARM code which directly follows the
1205   // stub
1206   //
1207 
1208   public:
1209 
1210   void ldr_constant(Register dest, const Address &amp;const_addr) {
1211     if (NearCpool) {
1212       ldr(dest, const_addr);
1213     } else {
1214       unsigned long offset;
1215       adrp(dest, InternalAddress(const_addr.target()), offset);
1216       ldr(dest, Address(dest, offset));
1217     }
1218   }
1219 
<span class="line-removed">1220   address read_polling_page(Register r, address page, relocInfo::relocType rtype);</span>
1221   address read_polling_page(Register r, relocInfo::relocType rtype);
<span class="line-modified">1222   void get_polling_page(Register dest, address page, relocInfo::relocType rtype);</span>

1223 
1224   // CRC32 code for java.util.zip.CRC32::updateBytes() instrinsic.
1225   void update_byte_crc32(Register crc, Register val, Register table);
1226   void update_word_crc32(Register crc, Register v, Register tmp,
1227         Register table0, Register table1, Register table2, Register table3,
1228         bool upper = false);
1229 
<span class="line-removed">1230   void string_compare(Register str1, Register str2,</span>
<span class="line-removed">1231                       Register cnt1, Register cnt2, Register result,</span>
<span class="line-removed">1232                       Register tmp1, Register tmp2, FloatRegister vtmp1,</span>
<span class="line-removed">1233                       FloatRegister vtmp2, FloatRegister vtmp3, int ae);</span>
<span class="line-removed">1234 </span>
1235   void has_negatives(Register ary1, Register len, Register result);
1236 
1237   void arrays_equals(Register a1, Register a2, Register result, Register cnt1,
1238                      Register tmp1, Register tmp2, Register tmp3, int elem_size);
1239 
1240   void string_equals(Register a1, Register a2, Register result, Register cnt1,
1241                      int elem_size);
1242 
1243   void fill_words(Register base, Register cnt, Register value);
1244   void zero_words(Register base, u_int64_t cnt);
1245   void zero_words(Register ptr, Register cnt);
1246   void zero_dcache_blocks(Register base, Register cnt);
1247 
1248   static const int zero_words_block_size;
1249 
1250   void byte_array_inflate(Register src, Register dst, Register len,
1251                           FloatRegister vtmp1, FloatRegister vtmp2,
1252                           FloatRegister vtmp3, Register tmp4);
1253 
1254   void char_array_compress(Register src, Register dst, Register len,
1255                            FloatRegister tmp1Reg, FloatRegister tmp2Reg,
1256                            FloatRegister tmp3Reg, FloatRegister tmp4Reg,
1257                            Register result);
1258 
1259   void encode_iso_array(Register src, Register dst,
1260                         Register len, Register result,
1261                         FloatRegister Vtmp1, FloatRegister Vtmp2,
1262                         FloatRegister Vtmp3, FloatRegister Vtmp4);
<span class="line-removed">1263   void string_indexof(Register str1, Register str2,</span>
<span class="line-removed">1264                       Register cnt1, Register cnt2,</span>
<span class="line-removed">1265                       Register tmp1, Register tmp2,</span>
<span class="line-removed">1266                       Register tmp3, Register tmp4,</span>
<span class="line-removed">1267                       Register tmp5, Register tmp6,</span>
<span class="line-removed">1268                       int int_cnt1, Register result, int ae);</span>
<span class="line-removed">1269   void string_indexof_char(Register str1, Register cnt1,</span>
<span class="line-removed">1270                            Register ch, Register result,</span>
<span class="line-removed">1271                            Register tmp1, Register tmp2, Register tmp3);</span>
1272   void fast_log(FloatRegister vtmp0, FloatRegister vtmp1, FloatRegister vtmp2,
1273                 FloatRegister vtmp3, FloatRegister vtmp4, FloatRegister vtmp5,
1274                 FloatRegister tmpC1, FloatRegister tmpC2, FloatRegister tmpC3,
1275                 FloatRegister tmpC4, Register tmp1, Register tmp2,
1276                 Register tmp3, Register tmp4, Register tmp5);
1277   void generate_dsin_dcos(bool isCos, address npio2_hw, address two_over_pi,
1278       address pio2, address dsin_coef, address dcos_coef);
1279  private:
1280   // begin trigonometric functions support block
1281   void generate__ieee754_rem_pio2(address npio2_hw, address two_over_pi, address pio2);
1282   void generate__kernel_rem_pio2(address two_over_pi, address pio2);
1283   void generate_kernel_sin(FloatRegister x, bool iyIsOne, address dsin_coef);
1284   void generate_kernel_cos(FloatRegister x, address dcos_coef);
1285   // end trigonometric functions support block
1286   void add2_with_carry(Register final_dest_hi, Register dest_hi, Register dest_lo,
1287                        Register src1, Register src2);
1288   void add2_with_carry(Register dest_hi, Register dest_lo, Register src1, Register src2) {
1289     add2_with_carry(dest_hi, dest_hi, dest_lo, src1, src2);
1290   }
1291   void multiply_64_x_64_loop(Register x, Register xstart, Register x_xstart,
</pre>
</td>
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 1997, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   3  * Copyright (c) 2014, 2019, Red Hat Inc. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
</pre>
<hr />
<pre>
1200   // Prolog generator routines to support switch between x86 code and
1201   // generated ARM code
1202 
1203   // routine to generate an x86 prolog for a stub function which
1204   // bootstraps into the generated ARM code which directly follows the
1205   // stub
1206   //
1207 
1208   public:
1209 
1210   void ldr_constant(Register dest, const Address &amp;const_addr) {
1211     if (NearCpool) {
1212       ldr(dest, const_addr);
1213     } else {
1214       unsigned long offset;
1215       adrp(dest, InternalAddress(const_addr.target()), offset);
1216       ldr(dest, Address(dest, offset));
1217     }
1218   }
1219 

1220   address read_polling_page(Register r, relocInfo::relocType rtype);
<span class="line-modified">1221   void get_polling_page(Register dest, relocInfo::relocType rtype);</span>
<span class="line-added">1222   address fetch_and_read_polling_page(Register r, relocInfo::relocType rtype);</span>
1223 
1224   // CRC32 code for java.util.zip.CRC32::updateBytes() instrinsic.
1225   void update_byte_crc32(Register crc, Register val, Register table);
1226   void update_word_crc32(Register crc, Register v, Register tmp,
1227         Register table0, Register table1, Register table2, Register table3,
1228         bool upper = false);
1229 





1230   void has_negatives(Register ary1, Register len, Register result);
1231 
1232   void arrays_equals(Register a1, Register a2, Register result, Register cnt1,
1233                      Register tmp1, Register tmp2, Register tmp3, int elem_size);
1234 
1235   void string_equals(Register a1, Register a2, Register result, Register cnt1,
1236                      int elem_size);
1237 
1238   void fill_words(Register base, Register cnt, Register value);
1239   void zero_words(Register base, u_int64_t cnt);
1240   void zero_words(Register ptr, Register cnt);
1241   void zero_dcache_blocks(Register base, Register cnt);
1242 
1243   static const int zero_words_block_size;
1244 
1245   void byte_array_inflate(Register src, Register dst, Register len,
1246                           FloatRegister vtmp1, FloatRegister vtmp2,
1247                           FloatRegister vtmp3, Register tmp4);
1248 
1249   void char_array_compress(Register src, Register dst, Register len,
1250                            FloatRegister tmp1Reg, FloatRegister tmp2Reg,
1251                            FloatRegister tmp3Reg, FloatRegister tmp4Reg,
1252                            Register result);
1253 
1254   void encode_iso_array(Register src, Register dst,
1255                         Register len, Register result,
1256                         FloatRegister Vtmp1, FloatRegister Vtmp2,
1257                         FloatRegister Vtmp3, FloatRegister Vtmp4);









1258   void fast_log(FloatRegister vtmp0, FloatRegister vtmp1, FloatRegister vtmp2,
1259                 FloatRegister vtmp3, FloatRegister vtmp4, FloatRegister vtmp5,
1260                 FloatRegister tmpC1, FloatRegister tmpC2, FloatRegister tmpC3,
1261                 FloatRegister tmpC4, Register tmp1, Register tmp2,
1262                 Register tmp3, Register tmp4, Register tmp5);
1263   void generate_dsin_dcos(bool isCos, address npio2_hw, address two_over_pi,
1264       address pio2, address dsin_coef, address dcos_coef);
1265  private:
1266   // begin trigonometric functions support block
1267   void generate__ieee754_rem_pio2(address npio2_hw, address two_over_pi, address pio2);
1268   void generate__kernel_rem_pio2(address two_over_pi, address pio2);
1269   void generate_kernel_sin(FloatRegister x, bool iyIsOne, address dsin_coef);
1270   void generate_kernel_cos(FloatRegister x, address dcos_coef);
1271   // end trigonometric functions support block
1272   void add2_with_carry(Register final_dest_hi, Register dest_hi, Register dest_lo,
1273                        Register src1, Register src2);
1274   void add2_with_carry(Register dest_hi, Register dest_lo, Register src1, Register src2) {
1275     add2_with_carry(dest_hi, dest_hi, dest_lo, src1, src2);
1276   }
1277   void multiply_64_x_64_loop(Register x, Register xstart, Register x_xstart,
</pre>
</td>
</tr>
</table>
<center><a href="macroAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="sharedRuntime_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>