# vsim -pli "simfpga.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -c -do "run -all" tb 
# Start time: 11:49:25 on Mar 27,2023
# Loading work.tb
# Loading work.top
# Loading work.part5
# Loading work.flipflop
# Loading work.proc
# Loading work.dec3to8
# Loading work.regn
# Loading work.pc_count
# Loading work.inst_mem
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading work.reg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading ./simfpga.vpi
# run -all
# Time scaling: 0.0001 sim seconds per real-time second
# 
# 
# Connected to server!
# GUI has closed the connection
# ** Note: $finish    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 95578735 ns  Iteration: 1  Instance: /tb
# 
# Quitting...
# End time: 11:54:21 on Mar 27,2023, Elapsed time: 0:04:56
# Errors: 0, Warnings: 0
