-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Wed Dec 16 10:34:42 2020
-- Host        : PC_SaeedRashvnd running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Main_Card_canfd_1_0_sim_netlist.vhdl
-- Design      : Main_Card_canfd_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "ARRAY_SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single is
  signal async_path_bit : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][9]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][9]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(9 downto 0) <= src_in(9 downto 0);
  dest_out(9 downto 0) <= \syncstages_ff[1]\(9 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(3),
      Q => \syncstages_ff[0]\(3),
      R => '0'
    );
\syncstages_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(4),
      Q => \syncstages_ff[0]\(4),
      R => '0'
    );
\syncstages_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(5),
      Q => \syncstages_ff[0]\(5),
      R => '0'
    );
\syncstages_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(6),
      Q => \syncstages_ff[0]\(6),
      R => '0'
    );
\syncstages_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(7),
      Q => \syncstages_ff[0]\(7),
      R => '0'
    );
\syncstages_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(8),
      Q => \syncstages_ff[0]\(8),
      R => '0'
    );
\syncstages_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(9),
      Q => \syncstages_ff[0]\(9),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(3),
      Q => \syncstages_ff[1]\(3),
      R => '0'
    );
\syncstages_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(4),
      Q => \syncstages_ff[1]\(4),
      R => '0'
    );
\syncstages_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(5),
      Q => \syncstages_ff[1]\(5),
      R => '0'
    );
\syncstages_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(6),
      Q => \syncstages_ff[1]\(6),
      R => '0'
    );
\syncstages_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(7),
      Q => \syncstages_ff[1]\(7),
      R => '0'
    );
\syncstages_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(8),
      Q => \syncstages_ff[1]\(8),
      R => '0'
    );
\syncstages_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(9),
      Q => \syncstages_ff[1]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is "ARRAY_SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][4]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(4 downto 0) <= src_in(4 downto 0);
  dest_out(4 downto 0) <= \syncstages_ff[1]\(4 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(3),
      Q => \syncstages_ff[0]\(3),
      R => '0'
    );
\syncstages_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(4),
      Q => \syncstages_ff[0]\(4),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(3),
      Q => \syncstages_ff[1]\(3),
      R => '0'
    );
\syncstages_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(4),
      Q => \syncstages_ff[1]\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b0";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "ASYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ : entity is "ASYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 4;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 65536;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p2_d16";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 17;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p2_d16";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 17;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p0_d14";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 18;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p0_d14";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 18;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 65536;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 2047;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 18;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 31;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 18;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => dina(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 16) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 0) => doutb(15 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 2) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1 downto 0) => doutb(17 downto 16),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 14) => B"000000000000000000",
      DIADI(13 downto 0) => dina(31 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000011111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 14) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED\(31 downto 14),
      DOBDO(13 downto 0) => doutb(31 downto 18),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 65536;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p2_d16";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 17;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p2_d16";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 17;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p0_d14";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 18;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p0_d14";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 18;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 65536;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 2047;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 18;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 31;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 18;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => dina(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 16) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 0) => doutb(15 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 2) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1 downto 0) => doutb(17 downto 16),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 14) => B"000000000000000000",
      DIADI(13 downto 0) => dina(31 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000011111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 14) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED\(31 downto 14),
      DOBDO(13 downto 0) => doutb(31 downto 18),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => doutb(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => doutb(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_address_decoder is
  port (
    Bus2IP_CS : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    E_DATA_ACK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_address_decoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_address_decoder is
  signal \^bus2ip_cs\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\ : STD_LOGIC;
begin
  Bus2IP_CS <= \^bus2ip_cs\;
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^bus2ip_cs\,
      I1 => Q,
      I2 => dest_rst,
      I3 => E_DATA_ACK,
      O => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\,
      Q => \^bus2ip_cs\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_adec is
  port (
    E_DATA_ACK : out STD_LOGIC;
    ACK_H_reg : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \ADDR_RET_reg[9]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ADDR_RET_reg[7]_0\ : out STD_LOGIC;
    \ADDR_RET_reg[11]_0\ : out STD_LOGIC;
    \ADDR_RET_reg[8]_0\ : out STD_LOGIC;
    \ADDR_RET_reg[11]_1\ : out STD_LOGIC;
    \ADDR_RET_reg[9]_1\ : out STD_LOGIC;
    pr1_rd_req0 : out STD_LOGIC;
    CS_H00_out : out STD_LOGIC;
    \IC_IPIC_COUNTER_I_reg[0]\ : out STD_LOGIC;
    \ADDR_RET_reg[4]_0\ : out STD_LOGIC;
    CS_H_INTERNAL : out STD_LOGIC;
    CS_H_INTERNAL_0 : out STD_LOGIC;
    CS_H0 : out STD_LOGIC;
    CS_H_INTERNAL_1 : out STD_LOGIC;
    CS_RX_T : out STD_LOGIC;
    \ADDR_RET_reg[0]_0\ : out STD_LOGIC;
    \ADDR_RET_reg[10]_0\ : out STD_LOGIC;
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[8]\ : out STD_LOGIC;
    IC_IPSIG_WRITE_I0 : out STD_LOGIC;
    \ADDR_RET_reg[12]_0\ : out STD_LOGIC;
    \ADDR_RET_reg[7]_1\ : out STD_LOGIC;
    \ADDR_RET_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ADDR_RET_reg[7]_3\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ADDR_RET_reg[7]_4\ : out STD_LOGIC;
    IC_REG_MSR_SLEEP_I077_out : out STD_LOGIC;
    IC_REG_SRR_CEN_I_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ADDR_RET_reg[7]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_IPSIG_WRITE_I_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_REG_SRR_CEN_I_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ADDR_RET_reg[7]_6\ : out STD_LOGIC;
    \ADDR_RET_reg[8]_1\ : out STD_LOGIC;
    \ADDR_RET_reg[8]_2\ : out STD_LOGIC;
    \ADDR_RET_reg[7]_7\ : out STD_LOGIC;
    \ADDR_RET_reg[12]_1\ : out STD_LOGIC;
    \ADDR_RET_reg[12]_2\ : out STD_LOGIC;
    \ADDR_RET_reg[8]_3\ : out STD_LOGIC;
    \ADDR_RET_reg[12]_3\ : out STD_LOGIC;
    IC_REG_SRR_CEN_I_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ADDR_RET_reg[12]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ADDR_RET_reg[12]_5\ : out STD_LOGIC;
    TRR_REG_WRITE_PULSE0 : out STD_LOGIC;
    \ADDR_RET_reg[11]_2\ : out STD_LOGIC;
    \ADDR_RET_reg[8]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ADDR_RET_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_IPSIG_WRITE_I_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ADDR_RET_reg[11]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_REG_SRR_CEN_I_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CS_H_INTERNAL_2 : out STD_LOGIC;
    CS_RX : out STD_LOGIC;
    \RD_DATA_RET_reg[0]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ACK_RET_reg_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ACK_TX_WR : in STD_LOGIC;
    ACK_TX_RD : in STD_LOGIC;
    ACK_RX : in STD_LOGIC;
    ACK_RX_T : in STD_LOGIC;
    Bus2IP_RNW : in STD_LOGIC;
    Bus2IP_CS : in STD_LOGIC;
    \RD_DATA_RET[1]_i_5_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \RD_DATA_RET_reg[10]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \IC_REG_WMR_I2_reg[0]\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CS_H_D1 : in STD_LOGIC;
    pr1_rd_req_reg : in STD_LOGIC;
    IC_IPIC_COUNTER_I : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ACK_RET_reg_1 : in STD_LOGIC;
    CS_H_D1_3 : in STD_LOGIC;
    CS_H_D1_4 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET_reg[15]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[1]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \RD_DATA_RET_reg[15]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[14]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[13]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[12]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[12]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[11]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[9]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[7]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[6]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[5]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[4]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[3]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[2]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[1]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[1]_2\ : in STD_LOGIC;
    \RD_DATA_RET_reg[27]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    IC_REG_SRR_SRST : in STD_LOGIC;
    \RD_DATA_RET_reg[31]_0\ : in STD_LOGIC;
    \IC_REG_WMR_I2_reg[0]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[30]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[24]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \RD_DATA_RET_reg[16]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \RD_DATA_RET_reg[29]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[28]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[28]_1\ : in STD_LOGIC;
    IC_REG_MSR_DAR : in STD_LOGIC;
    \RD_DATA_RET_reg[27]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[24]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[25]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[26]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[26]_1\ : in STD_LOGIC;
    IC_REG_MSR_LBACK : in STD_LOGIC;
    \RD_DATA_RET_reg[16]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[16]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \RD_DATA_RET_reg[17]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[18]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[19]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[20]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[21]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[22]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[23]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[0]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[0]_2\ : in STD_LOGIC;
    \RD_DATA_RET_reg[0]_3\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \RD_DATA_RET_reg[29]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[28]_2\ : in STD_LOGIC;
    \RD_DATA_RET_reg[27]_2\ : in STD_LOGIC;
    \RD_DATA_RET_reg[23]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[22]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[18]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[18]_2\ : in STD_LOGIC;
    p_13_in : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \RD_DATA_RET_reg[10]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[1]_3\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    IC_REG_TCR_I : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \RD_DATA_RET[17]_i_3_0\ : in STD_LOGIC;
    \RD_DATA_RET[17]_i_3_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    IC_REG_TRR_I : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \RD_DATA_RET_reg[1]_4\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \RD_DATA_RET[9]_i_3_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \RD_DATA_RET[19]_i_6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \RD_DATA_RET[19]_i_6_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \RD_DATA_RET_reg[24]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \RD_DATA_RET_reg[26]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    IC_REG_ESR_FMER_I : in STD_LOGIC;
    IC_REG_SR_LBACK_I : in STD_LOGIC;
    \RD_DATA_RET_reg[31]_1\ : in STD_LOGIC;
    IC_REG_ESR_CRCER_I : in STD_LOGIC;
    IC_REG_SR_RSTST_I : in STD_LOGIC;
    \RD_DATA_RET[27]_i_4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \RD_DATA_RET[15]_i_3_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \RD_DATA_RET[26]_i_9_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \RD_DATA_RET[27]_i_10_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    IC_REG_SR_BBSY_I : in STD_LOGIC;
    \RD_DATA_RET[20]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \RD_DATA_RET[19]_i_3_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \RD_DATA_RET_reg[19]_1\ : in STD_LOGIC;
    \RD_DATA_RET[0]_i_6_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    IC_REG_SR_ERRWRN_I : in STD_LOGIC;
    \RD_DATA_RET[24]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    IC_REG_ESR_F_STER_I : in STD_LOGIC;
    p_14_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET_reg[9]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \RD_DATA_RET_reg[12]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \RD_DATA_RET[11]_i_4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    IC_REG_ESR_F_BERR_I : in STD_LOGIC;
    \RD_DATA_RET[1]_i_5_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \RD_DATA_RET_reg[2]_1\ : in STD_LOGIC;
    \RD_INDEX_reg[5]\ : in STD_LOGIC;
    \RD_INDEX_reg[6]\ : in STD_LOGIC;
    CS_H_D1_5 : in STD_LOGIC;
    \ADDR_RET_reg[0]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_adec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_adec is
  signal ACK_CR : STD_LOGIC;
  signal \^ack_h_reg\ : STD_LOGIC;
  signal ACK_RET_i_1_n_0 : STD_LOGIC;
  signal \^addr_ret_reg[0]_0\ : STD_LOGIC;
  signal \^addr_ret_reg[10]_0\ : STD_LOGIC;
  signal \^addr_ret_reg[11]_0\ : STD_LOGIC;
  signal \^addr_ret_reg[11]_2\ : STD_LOGIC;
  signal \^addr_ret_reg[12]_1\ : STD_LOGIC;
  signal \^addr_ret_reg[12]_2\ : STD_LOGIC;
  signal \^addr_ret_reg[4]_0\ : STD_LOGIC;
  signal \^addr_ret_reg[7]_0\ : STD_LOGIC;
  signal \^addr_ret_reg[7]_1\ : STD_LOGIC;
  signal \^addr_ret_reg[7]_4\ : STD_LOGIC;
  signal \^addr_ret_reg[7]_6\ : STD_LOGIC;
  signal \^addr_ret_reg[7]_7\ : STD_LOGIC;
  signal \^addr_ret_reg[8]_0\ : STD_LOGIC;
  signal \^addr_ret_reg[8]_1\ : STD_LOGIC;
  signal \^addr_ret_reg[8]_2\ : STD_LOGIC;
  signal \^addr_ret_reg[9]_0\ : STD_LOGIC;
  signal \^addr_ret_reg[9]_1\ : STD_LOGIC;
  signal ADDR_TX : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^cs_h0\ : STD_LOGIC;
  signal \^cs_h00_out\ : STD_LOGIC;
  signal \^e_data_ack\ : STD_LOGIC;
  signal \IC_REG_F_BRPR_I[15]_i_2_n_0\ : STD_LOGIC;
  signal \IC_REG_F_BTR_TS1_I[0]_i_2_n_0\ : STD_LOGIC;
  signal \IC_REG_WMR_I2[0]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \RD_DATA_RET[0]_i_12_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[0]_i_13_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[0]_i_14_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[0]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[0]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[0]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[0]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[10]_i_11_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[10]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[10]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[10]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[10]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[10]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[11]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[11]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[11]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[11]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[11]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[12]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[12]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[12]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[12]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[12]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[13]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[13]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[13]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[13]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[13]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[13]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[14]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[14]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[14]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[14]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[14]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[14]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[15]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[15]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[15]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[15]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[15]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[15]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[15]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[15]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[16]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[16]_i_11_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[16]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[16]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[16]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[16]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[16]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[16]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[17]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[17]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[17]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[17]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[17]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[18]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[18]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[18]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[19]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[19]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[19]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[19]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[19]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[19]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[19]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[1]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[1]_i_11_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[1]_i_12_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[1]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[1]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[1]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[20]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[20]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[20]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[20]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[20]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[20]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[20]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[21]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[21]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[21]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[21]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[21]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[21]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[21]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[22]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[22]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[22]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[22]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[22]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[22]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[22]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[23]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[23]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[23]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[23]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[23]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[23]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[24]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[24]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[24]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[24]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[24]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[25]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[25]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[25]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[25]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[25]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[25]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[25]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[26]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[26]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[26]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[26]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[26]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[26]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[26]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[26]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_11_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_12_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_13_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[27]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[28]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[28]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[28]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[28]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[28]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[28]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[28]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[29]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[29]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[29]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[29]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[29]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[29]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[29]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[2]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[2]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[2]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_11_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_12_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_8_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[30]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[31]_i_10_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[31]_i_11_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[31]_i_2_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[31]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[31]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[31]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[31]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[31]_i_9_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[3]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[3]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[3]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[4]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[4]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[4]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[5]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[5]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[5]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[6]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[6]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[6]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[7]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[7]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[7]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[8]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[8]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[9]_i_3_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[9]_i_4_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[9]_i_5_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[9]_i_6_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[9]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA__0\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal RES_ACK_SIG_D1 : STD_LOGIC;
  signal RES_ACK_SIG_D1_i_1_n_0 : STD_LOGIC;
  signal RES_ACK_SIG_D1_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CS_H_D1_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \CS_H_D1_i_1__2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of E_INTR_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of IC_IPSIG_WRITE_I_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \IC_REG_F_BRPR_I[15]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \IC_REG_WMR_I2[0]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \IC_REG_WMR_I2[0]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \IC_REG_WMR_I2[0]_i_2__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of IC_TIMESTAMP_RST_i_2 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \RD_DATA_RET[27]_i_6\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \RD_INDEX[0]_i_4__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of TRR_REG_WRITE_PULSE_i_2 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \host_req_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \host_req_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of s_axi_arready_INST_0 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of s_axi_wready_INST_0 : label is "soft_lutpair15";
begin
  ACK_H_reg <= \^ack_h_reg\;
  \ADDR_RET_reg[0]_0\ <= \^addr_ret_reg[0]_0\;
  \ADDR_RET_reg[10]_0\ <= \^addr_ret_reg[10]_0\;
  \ADDR_RET_reg[11]_0\ <= \^addr_ret_reg[11]_0\;
  \ADDR_RET_reg[11]_2\ <= \^addr_ret_reg[11]_2\;
  \ADDR_RET_reg[12]_1\ <= \^addr_ret_reg[12]_1\;
  \ADDR_RET_reg[12]_2\ <= \^addr_ret_reg[12]_2\;
  \ADDR_RET_reg[4]_0\ <= \^addr_ret_reg[4]_0\;
  \ADDR_RET_reg[7]_0\ <= \^addr_ret_reg[7]_0\;
  \ADDR_RET_reg[7]_1\ <= \^addr_ret_reg[7]_1\;
  \ADDR_RET_reg[7]_4\ <= \^addr_ret_reg[7]_4\;
  \ADDR_RET_reg[7]_6\ <= \^addr_ret_reg[7]_6\;
  \ADDR_RET_reg[7]_7\ <= \^addr_ret_reg[7]_7\;
  \ADDR_RET_reg[8]_0\ <= \^addr_ret_reg[8]_0\;
  \ADDR_RET_reg[8]_1\ <= \^addr_ret_reg[8]_1\;
  \ADDR_RET_reg[8]_2\ <= \^addr_ret_reg[8]_2\;
  \ADDR_RET_reg[9]_0\ <= \^addr_ret_reg[9]_0\;
  \ADDR_RET_reg[9]_1\ <= \^addr_ret_reg[9]_1\;
  CS_H0 <= \^cs_h0\;
  CS_H00_out <= \^cs_h00_out\;
  E_DATA_ACK <= \^e_data_ack\;
  Q(10 downto 0) <= \^q\(10 downto 0);
ACK_RET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF4F"
    )
        port map (
      I0 => RES_ACK_SIG_D1,
      I1 => RES_ACK_SIG_D1_i_1_n_0,
      I2 => ACK_RET_reg_1,
      I3 => ACK_RX,
      I4 => ACK_RX_T,
      I5 => ACK_CR,
      O => ACK_RET_i_1_n_0
    );
ACK_RET_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ACK_RET_i_1_n_0,
      Q => \^e_data_ack\,
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_1\(12),
      Q => ADDR_TX(0),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_1\(2),
      Q => \^q\(2),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_1\(1),
      Q => \^q\(1),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_1\(0),
      Q => \^q\(0),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_1\(11),
      Q => ADDR_TX(1),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_1\(10),
      Q => \^q\(10),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_1\(9),
      Q => \^q\(9),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_1\(8),
      Q => \^q\(8),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_1\(7),
      Q => \^q\(7),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_1\(6),
      Q => \^q\(6),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_1\(5),
      Q => \^q\(5),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_1\(4),
      Q => \^q\(4),
      R => ACK_RET_reg_0
    );
\ADDR_RET_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ADDR_RET_reg[0]_1\(3),
      Q => \^q\(3),
      R => ACK_RET_reg_0
    );
CS_H_D1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => Bus2IP_RNW,
      I1 => RES_ACK_SIG_D1_i_2_n_0,
      I2 => Bus2IP_CS,
      I3 => ADDR_TX(1),
      I4 => ADDR_TX(0),
      I5 => \^addr_ret_reg[4]_0\,
      O => \^cs_h00_out\
    );
\CS_H_D1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => RES_ACK_SIG_D1_i_2_n_0,
      I1 => Bus2IP_CS,
      I2 => ADDR_TX(1),
      I3 => ADDR_TX(0),
      I4 => \^addr_ret_reg[4]_0\,
      I5 => Bus2IP_RNW,
      O => \^cs_h0\
    );
\CS_H_D1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ADDR_TX(0),
      I1 => Bus2IP_CS,
      I2 => RES_ACK_SIG_D1_i_2_n_0,
      O => CS_RX_T
    );
\CS_H_D1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Bus2IP_CS,
      I1 => ADDR_TX(1),
      I2 => ADDR_TX(0),
      O => CS_RX
    );
CS_H_D1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(10),
      I4 => \^q\(9),
      O => \^addr_ret_reg[4]_0\
    );
E_INTR_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^addr_ret_reg[7]_1\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \IC_REG_WMR_I2_reg[0]\,
      O => \ADDR_RET_reg[12]_0\
    );
\IC_IPIC_COUNTER_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => IC_IPIC_COUNTER_I(0),
      I1 => \^addr_ret_reg[4]_0\,
      I2 => Bus2IP_CS,
      I3 => ADDR_TX(0),
      I4 => ADDR_TX(1),
      I5 => ACK_RET_reg_0,
      O => \IC_IPIC_COUNTER_I_reg[0]\
    );
\IC_IPIC_COUNTER_I[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ADDR_TX(0),
      I1 => ADDR_TX(1),
      O => \^addr_ret_reg[0]_0\
    );
IC_IPSIG_WRITE_I_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ACK_CR,
      I1 => Bus2IP_RNW,
      O => IC_IPSIG_WRITE_I0
    );
\IC_REG_BRPR_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^addr_ret_reg[7]_4\,
      I1 => \IC_REG_WMR_I2_reg[0]\,
      I2 => \^addr_ret_reg[9]_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \IC_REG_WMR_I2_reg[0]_0\,
      O => IC_IPSIG_WRITE_I_reg(0)
    );
IC_REG_ESR_CRCER_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^addr_ret_reg[9]_0\,
      I3 => \IC_REG_WMR_I2_reg[0]\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \ADDR_RET_reg[7]_3\
    );
\IC_REG_F_BRPR_I[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \IC_REG_WMR_I2_reg[0]\,
      I3 => \^addr_ret_reg[9]_0\,
      I4 => \IC_REG_F_BRPR_I[15]_i_2_n_0\,
      I5 => \IC_REG_WMR_I2_reg[0]_0\,
      O => \ADDR_RET_reg[7]_5\(0)
    );
\IC_REG_F_BRPR_I[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \IC_REG_F_BRPR_I[15]_i_2_n_0\
    );
\IC_REG_F_BTR_TS1_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \IC_REG_WMR_I2_reg[0]_0\,
      I1 => \IC_REG_WMR_I2_reg[0]\,
      I2 => \IC_REG_F_BTR_TS1_I[0]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^addr_ret_reg[9]_0\,
      O => IC_REG_SRR_CEN_I_reg_1(0)
    );
\IC_REG_F_BTR_TS1_I[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \IC_REG_F_BTR_TS1_I[0]_i_2_n_0\
    );
\IC_REG_IECRS_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \IC_REG_WMR_I2_reg[0]\,
      I3 => \^q\(5),
      I4 => \^addr_ret_reg[9]_0\,
      I5 => \^q\(2),
      O => \ADDR_RET_reg[12]_4\(0)
    );
\IC_REG_IETRS_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^addr_ret_reg[9]_0\,
      I3 => \IC_REG_WMR_I2_reg[0]\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \ADDR_RET_reg[7]_2\(0)
    );
IC_REG_MSR_LBACK_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \IC_REG_WMR_I2_reg[0]\,
      I1 => \^addr_ret_reg[9]_0\,
      I2 => \^addr_ret_reg[7]_4\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \IC_REG_WMR_I2_reg[0]_0\,
      O => E(0)
    );
IC_REG_MSR_LBACK_I_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \^addr_ret_reg[9]_0\
    );
IC_REG_MSR_LBACK_I_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      O => \^addr_ret_reg[7]_4\
    );
IC_REG_MSR_SLEEP_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \^addr_ret_reg[9]_0\,
      I5 => \IC_REG_WMR_I2_reg[0]\,
      O => IC_REG_MSR_SLEEP_I077_out
    );
\IC_REG_N_BTR_TS1_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \IC_REG_WMR_I2_reg[0]_0\,
      I1 => \IC_REG_WMR_I2_reg[0]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^addr_ret_reg[7]_4\,
      I5 => \^addr_ret_reg[9]_0\,
      O => IC_REG_SRR_CEN_I_reg_0(0)
    );
\IC_REG_WMR_I2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \IC_REG_WMR_I2[0]_i_2_n_0\,
      I1 => \IC_REG_WMR_I2_reg[0]_0\,
      I2 => \IC_REG_WMR_I2_reg[0]\,
      I3 => \^q\(4),
      I4 => \^q\(2),
      O => IC_REG_SRR_CEN_I_reg(0)
    );
\IC_REG_WMR_I2[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \IC_REG_WMR_I2_reg[0]_0\,
      I1 => \IC_REG_WMR_I2_reg[0]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^addr_ret_reg[9]_1\,
      O => IC_REG_SRR_CEN_I_reg_2(0)
    );
\IC_REG_WMR_I2[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \IC_REG_WMR_I2[0]_i_2_n_0\
    );
\IC_REG_WMR_I2[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \^addr_ret_reg[9]_1\
    );
IC_TIMESTAMP_RST_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      O => \^addr_ret_reg[7]_1\
    );
RD_DATA: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001011E"
    )
        port map (
      I0 => ACK_TX_WR,
      I1 => ACK_TX_RD,
      I2 => ACK_CR,
      I3 => ACK_RX,
      I4 => ACK_RX_T,
      O => \^ack_h_reg\
    );
\RD_DATA_RET[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEAEAA"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_1\,
      I1 => \RD_DATA_RET[0]_i_3_n_0\,
      I2 => \RD_DATA_RET_reg[0]_2\,
      I3 => \RD_DATA_RET[0]_i_5_n_0\,
      I4 => \RD_DATA_RET[0]_i_6_n_0\,
      O => \RD_DATA__0\(0)
    );
\RD_DATA_RET[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0801005400000940"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \ADDR_RET_reg[8]_3\
    );
\RD_DATA_RET[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6EFE7FFF7FFE7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(5),
      O => \ADDR_RET_reg[12]_3\
    );
\RD_DATA_RET[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \RD_DATA_RET[0]_i_12_n_0\
    );
\RD_DATA_RET[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \RD_DATA_RET[0]_i_13_n_0\
    );
\RD_DATA_RET[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^addr_ret_reg[12]_2\,
      I1 => \RD_DATA_RET[0]_i_6_0\(13),
      I2 => IC_REG_TRR_I(30),
      I3 => \^addr_ret_reg[12]_1\,
      O => \RD_DATA_RET[0]_i_14_n_0\
    );
\RD_DATA_RET[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_9_n_0\,
      I1 => ACK_CR,
      I2 => \^ack_h_reg\,
      O => \RD_DATA_RET[0]_i_3_n_0\
    );
\RD_DATA_RET[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000000E000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \RD_DATA_RET[0]_i_5_n_0\
    );
\RD_DATA_RET[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F8"
    )
        port map (
      I0 => \RD_DATA_RET_reg[0]_3\(13),
      I1 => \RD_DATA_RET[0]_i_12_n_0\,
      I2 => p_13_in(13),
      I3 => \RD_DATA_RET[0]_i_13_n_0\,
      I4 => \RD_DATA_RET[0]_i_14_n_0\,
      O => \RD_DATA_RET[0]_i_6_n_0\
    );
\RD_DATA_RET[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800090D55505440"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \RD_DATA_RET[0]_i_9_n_0\
    );
\RD_DATA_RET[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEFFAEAEAEAE"
    )
        port map (
      I0 => \RD_DATA_RET_reg[10]_1\,
      I1 => \RD_DATA_RET_reg[1]_0\(5),
      I2 => \RD_DATA_RET_reg[15]_1\,
      I3 => \RD_DATA_RET[10]_i_3_n_0\,
      I4 => \RD_DATA_RET[10]_i_4_n_0\,
      I5 => \RD_DATA_RET[0]_i_3_n_0\,
      O => \RD_DATA__0\(10)
    );
\RD_DATA_RET[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF1FFFFFFFFFDFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \^addr_ret_reg[7]_6\
    );
\RD_DATA_RET[10]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"404F4040"
    )
        port map (
      I0 => \RD_DATA_RET[15]_i_9_n_0\,
      I1 => IC_REG_TCR_I(20),
      I2 => \^addr_ret_reg[7]_0\,
      I3 => \^addr_ret_reg[11]_0\,
      I4 => \RD_DATA_RET[9]_i_3_0\(5),
      O => \RD_DATA_RET[10]_i_11_n_0\
    );
\RD_DATA_RET[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABAABB"
    )
        port map (
      I0 => \RD_DATA_RET[10]_i_5_n_0\,
      I1 => \RD_DATA_RET[10]_i_6_n_0\,
      I2 => \RD_DATA_RET[1]_i_5_0\(20),
      I3 => \RD_DATA_RET_reg[10]_0\(5),
      I4 => \^addr_ret_reg[7]_0\,
      I5 => \RD_DATA_RET[10]_i_8_n_0\,
      O => \RD_DATA_RET[10]_i_3_n_0\
    );
\RD_DATA_RET[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \RD_DATA_RET_reg[9]_1\(5),
      I1 => \RD_DATA_RET[9]_i_5_n_0\,
      I2 => \RD_DATA_RET[0]_i_6_0\(4),
      I3 => \^addr_ret_reg[12]_2\,
      I4 => IC_REG_TRR_I(20),
      I5 => \^addr_ret_reg[12]_1\,
      O => \RD_DATA_RET[10]_i_4_n_0\
    );
\RD_DATA_RET[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7BEFFBFF7BFF3FF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \RD_DATA_RET[10]_i_5_n_0\
    );
\RD_DATA_RET[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0808CC08"
    )
        port map (
      I0 => \RD_DATA_RET_reg[1]_3\(18),
      I1 => \^addr_ret_reg[7]_0\,
      I2 => \^addr_ret_reg[11]_0\,
      I3 => \RD_DATA_RET_reg[1]_4\(18),
      I4 => \^addr_ret_reg[7]_6\,
      I5 => \RD_DATA_RET[10]_i_11_n_0\,
      O => \RD_DATA_RET[10]_i_6_n_0\
    );
\RD_DATA_RET[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7CFFFFFF79FDF7"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \^addr_ret_reg[7]_0\
    );
\RD_DATA_RET[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200F0000000E2308"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \RD_DATA_RET[10]_i_8_n_0\
    );
\RD_DATA_RET[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFEFFFFE7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \^addr_ret_reg[11]_0\
    );
\RD_DATA_RET[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEFFAEAEAEAE"
    )
        port map (
      I0 => \RD_DATA_RET_reg[11]_0\,
      I1 => \RD_DATA_RET_reg[1]_0\(4),
      I2 => \RD_DATA_RET_reg[15]_1\,
      I3 => \RD_DATA_RET[11]_i_3_n_0\,
      I4 => \RD_DATA_RET[11]_i_4_n_0\,
      I5 => \RD_DATA_RET[1]_i_6_n_0\,
      O => \RD_DATA__0\(11)
    );
\RD_DATA_RET[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => \RD_DATA_RET_reg[1]_3\(17),
      I1 => \^addr_ret_reg[8]_0\,
      I2 => \RD_DATA_RET[0]_i_6_0\(3),
      I3 => \^addr_ret_reg[12]_2\,
      I4 => \RD_DATA_RET[11]_i_5_n_0\,
      O => \RD_DATA_RET[11]_i_3_n_0\
    );
\RD_DATA_RET[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF22F2"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_5_0\(19),
      I1 => \^addr_ret_reg[8]_2\,
      I2 => \RD_DATA_RET_reg[10]_0\(4),
      I3 => \RD_DATA_RET[2]_i_6_n_0\,
      I4 => \RD_DATA_RET[11]_i_6_n_0\,
      I5 => \RD_DATA_RET[11]_i_7_n_0\,
      O => \RD_DATA_RET[11]_i_4_n_0\
    );
\RD_DATA_RET[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_10_n_0\,
      I1 => IC_REG_TCR_I(19),
      I2 => \^addr_ret_reg[8]_1\,
      I3 => \RD_DATA_RET_reg[1]_4\(17),
      O => \RD_DATA_RET[11]_i_5_n_0\
    );
\RD_DATA_RET[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \RD_DATA_RET[26]_i_6_n_0\,
      I1 => \RD_DATA_RET[11]_i_4_0\(4),
      I2 => IC_REG_TRR_I(19),
      I3 => \^addr_ret_reg[12]_1\,
      O => \RD_DATA_RET[11]_i_6_n_0\
    );
\RD_DATA_RET[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \RD_DATA_RET[9]_i_5_n_0\,
      I1 => \RD_DATA_RET_reg[9]_1\(4),
      I2 => \RD_DATA_RET[13]_i_5_n_0\,
      I3 => \RD_DATA_RET[9]_i_3_0\(4),
      O => \RD_DATA_RET[11]_i_7_n_0\
    );
\RD_DATA_RET[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEFFAEAEAEAE"
    )
        port map (
      I0 => \RD_DATA_RET_reg[12]_0\,
      I1 => \RD_DATA_RET_reg[1]_0\(3),
      I2 => \RD_DATA_RET_reg[15]_1\,
      I3 => \RD_DATA_RET_reg[12]_1\,
      I4 => \RD_DATA_RET[12]_i_4_n_0\,
      I5 => \RD_DATA_RET[1]_i_6_n_0\,
      O => \RD_DATA__0\(12)
    );
\RD_DATA_RET[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \RD_DATA_RET[12]_i_5_n_0\,
      I1 => \RD_DATA_RET[12]_i_6_n_0\,
      I2 => \RD_DATA_RET_reg[12]_2\(3),
      I3 => \RD_DATA_RET[1]_i_10_n_0\,
      I4 => IC_REG_TCR_I(18),
      I5 => \RD_DATA_RET[12]_i_7_n_0\,
      O => \RD_DATA_RET[12]_i_4_n_0\
    );
\RD_DATA_RET[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \RD_DATA_RET[13]_i_5_n_0\,
      I1 => \RD_DATA_RET[9]_i_3_0\(3),
      I2 => \RD_DATA_RET[26]_i_6_n_0\,
      I3 => \RD_DATA_RET[11]_i_4_0\(3),
      O => \RD_DATA_RET[12]_i_5_n_0\
    );
\RD_DATA_RET[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \RD_DATA_RET[12]_i_6_n_0\
    );
\RD_DATA_RET[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F8"
    )
        port map (
      I0 => \^addr_ret_reg[12]_1\,
      I1 => IC_REG_TRR_I(18),
      I2 => \RD_DATA_RET[1]_i_5_0\(18),
      I3 => \^addr_ret_reg[8]_2\,
      I4 => \RD_DATA_RET[12]_i_8_n_0\,
      O => \RD_DATA_RET[12]_i_7_n_0\
    );
\RD_DATA_RET[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[10]_0\(3),
      I2 => \RD_DATA_RET[9]_i_5_n_0\,
      I3 => \RD_DATA_RET_reg[9]_1\(3),
      O => \RD_DATA_RET[12]_i_8_n_0\
    );
\RD_DATA_RET[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEFFAEAEAEAE"
    )
        port map (
      I0 => \RD_DATA_RET_reg[13]_0\,
      I1 => \RD_DATA_RET_reg[1]_0\(2),
      I2 => \RD_DATA_RET_reg[15]_1\,
      I3 => \RD_DATA_RET[13]_i_3_n_0\,
      I4 => \RD_DATA_RET[13]_i_4_n_0\,
      I5 => \RD_DATA_RET[1]_i_6_n_0\,
      O => \RD_DATA__0\(13)
    );
\RD_DATA_RET[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777077700000777"
    )
        port map (
      I0 => \RD_DATA_RET[13]_i_5_n_0\,
      I1 => \RD_DATA_RET[9]_i_3_0\(2),
      I2 => IC_REG_TRR_I(17),
      I3 => \^addr_ret_reg[12]_1\,
      I4 => IC_REG_TCR_I(17),
      I5 => \RD_DATA_RET[1]_i_10_n_0\,
      O => \RD_DATA_RET[13]_i_3_n_0\
    );
\RD_DATA_RET[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \RD_DATA_RET[13]_i_6_n_0\,
      I1 => \RD_DATA_RET[12]_i_6_n_0\,
      I2 => \RD_DATA_RET_reg[12]_2\(2),
      I3 => \^addr_ret_reg[8]_2\,
      I4 => \RD_DATA_RET[1]_i_5_0\(17),
      I5 => \RD_DATA_RET[13]_i_7_n_0\,
      O => \RD_DATA_RET[13]_i_4_n_0\
    );
\RD_DATA_RET[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \RD_DATA_RET[13]_i_5_n_0\
    );
\RD_DATA_RET[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[10]_0\(2),
      I2 => \^addr_ret_reg[12]_2\,
      I3 => \RD_DATA_RET[0]_i_6_0\(2),
      O => \RD_DATA_RET[13]_i_6_n_0\
    );
\RD_DATA_RET[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \RD_DATA_RET[11]_i_4_0\(2),
      I1 => \RD_DATA_RET[26]_i_6_n_0\,
      I2 => \RD_DATA_RET_reg[1]_3\(16),
      I3 => \^addr_ret_reg[8]_0\,
      I4 => \RD_DATA_RET[13]_i_8_n_0\,
      O => \RD_DATA_RET[13]_i_7_n_0\
    );
\RD_DATA_RET[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^addr_ret_reg[8]_1\,
      I1 => \RD_DATA_RET_reg[1]_4\(16),
      I2 => \RD_DATA_RET[9]_i_5_n_0\,
      I3 => \RD_DATA_RET_reg[9]_1\(2),
      O => \RD_DATA_RET[13]_i_8_n_0\
    );
\RD_DATA_RET[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEFFAEAEAEAE"
    )
        port map (
      I0 => \RD_DATA_RET_reg[14]_0\,
      I1 => \RD_DATA_RET_reg[1]_0\(1),
      I2 => \RD_DATA_RET_reg[15]_1\,
      I3 => \RD_DATA_RET[14]_i_3_n_0\,
      I4 => \RD_DATA_RET[14]_i_4_n_0\,
      I5 => \RD_DATA_RET[1]_i_6_n_0\,
      O => \RD_DATA__0\(14)
    );
\RD_DATA_RET[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000DDD"
    )
        port map (
      I0 => \RD_DATA_RET_reg[9]_1\(1),
      I1 => \RD_DATA_RET[9]_i_5_n_0\,
      I2 => \RD_DATA_RET[0]_i_6_0\(1),
      I3 => \^addr_ret_reg[12]_2\,
      I4 => \RD_DATA_RET[14]_i_5_n_0\,
      I5 => \RD_DATA_RET[14]_i_6_n_0\,
      O => \RD_DATA_RET[14]_i_3_n_0\
    );
\RD_DATA_RET[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \RD_DATA_RET[14]_i_7_n_0\,
      I1 => \RD_DATA_RET[14]_i_8_n_0\,
      I2 => \^addr_ret_reg[8]_2\,
      I3 => \RD_DATA_RET[1]_i_5_0\(16),
      I4 => \RD_DATA_RET[12]_i_6_n_0\,
      I5 => \RD_DATA_RET_reg[12]_2\(1),
      O => \RD_DATA_RET[14]_i_4_n_0\
    );
\RD_DATA_RET[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^addr_ret_reg[8]_0\,
      I1 => \RD_DATA_RET_reg[1]_3\(15),
      I2 => \RD_DATA_RET[1]_i_10_n_0\,
      I3 => IC_REG_TCR_I(16),
      O => \RD_DATA_RET[14]_i_5_n_0\
    );
\RD_DATA_RET[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[10]_0\(1),
      I2 => \RD_DATA_RET[0]_i_13_n_0\,
      I3 => p_13_in(11),
      O => \RD_DATA_RET[14]_i_6_n_0\
    );
\RD_DATA_RET[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_12_n_0\,
      I1 => \RD_DATA_RET_reg[0]_3\(11),
      I2 => \RD_DATA_RET_reg[1]_4\(15),
      I3 => \^addr_ret_reg[8]_1\,
      I4 => \RD_DATA_RET[9]_i_3_0\(1),
      I5 => \RD_DATA_RET[13]_i_5_n_0\,
      O => \RD_DATA_RET[14]_i_7_n_0\
    );
\RD_DATA_RET[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => IC_REG_TRR_I(16),
      I1 => \^addr_ret_reg[12]_1\,
      I2 => \RD_DATA_RET[26]_i_6_n_0\,
      I3 => \RD_DATA_RET[11]_i_4_0\(1),
      O => \RD_DATA_RET[14]_i_8_n_0\
    );
\RD_DATA_RET[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEFFAEAEAEAE"
    )
        port map (
      I0 => \RD_DATA_RET_reg[15]_0\,
      I1 => \RD_DATA_RET_reg[1]_0\(0),
      I2 => \RD_DATA_RET_reg[15]_1\,
      I3 => \RD_DATA_RET[15]_i_3_n_0\,
      I4 => \RD_DATA_RET[15]_i_4_n_0\,
      I5 => \RD_DATA_RET[1]_i_6_n_0\,
      O => \RD_DATA__0\(15)
    );
\RD_DATA_RET[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^addr_ret_reg[8]_2\,
      I1 => \RD_DATA_RET[1]_i_5_0\(15),
      I2 => \^addr_ret_reg[12]_1\,
      I3 => IC_REG_TRR_I(15),
      O => \RD_DATA_RET[15]_i_10_n_0\
    );
\RD_DATA_RET[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \RD_DATA_RET[15]_i_5_n_0\,
      I1 => \RD_DATA_RET[15]_i_6_n_0\,
      I2 => \RD_DATA_RET[1]_i_10_n_0\,
      I3 => IC_REG_TCR_I(15),
      I4 => \RD_DATA_RET[0]_i_13_n_0\,
      I5 => p_13_in(10),
      O => \RD_DATA_RET[15]_i_3_n_0\
    );
\RD_DATA_RET[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBABABA"
    )
        port map (
      I0 => \RD_DATA_RET[15]_i_7_n_0\,
      I1 => \^addr_ret_reg[8]_0\,
      I2 => \RD_DATA_RET_reg[1]_3\(14),
      I3 => \RD_DATA_RET[0]_i_12_n_0\,
      I4 => \RD_DATA_RET_reg[0]_3\(10),
      I5 => \RD_DATA_RET[15]_i_8_n_0\,
      O => \RD_DATA_RET[15]_i_4_n_0\
    );
\RD_DATA_RET[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFFFD0FFDFFF"
    )
        port map (
      I0 => \RD_DATA_RET_reg[9]_1\(0),
      I1 => \RD_DATA_RET[15]_i_9_n_0\,
      I2 => \^addr_ret_reg[7]_0\,
      I3 => \RD_DATA_RET[10]_i_5_n_0\,
      I4 => \RD_DATA_RET_reg[12]_2\(0),
      I5 => \^addr_ret_reg[7]_6\,
      O => \RD_DATA_RET[15]_i_5_n_0\
    );
\RD_DATA_RET[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^addr_ret_reg[12]_2\,
      I1 => \RD_DATA_RET[0]_i_6_0\(0),
      I2 => \RD_DATA_RET[25]_i_6_n_0\,
      I3 => \RD_DATA_RET[15]_i_3_0\(14),
      O => \RD_DATA_RET[15]_i_6_n_0\
    );
\RD_DATA_RET[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^addr_ret_reg[8]_1\,
      I1 => \RD_DATA_RET_reg[1]_4\(14),
      I2 => \RD_DATA_RET[2]_i_6_n_0\,
      I3 => \RD_DATA_RET_reg[10]_0\(0),
      O => \RD_DATA_RET[15]_i_7_n_0\
    );
\RD_DATA_RET[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F8"
    )
        port map (
      I0 => \RD_DATA_RET[9]_i_3_0\(0),
      I1 => \RD_DATA_RET[13]_i_5_n_0\,
      I2 => \RD_DATA_RET[11]_i_4_0\(0),
      I3 => \RD_DATA_RET[26]_i_6_n_0\,
      I4 => \RD_DATA_RET[15]_i_10_n_0\,
      O => \RD_DATA_RET[15]_i_8_n_0\
    );
\RD_DATA_RET[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFF1FFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \RD_DATA_RET[15]_i_9_n_0\
    );
\RD_DATA_RET[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABAFFBA"
    )
        port map (
      I0 => \RD_DATA_RET_reg[16]_1\,
      I1 => \RD_DATA_RET[16]_i_3_n_0\,
      I2 => \RD_DATA_RET_reg[16]_2\(7),
      I3 => \RD_DATA_RET_reg[16]_0\(13),
      I4 => \^addr_ret_reg[10]_0\,
      I5 => \RD_DATA_RET[16]_i_5_n_0\,
      O => \RD_DATA__0\(16)
    );
\RD_DATA_RET[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010011"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(5),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \RD_DATA_RET[16]_i_10_n_0\
    );
\RD_DATA_RET[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000010001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \RD_DATA_RET[16]_i_11_n_0\
    );
\RD_DATA_RET[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABBA"
    )
        port map (
      I0 => \RD_DATA_RET[16]_i_6_n_0\,
      I1 => \^addr_ret_reg[9]_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(5),
      I5 => \^q\(0),
      O => \RD_DATA_RET[16]_i_3_n_0\
    );
\RD_DATA_RET[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEB"
    )
        port map (
      I0 => \^addr_ret_reg[9]_0\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(5),
      I4 => \^q\(0),
      I5 => \RD_DATA_RET[16]_i_6_n_0\,
      O => \^addr_ret_reg[10]_0\
    );
\RD_DATA_RET[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA88A8AAAAAAAA"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_3_n_0\,
      I1 => \RD_DATA_RET[16]_i_7_n_0\,
      I2 => p_13_in(9),
      I3 => \RD_DATA_RET[0]_i_13_n_0\,
      I4 => \RD_DATA_RET[16]_i_8_n_0\,
      I5 => \RD_DATA_RET[16]_i_9_n_0\,
      O => \RD_DATA_RET[16]_i_5_n_0\
    );
\RD_DATA_RET[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => ACK_CR,
      I1 => \^ack_h_reg\,
      I2 => \RD_DATA_RET[16]_i_10_n_0\,
      I3 => \RD_DATA_RET[16]_i_11_n_0\,
      O => \RD_DATA_RET[16]_i_6_n_0\
    );
\RD_DATA_RET[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_5_n_0\,
      I1 => IC_REG_TCR_I(14),
      I2 => \RD_DATA_RET[15]_i_9_n_0\,
      I3 => \^addr_ret_reg[7]_6\,
      I4 => \RD_DATA_RET_reg[1]_4\(13),
      O => \RD_DATA_RET[16]_i_7_n_0\
    );
\RD_DATA_RET[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_12_n_0\,
      I1 => \RD_DATA_RET_reg[0]_3\(9),
      I2 => \^addr_ret_reg[8]_2\,
      I3 => \RD_DATA_RET[1]_i_5_0\(14),
      O => \RD_DATA_RET[16]_i_8_n_0\
    );
\RD_DATA_RET[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF70000FFF7FFF7"
    )
        port map (
      I0 => IC_REG_TRR_I(14),
      I1 => \RD_DATA_RET[10]_i_5_n_0\,
      I2 => \^addr_ret_reg[7]_0\,
      I3 => \^addr_ret_reg[11]_0\,
      I4 => \^addr_ret_reg[8]_0\,
      I5 => \RD_DATA_RET_reg[1]_3\(13),
      O => \RD_DATA_RET[16]_i_9_n_0\
    );
\RD_DATA_RET[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABAFFBA"
    )
        port map (
      I0 => \RD_DATA_RET_reg[17]_0\,
      I1 => \^addr_ret_reg[10]_0\,
      I2 => \RD_DATA_RET_reg[16]_0\(12),
      I3 => \RD_DATA_RET_reg[16]_2\(6),
      I4 => \RD_DATA_RET[16]_i_3_n_0\,
      I5 => \RD_DATA_RET[17]_i_3_n_0\,
      O => \RD_DATA__0\(17)
    );
\RD_DATA_RET[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800808888"
    )
        port map (
      I0 => \RD_DATA_RET[17]_i_4_n_0\,
      I1 => \RD_DATA_RET[0]_i_3_n_0\,
      I2 => \RD_DATA_RET_reg[0]_3\(8),
      I3 => \RD_DATA_RET[17]_i_5_n_0\,
      I4 => \RD_DATA_RET[10]_i_5_n_0\,
      I5 => \RD_DATA_RET[17]_i_6_n_0\,
      O => \RD_DATA_RET[17]_i_3_n_0\
    );
\RD_DATA_RET[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFEFEFFEE"
    )
        port map (
      I0 => \RD_DATA_RET[17]_i_3_0\,
      I1 => \RD_DATA_RET[17]_i_8_n_0\,
      I2 => \RD_DATA_RET[1]_i_5_0\(13),
      I3 => \RD_DATA_RET[17]_i_3_1\(5),
      I4 => \^addr_ret_reg[7]_0\,
      I5 => \RD_DATA_RET[10]_i_8_n_0\,
      O => \RD_DATA_RET[17]_i_4_n_0\
    );
\RD_DATA_RET[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \RD_DATA_RET[17]_i_5_n_0\
    );
\RD_DATA_RET[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"404F4040"
    )
        port map (
      I0 => \^addr_ret_reg[7]_6\,
      I1 => p_13_in(8),
      I2 => \^addr_ret_reg[7]_0\,
      I3 => \^addr_ret_reg[11]_0\,
      I4 => IC_REG_TRR_I(13),
      O => \RD_DATA_RET[17]_i_6_n_0\
    );
\RD_DATA_RET[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \RD_DATA_RET[10]_i_5_n_0\,
      I1 => \RD_DATA_RET[15]_i_9_n_0\,
      I2 => \^addr_ret_reg[7]_0\,
      I3 => IC_REG_TCR_I(13),
      O => \RD_DATA_RET[17]_i_8_n_0\
    );
\RD_DATA_RET[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEFFFFEFEE"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_2_n_0\,
      I1 => \RD_DATA_RET_reg[18]_0\,
      I2 => \^addr_ret_reg[10]_0\,
      I3 => \RD_DATA_RET_reg[16]_0\(11),
      I4 => \RD_DATA_RET_reg[16]_2\(5),
      I5 => \RD_DATA_RET[16]_i_3_n_0\,
      O => \RD_DATA__0\(18)
    );
\RD_DATA_RET[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A22AAAAAAAA"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_3_n_0\,
      I1 => \RD_DATA_RET_reg[18]_1\,
      I2 => \RD_DATA_RET_reg[18]_2\,
      I3 => \^addr_ret_reg[7]_0\,
      I4 => \RD_DATA_RET[10]_i_5_n_0\,
      I5 => \RD_DATA_RET[18]_i_6_n_0\,
      O => \RD_DATA_RET[18]_i_2_n_0\
    );
\RD_DATA_RET[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => p_13_in(7),
      I1 => \RD_DATA_RET[0]_i_13_n_0\,
      I2 => IC_REG_TRR_I(12),
      I3 => \^addr_ret_reg[12]_1\,
      I4 => \RD_DATA_RET[18]_i_7_n_0\,
      O => \RD_DATA_RET[18]_i_6_n_0\
    );
\RD_DATA_RET[18]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_12_n_0\,
      I1 => \RD_DATA_RET_reg[0]_3\(7),
      I2 => \RD_DATA_RET[25]_i_6_n_0\,
      I3 => \RD_DATA_RET[15]_i_3_0\(13),
      O => \RD_DATA_RET[18]_i_7_n_0\
    );
\RD_DATA_RET[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \RD_DATA_RET_reg[19]_0\,
      I1 => \RD_DATA_RET_reg[16]_2\(4),
      I2 => \RD_DATA_RET[16]_i_3_n_0\,
      I3 => \RD_DATA_RET[19]_i_3_n_0\,
      I4 => \RD_DATA_RET[0]_i_3_n_0\,
      O => \RD_DATA__0\(19)
    );
\RD_DATA_RET[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000444400000F00"
    )
        port map (
      I0 => \^addr_ret_reg[7]_6\,
      I1 => \RD_DATA_RET_reg[1]_4\(12),
      I2 => \RD_DATA_RET[10]_i_8_n_0\,
      I3 => \RD_DATA_RET[17]_i_3_1\(4),
      I4 => \RD_DATA_RET[10]_i_5_n_0\,
      I5 => \^addr_ret_reg[7]_0\,
      O => \RD_DATA_RET[19]_i_10_n_0\
    );
\RD_DATA_RET[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \RD_DATA_RET[19]_i_5_n_0\,
      I1 => \RD_DATA_RET_reg[19]_1\,
      I2 => \RD_DATA_RET[9]_i_5_n_0\,
      I3 => \RD_DATA_RET[1]_i_10_n_0\,
      I4 => IC_REG_TCR_I(12),
      I5 => \RD_DATA_RET[19]_i_6_n_0\,
      O => \RD_DATA_RET[19]_i_3_n_0\
    );
\RD_DATA_RET[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_12_n_0\,
      I1 => \RD_DATA_RET_reg[0]_3\(6),
      I2 => \RD_DATA_RET[26]_i_6_n_0\,
      I3 => \RD_DATA_RET[19]_i_3_0\(4),
      O => \RD_DATA_RET[19]_i_5_n_0\
    );
\RD_DATA_RET[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \RD_DATA_RET[19]_i_7_n_0\,
      I1 => \RD_DATA_RET[19]_i_8_n_0\,
      I2 => \RD_DATA_RET[19]_i_9_n_0\,
      I3 => IC_REG_TRR_I(11),
      I4 => \^addr_ret_reg[12]_1\,
      I5 => \RD_DATA_RET[19]_i_10_n_0\,
      O => \RD_DATA_RET[19]_i_6_n_0\
    );
\RD_DATA_RET[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_13_n_0\,
      I1 => p_13_in(6),
      I2 => \RD_DATA_RET[25]_i_6_n_0\,
      I3 => \RD_DATA_RET[15]_i_3_0\(12),
      O => \RD_DATA_RET[19]_i_7_n_0\
    );
\RD_DATA_RET[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^addr_ret_reg[7]_7\,
      I1 => \RD_DATA_RET[19]_i_6_1\(4),
      I2 => \^addr_ret_reg[8]_2\,
      I3 => \RD_DATA_RET[1]_i_5_0\(12),
      O => \RD_DATA_RET[19]_i_8_n_0\
    );
\RD_DATA_RET[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \RD_DATA_RET[13]_i_5_n_0\,
      I1 => \RD_DATA_RET[19]_i_6_0\(4),
      I2 => \^addr_ret_reg[8]_0\,
      I3 => \RD_DATA_RET_reg[1]_3\(12),
      O => \RD_DATA_RET[19]_i_9_n_0\
    );
\RD_DATA_RET[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEFFAEAEAEAE"
    )
        port map (
      I0 => \RD_DATA_RET_reg[1]_1\,
      I1 => \RD_DATA_RET_reg[1]_0\(13),
      I2 => \RD_DATA_RET_reg[15]_1\,
      I3 => \RD_DATA_RET[1]_i_4_n_0\,
      I4 => \RD_DATA_RET[1]_i_5_n_0\,
      I5 => \RD_DATA_RET[1]_i_6_n_0\,
      O => \RD_DATA__0\(1)
    );
\RD_DATA_RET[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \RD_DATA_RET[1]_i_10_n_0\
    );
\RD_DATA_RET[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_12_n_0\,
      I1 => \RD_DATA_RET_reg[0]_3\(12),
      I2 => \RD_DATA_RET[2]_i_6_n_0\,
      I3 => \RD_DATA_RET[1]_i_5_1\(6),
      O => \RD_DATA_RET[1]_i_11_n_0\
    );
\RD_DATA_RET[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^addr_ret_reg[8]_2\,
      I1 => \RD_DATA_RET[1]_i_5_0\(28),
      I2 => \^addr_ret_reg[12]_2\,
      I3 => \RD_DATA_RET[0]_i_6_0\(12),
      O => \RD_DATA_RET[1]_i_12_n_0\
    );
\RD_DATA_RET[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \^addr_ret_reg[12]_1\,
      I1 => IC_REG_TRR_I(29),
      I2 => \RD_DATA_RET_reg[1]_3\(27),
      I3 => \^addr_ret_reg[8]_0\,
      I4 => \RD_DATA_RET_reg[1]_4\(26),
      I5 => \^addr_ret_reg[8]_1\,
      O => \RD_DATA_RET[1]_i_4_n_0\
    );
\RD_DATA_RET[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF22F2"
    )
        port map (
      I0 => IC_REG_TCR_I(29),
      I1 => \RD_DATA_RET[1]_i_10_n_0\,
      I2 => p_13_in(12),
      I3 => \RD_DATA_RET[0]_i_13_n_0\,
      I4 => \RD_DATA_RET[1]_i_11_n_0\,
      I5 => \RD_DATA_RET[1]_i_12_n_0\,
      O => \RD_DATA_RET[1]_i_5_n_0\
    );
\RD_DATA_RET[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_9_n_0\,
      I1 => \^ack_h_reg\,
      I2 => \^addr_ret_reg[4]_0\,
      I3 => \^addr_ret_reg[0]_0\,
      I4 => Bus2IP_CS,
      I5 => \RD_DATA_RET_reg[1]_2\,
      O => \RD_DATA_RET[1]_i_6_n_0\
    );
\RD_DATA_RET[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \^addr_ret_reg[12]_1\
    );
\RD_DATA_RET[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \^addr_ret_reg[8]_0\
    );
\RD_DATA_RET[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \^addr_ret_reg[8]_1\
    );
\RD_DATA_RET[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFFFFAEFFAE"
    )
        port map (
      I0 => \RD_DATA_RET[20]_i_2_n_0\,
      I1 => \RD_DATA_RET_reg[16]_0\(10),
      I2 => \^addr_ret_reg[10]_0\,
      I3 => \RD_DATA_RET_reg[20]_0\,
      I4 => \RD_DATA_RET[16]_i_3_n_0\,
      I5 => \RD_DATA_RET_reg[16]_2\(3),
      O => \RD_DATA__0\(20)
    );
\RD_DATA_RET[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA888888A8"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_3_n_0\,
      I1 => \RD_DATA_RET[20]_i_4_n_0\,
      I2 => \RD_DATA_RET[20]_i_5_n_0\,
      I3 => \RD_DATA_RET[10]_i_5_n_0\,
      I4 => \^addr_ret_reg[7]_0\,
      I5 => \RD_DATA_RET[20]_i_6_n_0\,
      O => \RD_DATA_RET[20]_i_2_n_0\
    );
\RD_DATA_RET[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEEFEEE"
    )
        port map (
      I0 => \RD_DATA_RET[20]_i_7_n_0\,
      I1 => \RD_DATA_RET[20]_i_8_n_0\,
      I2 => \RD_DATA_RET[0]_i_12_n_0\,
      I3 => \RD_DATA_RET_reg[0]_3\(5),
      I4 => \RD_DATA_RET[26]_i_6_n_0\,
      I5 => \RD_DATA_RET[19]_i_3_0\(3),
      O => \RD_DATA_RET[20]_i_4_n_0\
    );
\RD_DATA_RET[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F444F4"
    )
        port map (
      I0 => \^addr_ret_reg[11]_0\,
      I1 => \RD_DATA_RET[19]_i_6_0\(3),
      I2 => \RD_DATA_RET[17]_i_3_1\(3),
      I3 => \RD_DATA_RET[10]_i_8_n_0\,
      I4 => \^addr_ret_reg[7]_6\,
      I5 => \RD_DATA_RET[19]_i_6_1\(3),
      O => \RD_DATA_RET[20]_i_5_n_0\
    );
\RD_DATA_RET[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \RD_DATA_RET[20]_i_9_n_0\,
      I1 => \RD_DATA_RET_reg[1]_3\(11),
      I2 => \^addr_ret_reg[8]_0\,
      I3 => \RD_DATA_RET_reg[1]_4\(11),
      I4 => \^addr_ret_reg[8]_1\,
      O => \RD_DATA_RET[20]_i_6_n_0\
    );
\RD_DATA_RET[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F8FFFF88F8"
    )
        port map (
      I0 => IC_REG_TRR_I(10),
      I1 => \^addr_ret_reg[12]_1\,
      I2 => \RD_DATA_RET[20]_i_4_0\(3),
      I3 => \RD_DATA_RET[12]_i_6_n_0\,
      I4 => \RD_DATA_RET[1]_i_5_0\(11),
      I5 => \^addr_ret_reg[8]_2\,
      O => \RD_DATA_RET[20]_i_7_n_0\
    );
\RD_DATA_RET[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[25]_i_6_n_0\,
      I1 => \RD_DATA_RET[15]_i_3_0\(11),
      I2 => \RD_DATA_RET[0]_i_13_n_0\,
      I3 => p_13_in(5),
      O => \RD_DATA_RET[20]_i_8_n_0\
    );
\RD_DATA_RET[20]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_10_n_0\,
      I1 => IC_REG_TCR_I(11),
      I2 => \RD_DATA_RET[10]_i_8_n_0\,
      I3 => \RD_DATA_RET[22]_i_6_n_0\,
      I4 => IC_REG_ESR_F_BERR_I,
      O => \RD_DATA_RET[20]_i_9_n_0\
    );
\RD_DATA_RET[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0FFD0"
    )
        port map (
      I0 => \RD_DATA_RET[21]_i_2_n_0\,
      I1 => \RD_DATA_RET[21]_i_3_n_0\,
      I2 => \RD_DATA_RET[0]_i_3_n_0\,
      I3 => \RD_DATA_RET_reg[16]_2\(2),
      I4 => \RD_DATA_RET[16]_i_3_n_0\,
      I5 => \RD_DATA_RET_reg[21]_0\,
      O => \RD_DATA__0\(21)
    );
\RD_DATA_RET[21]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444F44"
    )
        port map (
      I0 => \RD_DATA_RET[25]_i_6_n_0\,
      I1 => \RD_DATA_RET[15]_i_3_0\(10),
      I2 => \RD_DATA_RET[22]_i_6_n_0\,
      I3 => p_13_in(4),
      I4 => \^addr_ret_reg[7]_6\,
      O => \RD_DATA_RET[21]_i_10_n_0\
    );
\RD_DATA_RET[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \RD_DATA_RET[21]_i_5_n_0\,
      I1 => \RD_DATA_RET_reg[1]_3\(10),
      I2 => \^addr_ret_reg[8]_0\,
      I3 => \^addr_ret_reg[8]_2\,
      I4 => \RD_DATA_RET[1]_i_5_0\(10),
      I5 => \RD_DATA_RET[21]_i_6_n_0\,
      O => \RD_DATA_RET[21]_i_2_n_0\
    );
\RD_DATA_RET[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEEFEEEFEE"
    )
        port map (
      I0 => \RD_DATA_RET[21]_i_7_n_0\,
      I1 => \RD_DATA_RET[21]_i_8_n_0\,
      I2 => \RD_DATA_RET[2]_i_6_n_0\,
      I3 => \RD_DATA_RET[17]_i_3_1\(2),
      I4 => \RD_DATA_RET[13]_i_5_n_0\,
      I5 => \RD_DATA_RET[19]_i_6_0\(2),
      O => \RD_DATA_RET[21]_i_3_n_0\
    );
\RD_DATA_RET[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004F0044"
    )
        port map (
      I0 => \RD_DATA_RET[10]_i_8_n_0\,
      I1 => IC_REG_ESR_F_STER_I,
      I2 => \RD_DATA_RET[15]_i_9_n_0\,
      I3 => \RD_DATA_RET[22]_i_6_n_0\,
      I4 => p_14_in(0),
      O => \RD_DATA_RET[21]_i_5_n_0\
    );
\RD_DATA_RET[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAFFEA"
    )
        port map (
      I0 => \RD_DATA_RET[21]_i_10_n_0\,
      I1 => IC_REG_TRR_I(9),
      I2 => \^addr_ret_reg[12]_1\,
      I3 => \RD_DATA_RET[20]_i_4_0\(2),
      I4 => \RD_DATA_RET[12]_i_6_n_0\,
      O => \RD_DATA_RET[21]_i_6_n_0\
    );
\RD_DATA_RET[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^addr_ret_reg[8]_1\,
      I1 => \RD_DATA_RET_reg[1]_4\(10),
      I2 => \RD_DATA_RET_reg[0]_3\(4),
      I3 => \RD_DATA_RET[0]_i_12_n_0\,
      I4 => \RD_DATA_RET[19]_i_6_1\(2),
      I5 => \^addr_ret_reg[7]_7\,
      O => \RD_DATA_RET[21]_i_7_n_0\
    );
\RD_DATA_RET[21]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_10_n_0\,
      I1 => IC_REG_TCR_I(10),
      I2 => \RD_DATA_RET[26]_i_6_n_0\,
      I3 => \RD_DATA_RET[19]_i_3_0\(2),
      O => \RD_DATA_RET[21]_i_8_n_0\
    );
\RD_DATA_RET[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2FFF2F2"
    )
        port map (
      I0 => \RD_DATA_RET_reg[16]_2\(1),
      I1 => \RD_DATA_RET[16]_i_3_n_0\,
      I2 => \RD_DATA_RET_reg[22]_0\,
      I3 => \^addr_ret_reg[10]_0\,
      I4 => \RD_DATA_RET_reg[16]_0\(9),
      I5 => \RD_DATA_RET[22]_i_3_n_0\,
      O => \RD_DATA__0\(22)
    );
\RD_DATA_RET[22]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_6_n_0\,
      I1 => \RD_DATA_RET[17]_i_3_1\(1),
      I2 => \^addr_ret_reg[7]_7\,
      I3 => \RD_DATA_RET[19]_i_6_1\(1),
      O => \RD_DATA_RET[22]_i_10_n_0\
    );
\RD_DATA_RET[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA888A"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_3_n_0\,
      I1 => \RD_DATA_RET[22]_i_4_n_0\,
      I2 => \RD_DATA_RET_reg[22]_1\,
      I3 => \RD_DATA_RET[22]_i_6_n_0\,
      I4 => \RD_DATA_RET[22]_i_7_n_0\,
      O => \RD_DATA_RET[22]_i_3_n_0\
    );
\RD_DATA_RET[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEEFEEE"
    )
        port map (
      I0 => \RD_DATA_RET[22]_i_8_n_0\,
      I1 => \RD_DATA_RET[22]_i_9_n_0\,
      I2 => IC_REG_TRR_I(8),
      I3 => \^addr_ret_reg[12]_1\,
      I4 => \RD_DATA_RET[1]_i_10_n_0\,
      I5 => IC_REG_TCR_I(9),
      O => \RD_DATA_RET[22]_i_4_n_0\
    );
\RD_DATA_RET[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0100FC00040008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \RD_DATA_RET[22]_i_6_n_0\
    );
\RD_DATA_RET[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \RD_DATA_RET[19]_i_3_0\(1),
      I1 => \RD_DATA_RET[26]_i_6_n_0\,
      I2 => \RD_DATA_RET[1]_i_5_0\(9),
      I3 => \^addr_ret_reg[8]_2\,
      I4 => \RD_DATA_RET[22]_i_10_n_0\,
      O => \RD_DATA_RET[22]_i_7_n_0\
    );
\RD_DATA_RET[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \RD_DATA_RET[25]_i_6_n_0\,
      I1 => \RD_DATA_RET[15]_i_3_0\(9),
      I2 => \RD_DATA_RET[19]_i_6_0\(1),
      I3 => \RD_DATA_RET[13]_i_5_n_0\,
      I4 => \RD_DATA_RET_reg[1]_3\(9),
      I5 => \^addr_ret_reg[8]_0\,
      O => \RD_DATA_RET[22]_i_8_n_0\
    );
\RD_DATA_RET[22]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[12]_i_6_n_0\,
      I1 => \RD_DATA_RET[20]_i_4_0\(1),
      I2 => \^addr_ret_reg[8]_1\,
      I3 => \RD_DATA_RET_reg[1]_4\(9),
      O => \RD_DATA_RET[22]_i_9_n_0\
    );
\RD_DATA_RET[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFFFFAEFFAE"
    )
        port map (
      I0 => \RD_DATA_RET[23]_i_2_n_0\,
      I1 => \RD_DATA_RET_reg[16]_2\(0),
      I2 => \RD_DATA_RET[16]_i_3_n_0\,
      I3 => \RD_DATA_RET_reg[23]_0\,
      I4 => \^addr_ret_reg[10]_0\,
      I5 => \RD_DATA_RET_reg[16]_0\(8),
      O => \RD_DATA__0\(23)
    );
\RD_DATA_RET[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA888A"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_3_n_0\,
      I1 => \RD_DATA_RET[23]_i_4_n_0\,
      I2 => \RD_DATA_RET_reg[23]_1\,
      I3 => \RD_DATA_RET[22]_i_6_n_0\,
      I4 => \RD_DATA_RET[23]_i_6_n_0\,
      O => \RD_DATA_RET[23]_i_2_n_0\
    );
\RD_DATA_RET[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \RD_DATA_RET[23]_i_7_n_0\,
      I1 => \RD_DATA_RET[23]_i_8_n_0\,
      I2 => \^addr_ret_reg[8]_2\,
      I3 => \RD_DATA_RET[1]_i_5_0\(8),
      I4 => \^addr_ret_reg[8]_1\,
      I5 => \RD_DATA_RET_reg[1]_4\(8),
      O => \RD_DATA_RET[23]_i_4_n_0\
    );
\RD_DATA_RET[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \RD_DATA_RET[15]_i_3_0\(8),
      I1 => \RD_DATA_RET[25]_i_6_n_0\,
      I2 => \RD_DATA_RET_reg[1]_3\(8),
      I3 => \^addr_ret_reg[8]_0\,
      I4 => \RD_DATA_RET[23]_i_9_n_0\,
      O => \RD_DATA_RET[23]_i_6_n_0\
    );
\RD_DATA_RET[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \^addr_ret_reg[12]_1\,
      I1 => IC_REG_TRR_I(7),
      I2 => IC_REG_TCR_I(8),
      I3 => \RD_DATA_RET[1]_i_10_n_0\,
      I4 => \RD_DATA_RET[19]_i_6_0\(0),
      I5 => \RD_DATA_RET[13]_i_5_n_0\,
      O => \RD_DATA_RET[23]_i_7_n_0\
    );
\RD_DATA_RET[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[12]_i_6_n_0\,
      I1 => \RD_DATA_RET[20]_i_4_0\(0),
      I2 => \RD_DATA_RET[26]_i_6_n_0\,
      I3 => \RD_DATA_RET[19]_i_3_0\(0),
      O => \RD_DATA_RET[23]_i_8_n_0\
    );
\RD_DATA_RET[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_6_n_0\,
      I1 => \RD_DATA_RET[17]_i_3_1\(0),
      I2 => \^addr_ret_reg[7]_7\,
      I3 => \RD_DATA_RET[19]_i_6_1\(0),
      O => \RD_DATA_RET[23]_i_9_n_0\
    );
\RD_DATA_RET[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFFFFFBAFFBA"
    )
        port map (
      I0 => \RD_DATA_RET[24]_i_2_n_0\,
      I1 => \^addr_ret_reg[10]_0\,
      I2 => \RD_DATA_RET_reg[16]_0\(7),
      I3 => \RD_DATA_RET_reg[24]_1\,
      I4 => \RD_DATA_RET[24]_i_4_n_0\,
      I5 => \RD_DATA_RET[0]_i_3_n_0\,
      O => \RD_DATA__0\(24)
    );
\RD_DATA_RET[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[27]_i_2_n_0\,
      I1 => \RD_DATA_RET_reg[24]_0\(7),
      I2 => \RD_DATA_RET[16]_i_3_n_0\,
      I3 => p_3_in(3),
      O => \RD_DATA_RET[24]_i_2_n_0\
    );
\RD_DATA_RET[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000151515"
    )
        port map (
      I0 => \RD_DATA_RET[24]_i_5_n_0\,
      I1 => \^addr_ret_reg[12]_1\,
      I2 => IC_REG_TRR_I(6),
      I3 => \RD_DATA_RET[13]_i_5_n_0\,
      I4 => \RD_DATA_RET_reg[24]_2\(7),
      I5 => \RD_DATA_RET[24]_i_6_n_0\,
      O => \RD_DATA_RET[24]_i_4_n_0\
    );
\RD_DATA_RET[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[25]_i_6_n_0\,
      I1 => \RD_DATA_RET[15]_i_3_0\(7),
      I2 => \^addr_ret_reg[8]_0\,
      I3 => \RD_DATA_RET_reg[1]_3\(7),
      O => \RD_DATA_RET[24]_i_5_n_0\
    );
\RD_DATA_RET[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => IC_REG_TCR_I(7),
      I1 => \RD_DATA_RET[1]_i_10_n_0\,
      I2 => \RD_DATA_RET_reg[1]_4\(7),
      I3 => \^addr_ret_reg[8]_1\,
      I4 => \RD_DATA_RET[24]_i_7_n_0\,
      O => \RD_DATA_RET[24]_i_6_n_0\
    );
\RD_DATA_RET[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[9]_i_5_n_0\,
      I1 => \RD_DATA_RET[24]_i_6_0\(0),
      I2 => \^addr_ret_reg[8]_2\,
      I3 => \RD_DATA_RET[1]_i_5_0\(7),
      O => \RD_DATA_RET[24]_i_7_n_0\
    );
\RD_DATA_RET[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFFFFFBAFFBA"
    )
        port map (
      I0 => \RD_DATA_RET[25]_i_2_n_0\,
      I1 => \RD_DATA_RET[16]_i_3_n_0\,
      I2 => p_3_in(2),
      I3 => \RD_DATA_RET_reg[25]_0\,
      I4 => \RD_DATA_RET[25]_i_4_n_0\,
      I5 => \RD_DATA_RET[0]_i_3_n_0\,
      O => \RD_DATA__0\(25)
    );
\RD_DATA_RET[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[27]_i_2_n_0\,
      I1 => \RD_DATA_RET_reg[24]_0\(6),
      I2 => \^addr_ret_reg[10]_0\,
      I3 => \RD_DATA_RET_reg[16]_0\(6),
      O => \RD_DATA_RET[25]_i_2_n_0\
    );
\RD_DATA_RET[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \RD_DATA_RET[25]_i_5_n_0\,
      I1 => \RD_DATA_RET[1]_i_5_0\(6),
      I2 => \^addr_ret_reg[8]_2\,
      I3 => \RD_DATA_RET[25]_i_6_n_0\,
      I4 => \RD_DATA_RET[15]_i_3_0\(6),
      I5 => \RD_DATA_RET[25]_i_7_n_0\,
      O => \RD_DATA_RET[25]_i_4_n_0\
    );
\RD_DATA_RET[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_10_n_0\,
      I1 => IC_REG_TCR_I(6),
      I2 => \^addr_ret_reg[8]_0\,
      I3 => \RD_DATA_RET_reg[1]_3\(6),
      O => \RD_DATA_RET[25]_i_5_n_0\
    );
\RD_DATA_RET[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \RD_DATA_RET[25]_i_6_n_0\
    );
\RD_DATA_RET[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \RD_DATA_RET_reg[24]_2\(6),
      I1 => \RD_DATA_RET[13]_i_5_n_0\,
      I2 => \RD_DATA_RET_reg[0]_3\(3),
      I3 => \RD_DATA_RET[0]_i_12_n_0\,
      I4 => \RD_DATA_RET[25]_i_8_n_0\,
      I5 => \RD_DATA_RET[25]_i_9_n_0\,
      O => \RD_DATA_RET[25]_i_7_n_0\
    );
\RD_DATA_RET[25]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^addr_ret_reg[8]_1\,
      I1 => \RD_DATA_RET_reg[1]_4\(6),
      I2 => IC_REG_TRR_I(5),
      I3 => \^addr_ret_reg[12]_1\,
      O => \RD_DATA_RET[25]_i_8_n_0\
    );
\RD_DATA_RET[25]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_13_n_0\,
      I1 => p_13_in(3),
      I2 => \RD_DATA_RET[9]_i_5_n_0\,
      I3 => IC_REG_SR_ERRWRN_I,
      O => \RD_DATA_RET[25]_i_9_n_0\
    );
\RD_DATA_RET[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \RD_DATA_RET[26]_i_2_n_0\,
      I1 => \RD_DATA_RET_reg[26]_0\,
      I2 => \RD_DATA_RET[16]_i_3_n_0\,
      I3 => \RD_DATA_RET_reg[26]_1\,
      I4 => \RD_DATA_RET[26]_i_4_n_0\,
      I5 => \RD_DATA_RET[0]_i_3_n_0\,
      O => \RD_DATA__0\(26)
    );
\RD_DATA_RET[26]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^addr_ret_reg[8]_1\,
      I1 => \RD_DATA_RET_reg[1]_4\(5),
      I2 => \RD_DATA_RET[2]_i_6_n_0\,
      I3 => \RD_DATA_RET[26]_i_9_0\(5),
      O => \RD_DATA_RET[26]_i_10_n_0\
    );
\RD_DATA_RET[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^addr_ret_reg[10]_0\,
      I1 => \RD_DATA_RET_reg[16]_0\(5),
      I2 => \RD_DATA_RET[27]_i_2_n_0\,
      I3 => \RD_DATA_RET_reg[24]_0\(5),
      O => \RD_DATA_RET[26]_i_2_n_0\
    );
\RD_DATA_RET[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015001515"
    )
        port map (
      I0 => \RD_DATA_RET[26]_i_5_n_0\,
      I1 => \^addr_ret_reg[12]_1\,
      I2 => IC_REG_TRR_I(4),
      I3 => \RD_DATA_RET[26]_i_6_n_0\,
      I4 => \RD_DATA_RET_reg[26]_2\(5),
      I5 => \RD_DATA_RET[26]_i_7_n_0\,
      O => \RD_DATA_RET[26]_i_4_n_0\
    );
\RD_DATA_RET[26]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[25]_i_6_n_0\,
      I1 => \RD_DATA_RET[15]_i_3_0\(5),
      I2 => \RD_DATA_RET[9]_i_5_n_0\,
      I3 => IC_REG_SR_BBSY_I,
      O => \RD_DATA_RET[26]_i_5_n_0\
    );
\RD_DATA_RET[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \RD_DATA_RET[26]_i_6_n_0\
    );
\RD_DATA_RET[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBABABA"
    )
        port map (
      I0 => \RD_DATA_RET[26]_i_8_n_0\,
      I1 => \RD_DATA_RET[1]_i_10_n_0\,
      I2 => IC_REG_TCR_I(5),
      I3 => \RD_DATA_RET[13]_i_5_n_0\,
      I4 => \RD_DATA_RET_reg[24]_2\(5),
      I5 => \RD_DATA_RET[26]_i_9_n_0\,
      O => \RD_DATA_RET[26]_i_7_n_0\
    );
\RD_DATA_RET[26]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_13_n_0\,
      I1 => p_13_in(2),
      I2 => \RD_DATA_RET[0]_i_12_n_0\,
      I3 => \RD_DATA_RET_reg[0]_3\(2),
      O => \RD_DATA_RET[26]_i_8_n_0\
    );
\RD_DATA_RET[26]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_5_0\(5),
      I1 => \^addr_ret_reg[8]_2\,
      I2 => \RD_DATA_RET_reg[1]_3\(5),
      I3 => \^addr_ret_reg[8]_0\,
      I4 => \RD_DATA_RET[26]_i_10_n_0\,
      O => \RD_DATA_RET[26]_i_9_n_0\
    );
\RD_DATA_RET[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \^addr_ret_reg[10]_0\,
      I1 => \RD_DATA_RET_reg[16]_0\(4),
      I2 => \RD_DATA_RET[27]_i_2_n_0\,
      I3 => \RD_DATA_RET_reg[24]_0\(4),
      I4 => \RD_DATA_RET[27]_i_3_n_0\,
      I5 => \RD_DATA_RET[27]_i_4_n_0\,
      O => \RD_DATA__0\(27)
    );
\RD_DATA_RET[27]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF222"
    )
        port map (
      I0 => \RD_DATA_RET[15]_i_3_0\(4),
      I1 => \RD_DATA_RET[25]_i_6_n_0\,
      I2 => \^addr_ret_reg[12]_1\,
      I3 => IC_REG_TRR_I(3),
      I4 => \RD_DATA_RET[27]_i_13_n_0\,
      O => \RD_DATA_RET[27]_i_10_n_0\
    );
\RD_DATA_RET[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \^addr_ret_reg[8]_0\,
      I1 => \RD_DATA_RET_reg[1]_3\(4),
      I2 => \RD_DATA_RET_reg[26]_2\(4),
      I3 => \RD_DATA_RET[26]_i_6_n_0\,
      I4 => \RD_DATA_RET_reg[24]_2\(4),
      I5 => \RD_DATA_RET[13]_i_5_n_0\,
      O => \RD_DATA_RET[27]_i_11_n_0\
    );
\RD_DATA_RET[27]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^addr_ret_reg[8]_2\,
      I1 => \RD_DATA_RET[1]_i_5_0\(4),
      I2 => \RD_DATA_RET[1]_i_10_n_0\,
      I3 => IC_REG_TCR_I(4),
      O => \RD_DATA_RET[27]_i_12_n_0\
    );
\RD_DATA_RET[27]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_6_n_0\,
      I1 => \RD_DATA_RET[26]_i_9_0\(4),
      I2 => \RD_DATA_RET[27]_i_10_0\(3),
      I3 => \^addr_ret_reg[7]_7\,
      O => \RD_DATA_RET[27]_i_13_n_0\
    );
\RD_DATA_RET[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEBFFFFFFFF"
    )
        port map (
      I0 => \^addr_ret_reg[9]_0\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(5),
      I4 => \^q\(0),
      I5 => \RD_DATA_RET[27]_i_5_n_0\,
      O => \RD_DATA_RET[27]_i_2_n_0\
    );
\RD_DATA_RET[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \RD_DATA_RET[16]_i_3_n_0\,
      I1 => IC_REG_MSR_DAR,
      I2 => \RD_DATA_RET_reg[27]_0\(4),
      I3 => \RD_DATA_RET[27]_i_6_n_0\,
      I4 => \RD_DATA_RET_reg[27]_1\,
      O => \RD_DATA_RET[27]_i_3_n_0\
    );
\RD_DATA_RET[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA888A"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_3_n_0\,
      I1 => \RD_DATA_RET[27]_i_8_n_0\,
      I2 => \RD_DATA_RET_reg[27]_2\,
      I3 => \RD_DATA_RET[22]_i_6_n_0\,
      I4 => \RD_DATA_RET[27]_i_10_n_0\,
      O => \RD_DATA_RET[27]_i_4_n_0\
    );
\RD_DATA_RET[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ACK_CR,
      I1 => \^ack_h_reg\,
      I2 => \RD_DATA_RET[16]_i_11_n_0\,
      I3 => \RD_DATA_RET[16]_i_10_n_0\,
      O => \RD_DATA_RET[27]_i_5_n_0\
    );
\RD_DATA_RET[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => ACK_CR,
      I1 => \^ack_h_reg\,
      I2 => \RD_DATA_RET[16]_i_11_n_0\,
      I3 => \RD_DATA_RET[16]_i_10_n_0\,
      O => \RD_DATA_RET[27]_i_6_n_0\
    );
\RD_DATA_RET[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \RD_DATA_RET[27]_i_11_n_0\,
      I1 => \RD_DATA_RET[27]_i_12_n_0\,
      I2 => \RD_DATA_RET[12]_i_6_n_0\,
      I3 => \RD_DATA_RET[27]_i_4_0\(4),
      I4 => \^addr_ret_reg[8]_1\,
      I5 => \RD_DATA_RET_reg[1]_4\(4),
      O => \RD_DATA_RET[27]_i_8_n_0\
    );
\RD_DATA_RET[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \^addr_ret_reg[10]_0\,
      I1 => \RD_DATA_RET_reg[16]_0\(3),
      I2 => \RD_DATA_RET[16]_i_3_n_0\,
      I3 => \RD_DATA_RET_reg[28]_0\,
      I4 => \RD_DATA_RET[28]_i_2_n_0\,
      I5 => \RD_DATA_RET[28]_i_3_n_0\,
      O => \RD_DATA__0\(28)
    );
\RD_DATA_RET[28]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^addr_ret_reg[8]_1\,
      I1 => \RD_DATA_RET_reg[1]_4\(3),
      I2 => IC_REG_TRR_I(2),
      I3 => \^addr_ret_reg[12]_1\,
      O => \RD_DATA_RET[28]_i_10_n_0\
    );
\RD_DATA_RET[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \RD_DATA_RET[27]_i_2_n_0\,
      I1 => \RD_DATA_RET_reg[24]_0\(3),
      I2 => \RD_DATA_RET_reg[27]_0\(3),
      I3 => \RD_DATA_RET[27]_i_6_n_0\,
      I4 => \RD_DATA_RET_reg[28]_1\,
      O => \RD_DATA_RET[28]_i_2_n_0\
    );
\RD_DATA_RET[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA888A"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_3_n_0\,
      I1 => \RD_DATA_RET[28]_i_5_n_0\,
      I2 => \RD_DATA_RET_reg[28]_2\,
      I3 => \RD_DATA_RET[22]_i_6_n_0\,
      I4 => \RD_DATA_RET[28]_i_7_n_0\,
      O => \RD_DATA_RET[28]_i_3_n_0\
    );
\RD_DATA_RET[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEEFEEEFEE"
    )
        port map (
      I0 => \RD_DATA_RET[28]_i_8_n_0\,
      I1 => \RD_DATA_RET[28]_i_9_n_0\,
      I2 => \RD_DATA_RET[1]_i_10_n_0\,
      I3 => IC_REG_TCR_I(3),
      I4 => \RD_DATA_RET[13]_i_5_n_0\,
      I5 => \RD_DATA_RET_reg[24]_2\(3),
      O => \RD_DATA_RET[28]_i_5_n_0\
    );
\RD_DATA_RET[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \RD_DATA_RET_reg[26]_2\(3),
      I1 => \RD_DATA_RET[26]_i_6_n_0\,
      I2 => \RD_DATA_RET[26]_i_9_0\(3),
      I3 => \RD_DATA_RET[2]_i_6_n_0\,
      I4 => \RD_DATA_RET[28]_i_10_n_0\,
      O => \RD_DATA_RET[28]_i_7_n_0\
    );
\RD_DATA_RET[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F8FFFF88F8"
    )
        port map (
      I0 => \RD_DATA_RET[27]_i_10_0\(2),
      I1 => \^addr_ret_reg[7]_7\,
      I2 => \RD_DATA_RET_reg[1]_3\(3),
      I3 => \^addr_ret_reg[8]_0\,
      I4 => \RD_DATA_RET[15]_i_3_0\(3),
      I5 => \RD_DATA_RET[25]_i_6_n_0\,
      O => \RD_DATA_RET[28]_i_8_n_0\
    );
\RD_DATA_RET[28]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^addr_ret_reg[8]_2\,
      I1 => \RD_DATA_RET[1]_i_5_0\(3),
      I2 => \RD_DATA_RET[12]_i_6_n_0\,
      I3 => \RD_DATA_RET[27]_i_4_0\(3),
      O => \RD_DATA_RET[28]_i_9_n_0\
    );
\RD_DATA_RET[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \RD_DATA_RET[27]_i_2_n_0\,
      I1 => \RD_DATA_RET_reg[24]_0\(2),
      I2 => \RD_DATA_RET[16]_i_3_n_0\,
      I3 => p_3_in(1),
      I4 => \RD_DATA_RET[29]_i_2_n_0\,
      I5 => \RD_DATA_RET[29]_i_3_n_0\,
      O => \RD_DATA__0\(29)
    );
\RD_DATA_RET[29]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \RD_DATA_RET[27]_i_10_0\(1),
      I1 => \^addr_ret_reg[7]_7\,
      I2 => \^addr_ret_reg[8]_0\,
      I3 => \RD_DATA_RET_reg[1]_3\(2),
      O => \RD_DATA_RET[29]_i_10_n_0\
    );
\RD_DATA_RET[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^addr_ret_reg[10]_0\,
      I1 => \RD_DATA_RET_reg[16]_0\(2),
      I2 => \RD_DATA_RET_reg[29]_0\,
      I3 => \RD_DATA_RET_reg[27]_0\(2),
      I4 => \RD_DATA_RET[27]_i_6_n_0\,
      O => \RD_DATA_RET[29]_i_2_n_0\
    );
\RD_DATA_RET[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA888A"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_3_n_0\,
      I1 => \RD_DATA_RET[29]_i_5_n_0\,
      I2 => \RD_DATA_RET_reg[29]_1\,
      I3 => \RD_DATA_RET[22]_i_6_n_0\,
      I4 => \RD_DATA_RET[29]_i_7_n_0\,
      O => \RD_DATA_RET[29]_i_3_n_0\
    );
\RD_DATA_RET[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \RD_DATA_RET[29]_i_8_n_0\,
      I1 => \RD_DATA_RET[29]_i_9_n_0\,
      I2 => \RD_DATA_RET[1]_i_10_n_0\,
      I3 => IC_REG_TCR_I(2),
      I4 => \RD_DATA_RET[12]_i_6_n_0\,
      I5 => \RD_DATA_RET[27]_i_4_0\(2),
      O => \RD_DATA_RET[29]_i_5_n_0\
    );
\RD_DATA_RET[29]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \RD_DATA_RET_reg[1]_4\(2),
      I1 => \^addr_ret_reg[8]_1\,
      I2 => \RD_DATA_RET_reg[26]_2\(2),
      I3 => \RD_DATA_RET[26]_i_6_n_0\,
      I4 => \RD_DATA_RET[29]_i_10_n_0\,
      O => \RD_DATA_RET[29]_i_7_n_0\
    );
\RD_DATA_RET[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \RD_DATA_RET[13]_i_5_n_0\,
      I1 => \RD_DATA_RET_reg[24]_2\(2),
      I2 => \RD_DATA_RET[1]_i_5_0\(2),
      I3 => \^addr_ret_reg[8]_2\,
      I4 => \^addr_ret_reg[12]_1\,
      I5 => IC_REG_TRR_I(1),
      O => \RD_DATA_RET[29]_i_8_n_0\
    );
\RD_DATA_RET[29]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[25]_i_6_n_0\,
      I1 => \RD_DATA_RET[15]_i_3_0\(2),
      I2 => \RD_DATA_RET[2]_i_6_n_0\,
      I3 => \RD_DATA_RET[26]_i_9_0\(2),
      O => \RD_DATA_RET[29]_i_9_n_0\
    );
\RD_DATA_RET[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \RD_DATA_RET_reg[2]_0\,
      I1 => \RD_DATA_RET_reg[1]_0\(12),
      I2 => \RD_DATA_RET_reg[15]_1\,
      I3 => \RD_DATA_RET[2]_i_3_n_0\,
      I4 => \RD_DATA_RET[1]_i_6_n_0\,
      O => \RD_DATA__0\(2)
    );
\RD_DATA_RET[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \RD_DATA_RET_reg[2]_1\,
      I1 => \RD_DATA_RET[2]_i_5_n_0\,
      I2 => \RD_DATA_RET[2]_i_6_n_0\,
      I3 => \RD_DATA_RET[1]_i_5_1\(5),
      I4 => \RD_DATA_RET[1]_i_10_n_0\,
      I5 => IC_REG_TCR_I(28),
      O => \RD_DATA_RET[2]_i_3_n_0\
    );
\RD_DATA_RET[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^addr_ret_reg[12]_1\,
      I1 => IC_REG_TRR_I(28),
      I2 => \^addr_ret_reg[8]_0\,
      I3 => \RD_DATA_RET_reg[1]_3\(26),
      O => \RD_DATA_RET[2]_i_5_n_0\
    );
\RD_DATA_RET[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \RD_DATA_RET[2]_i_6_n_0\
    );
\RD_DATA_RET[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFEEEE"
    )
        port map (
      I0 => \RD_DATA_RET[30]_i_2_n_0\,
      I1 => \RD_DATA_RET[30]_i_3_n_0\,
      I2 => \RD_DATA_RET[30]_i_4_n_0\,
      I3 => \RD_DATA_RET[30]_i_5_n_0\,
      I4 => \RD_DATA_RET[0]_i_3_n_0\,
      O => \RD_DATA__0\(30)
    );
\RD_DATA_RET[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^addr_ret_reg[8]_0\,
      I1 => \RD_DATA_RET_reg[1]_3\(1),
      I2 => \RD_DATA_RET_reg[1]_4\(1),
      I3 => \^addr_ret_reg[8]_1\,
      I4 => \RD_DATA_RET[15]_i_3_0\(1),
      I5 => \RD_DATA_RET[25]_i_6_n_0\,
      O => \RD_DATA_RET[30]_i_10_n_0\
    );
\RD_DATA_RET[30]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \RD_DATA_RET[12]_i_6_n_0\,
      I1 => \RD_DATA_RET[27]_i_4_0\(1),
      I2 => \^addr_ret_reg[12]_1\,
      I3 => IC_REG_TRR_I(0),
      O => \RD_DATA_RET[30]_i_11_n_0\
    );
\RD_DATA_RET[30]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[15]_i_9_n_0\,
      I1 => IC_REG_SR_LBACK_I,
      I2 => \^addr_ret_reg[11]_0\,
      I3 => \RD_DATA_RET_reg[0]_3\(1),
      O => \RD_DATA_RET[30]_i_12_n_0\
    );
\RD_DATA_RET[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^addr_ret_reg[10]_0\,
      I1 => \RD_DATA_RET_reg[16]_0\(1),
      I2 => IC_REG_MSR_LBACK,
      I3 => \RD_DATA_RET[16]_i_3_n_0\,
      I4 => \RD_DATA_RET_reg[24]_0\(1),
      I5 => \RD_DATA_RET[27]_i_2_n_0\,
      O => \RD_DATA_RET[30]_i_2_n_0\
    );
\RD_DATA_RET[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4444444"
    )
        port map (
      I0 => \RD_DATA_RET[27]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[27]_0\(1),
      I2 => \RD_DATA_RET[27]_i_5_n_0\,
      I3 => \RD_DATA_RET[30]_i_6_n_0\,
      I4 => \IC_REG_WMR_I2_reg[0]_0\,
      I5 => \RD_DATA_RET_reg[30]_0\,
      O => \RD_DATA_RET[30]_i_3_n_0\
    );
\RD_DATA_RET[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222000002220222"
    )
        port map (
      I0 => \RD_DATA_RET[30]_i_8_n_0\,
      I1 => \RD_DATA_RET[30]_i_9_n_0\,
      I2 => \RD_DATA_RET[13]_i_5_n_0\,
      I3 => \RD_DATA_RET_reg[24]_2\(1),
      I4 => \RD_DATA_RET[26]_i_6_n_0\,
      I5 => \RD_DATA_RET_reg[26]_2\(1),
      O => \RD_DATA_RET[30]_i_4_n_0\
    );
\RD_DATA_RET[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \RD_DATA_RET[30]_i_10_n_0\,
      I1 => \RD_DATA_RET[30]_i_11_n_0\,
      I2 => \^addr_ret_reg[8]_2\,
      I3 => \RD_DATA_RET[1]_i_5_0\(1),
      I4 => \RD_DATA_RET[2]_i_6_n_0\,
      I5 => \RD_DATA_RET[26]_i_9_0\(1),
      O => \RD_DATA_RET[30]_i_5_n_0\
    );
\RD_DATA_RET[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \RD_DATA_RET[30]_i_6_n_0\
    );
\RD_DATA_RET[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABAAAABBABBBAB"
    )
        port map (
      I0 => \RD_DATA_RET[22]_i_6_n_0\,
      I1 => \RD_DATA_RET[30]_i_12_n_0\,
      I2 => IC_REG_ESR_FMER_I,
      I3 => \RD_DATA_RET[10]_i_8_n_0\,
      I4 => \^addr_ret_reg[7]_6\,
      I5 => p_13_in(1),
      O => \RD_DATA_RET[30]_i_8_n_0\
    );
\RD_DATA_RET[30]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_10_n_0\,
      I1 => IC_REG_TCR_I(1),
      I2 => \^addr_ret_reg[7]_7\,
      I3 => \RD_DATA_RET[27]_i_10_0\(0),
      O => \RD_DATA_RET[30]_i_9_n_0\
    );
\RD_DATA_RET[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFEEEE"
    )
        port map (
      I0 => \RD_DATA_RET[31]_i_2_n_0\,
      I1 => \RD_DATA_RET[31]_i_3_n_0\,
      I2 => \RD_DATA_RET[31]_i_4_n_0\,
      I3 => \RD_DATA_RET[31]_i_5_n_0\,
      I4 => \RD_DATA_RET[0]_i_3_n_0\,
      O => \RD_DATA__0\(31)
    );
\RD_DATA_RET[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[12]_i_6_n_0\,
      I1 => \RD_DATA_RET[27]_i_4_0\(0),
      I2 => \RD_DATA_RET[25]_i_6_n_0\,
      I3 => \RD_DATA_RET[15]_i_3_0\(0),
      O => \RD_DATA_RET[31]_i_10_n_0\
    );
\RD_DATA_RET[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \RD_DATA_RET[15]_i_9_n_0\,
      I1 => IC_REG_SR_RSTST_I,
      I2 => \^addr_ret_reg[11]_0\,
      I3 => \RD_DATA_RET_reg[0]_3\(0),
      O => \RD_DATA_RET[31]_i_11_n_0\
    );
\RD_DATA_RET[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \RD_DATA_RET[27]_i_2_n_0\,
      I1 => \RD_DATA_RET_reg[24]_0\(0),
      I2 => \RD_DATA_RET_reg[16]_0\(0),
      I3 => \^addr_ret_reg[10]_0\,
      I4 => p_3_in(0),
      I5 => \RD_DATA_RET[16]_i_3_n_0\,
      O => \RD_DATA_RET[31]_i_2_n_0\
    );
\RD_DATA_RET[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4444444"
    )
        port map (
      I0 => \RD_DATA_RET[27]_i_6_n_0\,
      I1 => \RD_DATA_RET_reg[27]_0\(0),
      I2 => \RD_DATA_RET[27]_i_5_n_0\,
      I3 => \RD_DATA_RET[30]_i_6_n_0\,
      I4 => IC_REG_SRR_SRST,
      I5 => \RD_DATA_RET_reg[31]_0\,
      O => \RD_DATA_RET[31]_i_3_n_0\
    );
\RD_DATA_RET[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \RD_DATA_RET[31]_i_7_n_0\,
      I1 => \RD_DATA_RET_reg[31]_1\,
      I2 => \^addr_ret_reg[8]_1\,
      I3 => \RD_DATA_RET_reg[1]_4\(0),
      I4 => \^addr_ret_reg[8]_2\,
      I5 => \RD_DATA_RET[1]_i_5_0\(0),
      O => \RD_DATA_RET[31]_i_4_n_0\
    );
\RD_DATA_RET[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEEFEEE"
    )
        port map (
      I0 => \RD_DATA_RET[31]_i_9_n_0\,
      I1 => \RD_DATA_RET[31]_i_10_n_0\,
      I2 => \RD_DATA_RET[13]_i_5_n_0\,
      I3 => \RD_DATA_RET_reg[24]_2\(0),
      I4 => \RD_DATA_RET[1]_i_10_n_0\,
      I5 => IC_REG_TCR_I(0),
      O => \RD_DATA_RET[31]_i_5_n_0\
    );
\RD_DATA_RET[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABAAAABBABBBAB"
    )
        port map (
      I0 => \RD_DATA_RET[22]_i_6_n_0\,
      I1 => \RD_DATA_RET[31]_i_11_n_0\,
      I2 => IC_REG_ESR_CRCER_I,
      I3 => \RD_DATA_RET[10]_i_8_n_0\,
      I4 => \^addr_ret_reg[7]_6\,
      I5 => p_13_in(0),
      O => \RD_DATA_RET[31]_i_7_n_0\
    );
\RD_DATA_RET[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \RD_DATA_RET[2]_i_6_n_0\,
      I1 => \RD_DATA_RET[26]_i_9_0\(0),
      I2 => \RD_DATA_RET_reg[26]_2\(0),
      I3 => \RD_DATA_RET[26]_i_6_n_0\,
      I4 => \RD_DATA_RET_reg[1]_3\(0),
      I5 => \^addr_ret_reg[8]_0\,
      O => \RD_DATA_RET[31]_i_9_n_0\
    );
\RD_DATA_RET[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \RD_DATA_RET_reg[3]_0\,
      I1 => \RD_DATA_RET_reg[1]_0\(11),
      I2 => \RD_DATA_RET_reg[15]_1\,
      I3 => \RD_DATA_RET[3]_i_3_n_0\,
      I4 => \RD_DATA_RET[1]_i_6_n_0\,
      O => \RD_DATA__0\(3)
    );
\RD_DATA_RET[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202220222022"
    )
        port map (
      I0 => \RD_DATA_RET[3]_i_4_n_0\,
      I1 => \RD_DATA_RET[3]_i_5_n_0\,
      I2 => \RD_DATA_RET[2]_i_6_n_0\,
      I3 => \RD_DATA_RET[1]_i_5_1\(4),
      I4 => \^addr_ret_reg[12]_2\,
      I5 => \RD_DATA_RET[0]_i_6_0\(11),
      O => \RD_DATA_RET[3]_i_3_n_0\
    );
\RD_DATA_RET[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DD0DDD0DDD0D"
    )
        port map (
      I0 => \RD_DATA_RET_reg[1]_4\(25),
      I1 => \^addr_ret_reg[8]_1\,
      I2 => IC_REG_TCR_I(27),
      I3 => \RD_DATA_RET[1]_i_10_n_0\,
      I4 => \^addr_ret_reg[12]_1\,
      I5 => IC_REG_TRR_I(27),
      O => \RD_DATA_RET[3]_i_4_n_0\
    );
\RD_DATA_RET[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^addr_ret_reg[8]_2\,
      I1 => \RD_DATA_RET[1]_i_5_0\(27),
      I2 => \^addr_ret_reg[8]_0\,
      I3 => \RD_DATA_RET_reg[1]_3\(25),
      O => \RD_DATA_RET[3]_i_5_n_0\
    );
\RD_DATA_RET[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \^addr_ret_reg[12]_2\
    );
\RD_DATA_RET[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \RD_DATA_RET_reg[4]_0\,
      I1 => \RD_DATA_RET_reg[1]_0\(10),
      I2 => \RD_DATA_RET_reg[15]_1\,
      I3 => \RD_DATA_RET[4]_i_3_n_0\,
      I4 => \RD_DATA_RET[1]_i_6_n_0\,
      O => \RD_DATA__0\(4)
    );
\RD_DATA_RET[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \RD_DATA_RET[4]_i_4_n_0\,
      I1 => \RD_DATA_RET[4]_i_5_n_0\,
      I2 => \^addr_ret_reg[8]_2\,
      I3 => \RD_DATA_RET[1]_i_5_0\(26),
      I4 => \^addr_ret_reg[8]_0\,
      I5 => \RD_DATA_RET_reg[1]_3\(24),
      O => \RD_DATA_RET[4]_i_3_n_0\
    );
\RD_DATA_RET[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000770777077707"
    )
        port map (
      I0 => \^addr_ret_reg[12]_2\,
      I1 => \RD_DATA_RET[0]_i_6_0\(10),
      I2 => \RD_DATA_RET[1]_i_5_1\(3),
      I3 => \RD_DATA_RET[2]_i_6_n_0\,
      I4 => IC_REG_TRR_I(26),
      I5 => \^addr_ret_reg[12]_1\,
      O => \RD_DATA_RET[4]_i_4_n_0\
    );
\RD_DATA_RET[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^addr_ret_reg[8]_1\,
      I1 => \RD_DATA_RET_reg[1]_4\(24),
      I2 => \RD_DATA_RET[1]_i_10_n_0\,
      I3 => IC_REG_TCR_I(26),
      O => \RD_DATA_RET[4]_i_5_n_0\
    );
\RD_DATA_RET[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \^addr_ret_reg[8]_2\
    );
\RD_DATA_RET[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \RD_DATA_RET_reg[5]_0\,
      I1 => \RD_DATA_RET_reg[1]_0\(9),
      I2 => \RD_DATA_RET_reg[15]_1\,
      I3 => \RD_DATA_RET[5]_i_3_n_0\,
      I4 => \RD_DATA_RET[1]_i_6_n_0\,
      O => \RD_DATA__0\(5)
    );
\RD_DATA_RET[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \RD_DATA_RET[5]_i_4_n_0\,
      I1 => \RD_DATA_RET[5]_i_5_n_0\,
      I2 => \RD_DATA_RET[2]_i_6_n_0\,
      I3 => \RD_DATA_RET[1]_i_5_1\(2),
      I4 => \^addr_ret_reg[8]_0\,
      I5 => \RD_DATA_RET_reg[1]_3\(23),
      O => \RD_DATA_RET[5]_i_3_n_0\
    );
\RD_DATA_RET[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDD0DDD0DDD"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_5_0\(25),
      I1 => \^addr_ret_reg[8]_2\,
      I2 => \RD_DATA_RET[0]_i_6_0\(9),
      I3 => \^addr_ret_reg[12]_2\,
      I4 => \^addr_ret_reg[12]_1\,
      I5 => IC_REG_TRR_I(25),
      O => \RD_DATA_RET[5]_i_4_n_0\
    );
\RD_DATA_RET[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^addr_ret_reg[8]_1\,
      I1 => \RD_DATA_RET_reg[1]_4\(23),
      I2 => \RD_DATA_RET[1]_i_10_n_0\,
      I3 => IC_REG_TCR_I(25),
      O => \RD_DATA_RET[5]_i_5_n_0\
    );
\RD_DATA_RET[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \RD_DATA_RET_reg[6]_0\,
      I1 => \RD_DATA_RET_reg[1]_0\(8),
      I2 => \RD_DATA_RET_reg[15]_1\,
      I3 => \RD_DATA_RET[6]_i_3_n_0\,
      I4 => \RD_DATA_RET[1]_i_6_n_0\,
      O => \RD_DATA__0\(6)
    );
\RD_DATA_RET[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \RD_DATA_RET[6]_i_4_n_0\,
      I1 => \RD_DATA_RET[6]_i_5_n_0\,
      I2 => \^addr_ret_reg[8]_1\,
      I3 => \RD_DATA_RET_reg[1]_4\(22),
      I4 => \RD_DATA_RET[2]_i_6_n_0\,
      I5 => \RD_DATA_RET[1]_i_5_1\(1),
      O => \RD_DATA_RET[6]_i_3_n_0\
    );
\RD_DATA_RET[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \^addr_ret_reg[12]_2\,
      I1 => \RD_DATA_RET[0]_i_6_0\(8),
      I2 => IC_REG_TCR_I(24),
      I3 => \RD_DATA_RET[1]_i_10_n_0\,
      I4 => \RD_DATA_RET[1]_i_5_0\(24),
      I5 => \^addr_ret_reg[8]_2\,
      O => \RD_DATA_RET[6]_i_4_n_0\
    );
\RD_DATA_RET[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => IC_REG_TRR_I(24),
      I1 => \^addr_ret_reg[12]_1\,
      I2 => \^addr_ret_reg[8]_0\,
      I3 => \RD_DATA_RET_reg[1]_3\(22),
      O => \RD_DATA_RET[6]_i_5_n_0\
    );
\RD_DATA_RET[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \RD_DATA_RET_reg[7]_0\,
      I1 => \RD_DATA_RET_reg[1]_0\(7),
      I2 => \RD_DATA_RET_reg[15]_1\,
      I3 => \RD_DATA_RET[7]_i_3_n_0\,
      I4 => \RD_DATA_RET[1]_i_6_n_0\,
      O => \RD_DATA__0\(7)
    );
\RD_DATA_RET[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \RD_DATA_RET[7]_i_4_n_0\,
      I1 => \RD_DATA_RET[7]_i_5_n_0\,
      I2 => \^addr_ret_reg[8]_1\,
      I3 => \RD_DATA_RET_reg[1]_4\(21),
      I4 => \RD_DATA_RET[1]_i_10_n_0\,
      I5 => IC_REG_TCR_I(23),
      O => \RD_DATA_RET[7]_i_3_n_0\
    );
\RD_DATA_RET[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \^addr_ret_reg[12]_1\,
      I1 => IC_REG_TRR_I(23),
      I2 => \RD_DATA_RET[1]_i_5_1\(0),
      I3 => \RD_DATA_RET[2]_i_6_n_0\,
      I4 => \RD_DATA_RET[1]_i_5_0\(23),
      I5 => \^addr_ret_reg[8]_2\,
      O => \RD_DATA_RET[7]_i_4_n_0\
    );
\RD_DATA_RET[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^addr_ret_reg[12]_2\,
      I1 => \RD_DATA_RET[0]_i_6_0\(7),
      I2 => \^addr_ret_reg[8]_0\,
      I3 => \RD_DATA_RET_reg[1]_3\(21),
      O => \RD_DATA_RET[7]_i_5_n_0\
    );
\RD_DATA_RET[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8AAAA88A888A8"
    )
        port map (
      I0 => \RD_DATA_RET[0]_i_3_n_0\,
      I1 => \RD_DATA_RET[8]_i_4_n_0\,
      I2 => \RD_DATA_RET_reg[1]_3\(20),
      I3 => \^addr_ret_reg[8]_0\,
      I4 => \RD_DATA_RET[1]_i_10_n_0\,
      I5 => IC_REG_TCR_I(22),
      O => \RX_FIFO_AFR.IC_REG_AFR_I_reg[8]\
    );
\RD_DATA_RET[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF222"
    )
        port map (
      I0 => \RD_DATA_RET_reg[1]_4\(20),
      I1 => \^addr_ret_reg[8]_1\,
      I2 => \RD_DATA_RET[0]_i_6_0\(6),
      I3 => \^addr_ret_reg[12]_2\,
      I4 => \RD_DATA_RET[8]_i_5_n_0\,
      O => \RD_DATA_RET[8]_i_4_n_0\
    );
\RD_DATA_RET[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => IC_REG_TRR_I(22),
      I1 => \^addr_ret_reg[12]_1\,
      I2 => \^addr_ret_reg[8]_2\,
      I3 => \RD_DATA_RET[1]_i_5_0\(22),
      O => \RD_DATA_RET[8]_i_5_n_0\
    );
\RD_DATA_RET[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEFFAEAEAEAE"
    )
        port map (
      I0 => \RD_DATA_RET_reg[9]_0\,
      I1 => \RD_DATA_RET_reg[1]_0\(6),
      I2 => \RD_DATA_RET_reg[15]_1\,
      I3 => \RD_DATA_RET[9]_i_3_n_0\,
      I4 => \RD_DATA_RET[9]_i_4_n_0\,
      I5 => \RD_DATA_RET[1]_i_6_n_0\,
      O => \RD_DATA__0\(9)
    );
\RD_DATA_RET[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D0DD"
    )
        port map (
      I0 => \RD_DATA_RET_reg[1]_3\(19),
      I1 => \^addr_ret_reg[8]_0\,
      I2 => \RD_DATA_RET[9]_i_5_n_0\,
      I3 => \RD_DATA_RET_reg[9]_1\(6),
      I4 => \RD_DATA_RET[9]_i_6_n_0\,
      O => \RD_DATA_RET[9]_i_3_n_0\
    );
\RD_DATA_RET[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_5_0\(21),
      I1 => \^addr_ret_reg[8]_2\,
      I2 => \RD_DATA_RET_reg[1]_4\(19),
      I3 => \^addr_ret_reg[8]_1\,
      I4 => \RD_DATA_RET[9]_i_7_n_0\,
      O => \RD_DATA_RET[9]_i_4_n_0\
    );
\RD_DATA_RET[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \RD_DATA_RET[9]_i_5_n_0\
    );
\RD_DATA_RET[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^addr_ret_reg[12]_2\,
      I1 => \RD_DATA_RET[0]_i_6_0\(5),
      I2 => \RD_DATA_RET[13]_i_5_n_0\,
      I3 => \RD_DATA_RET[9]_i_3_0\(6),
      O => \RD_DATA_RET[9]_i_6_n_0\
    );
\RD_DATA_RET[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \RD_DATA_RET[1]_i_10_n_0\,
      I1 => IC_REG_TCR_I(21),
      I2 => \^addr_ret_reg[12]_1\,
      I3 => IC_REG_TRR_I(21),
      O => \RD_DATA_RET[9]_i_7_n_0\
    );
\RD_DATA_RET_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(0),
      Q => \RD_DATA_RET_reg[0]_0\(31),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(10),
      Q => \RD_DATA_RET_reg[0]_0\(21),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(11),
      Q => \RD_DATA_RET_reg[0]_0\(20),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(12),
      Q => \RD_DATA_RET_reg[0]_0\(19),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(13),
      Q => \RD_DATA_RET_reg[0]_0\(18),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(14),
      Q => \RD_DATA_RET_reg[0]_0\(17),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(15),
      Q => \RD_DATA_RET_reg[0]_0\(16),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(16),
      Q => \RD_DATA_RET_reg[0]_0\(15),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(17),
      Q => \RD_DATA_RET_reg[0]_0\(14),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(18),
      Q => \RD_DATA_RET_reg[0]_0\(13),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(19),
      Q => \RD_DATA_RET_reg[0]_0\(12),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(1),
      Q => \RD_DATA_RET_reg[0]_0\(30),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(20),
      Q => \RD_DATA_RET_reg[0]_0\(11),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(21),
      Q => \RD_DATA_RET_reg[0]_0\(10),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(22),
      Q => \RD_DATA_RET_reg[0]_0\(9),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(23),
      Q => \RD_DATA_RET_reg[0]_0\(8),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(24),
      Q => \RD_DATA_RET_reg[0]_0\(7),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(25),
      Q => \RD_DATA_RET_reg[0]_0\(6),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(26),
      Q => \RD_DATA_RET_reg[0]_0\(5),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(27),
      Q => \RD_DATA_RET_reg[0]_0\(4),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(28),
      Q => \RD_DATA_RET_reg[0]_0\(3),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(29),
      Q => \RD_DATA_RET_reg[0]_0\(2),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(2),
      Q => \RD_DATA_RET_reg[0]_0\(29),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(30),
      Q => \RD_DATA_RET_reg[0]_0\(1),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(31),
      Q => \RD_DATA_RET_reg[0]_0\(0),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(3),
      Q => \RD_DATA_RET_reg[0]_0\(28),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(4),
      Q => \RD_DATA_RET_reg[0]_0\(27),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(5),
      Q => \RD_DATA_RET_reg[0]_0\(26),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(6),
      Q => \RD_DATA_RET_reg[0]_0\(25),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(7),
      Q => \RD_DATA_RET_reg[0]_0\(24),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \RD_DATA_RET_reg[0]_0\(23),
      R => ACK_RET_reg_0
    );
\RD_DATA_RET_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA__0\(9),
      Q => \RD_DATA_RET_reg[0]_0\(22),
      R => ACK_RET_reg_0
    );
RD_DATA_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => IC_IPIC_COUNTER_I(0),
      I1 => IC_IPIC_COUNTER_I(1),
      I2 => ADDR_TX(1),
      I3 => ADDR_TX(0),
      I4 => Bus2IP_CS,
      I5 => \^addr_ret_reg[4]_0\,
      O => ACK_CR
    );
\RD_INDEX[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^addr_ret_reg[7]_7\,
      I1 => \IC_REG_WMR_I2_reg[0]\,
      I2 => s_axi_wdata(0),
      I3 => \RD_INDEX_reg[5]\,
      O => IC_IPSIG_WRITE_I_reg_0(0)
    );
\RD_INDEX[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^addr_ret_reg[9]_1\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => s_axi_wdata(0),
      I4 => \IC_REG_WMR_I2_reg[0]\,
      I5 => \RD_INDEX_reg[6]\,
      O => \ADDR_RET_reg[11]_3\(0)
    );
\RD_INDEX[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(4),
      O => \^addr_ret_reg[7]_7\
    );
\RD_INDEX[0]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \IC_REG_WMR_I2_reg[0]\,
      I3 => s_axi_wdata(1),
      O => \ADDR_RET_reg[11]_1\
    );
RES_ACK_SIG_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RES_ACK_SIG_D1_i_2_n_0,
      I1 => Bus2IP_CS,
      O => RES_ACK_SIG_D1_i_1_n_0
    );
RES_ACK_SIG_D1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A8A888888888"
    )
        port map (
      I0 => \^addr_ret_reg[0]_0\,
      I1 => \^q\(10),
      I2 => \^q\(8),
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => \^q\(9),
      O => RES_ACK_SIG_D1_i_2_n_0
    );
RES_ACK_SIG_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RES_ACK_SIG_D1_i_1_n_0,
      Q => RES_ACK_SIG_D1,
      R => ACK_RET_reg_0
    );
\RX_FIFO_AFR.IC_REG_AFR_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^addr_ret_reg[11]_2\,
      I5 => \IC_REG_WMR_I2_reg[0]\,
      O => \ADDR_RET_reg[8]_4\(0)
    );
\RX_FIFO_IERBUF.IC_REG_IER_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^addr_ret_reg[11]_2\,
      I5 => \IC_REG_WMR_I2_reg[0]\,
      O => \ADDR_RET_reg[10]_1\(0)
    );
\TCR_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \IC_REG_WMR_I2_reg[0]\,
      I3 => \^q\(5),
      I4 => \^addr_ret_reg[9]_0\,
      I5 => \^q\(2),
      O => \ADDR_RET_reg[12]_5\
    );
TRR_REG_WRITE_PULSE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^addr_ret_reg[11]_2\,
      I5 => \IC_REG_WMR_I2_reg[0]\,
      O => TRR_REG_WRITE_PULSE0
    );
TRR_REG_WRITE_PULSE_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \^addr_ret_reg[11]_2\
    );
host_req_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cs_h00_out\,
      I1 => CS_H_D1,
      O => CS_H_INTERNAL
    );
\host_req_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => RES_ACK_SIG_D1_i_2_n_0,
      I1 => Bus2IP_CS,
      I2 => ADDR_TX(0),
      I3 => CS_H_D1_4,
      O => CS_H_INTERNAL_1
    );
\host_req_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ADDR_TX(0),
      I1 => ADDR_TX(1),
      I2 => Bus2IP_CS,
      I3 => CS_H_D1_5,
      O => CS_H_INTERNAL_2
    );
host_wr_req_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cs_h0\,
      I1 => CS_H_D1_3,
      O => CS_H_INTERNAL_0
    );
pr1_rd_req_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^cs_h00_out\,
      I1 => CS_H_D1,
      I2 => pr1_rd_req_reg,
      O => pr1_rd_req0
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e_data_ack\,
      I1 => Bus2IP_RNW,
      O => s_axi_arready
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e_data_ack\,
      I1 => Bus2IP_RNW,
      O => s_axi_wready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_imm is
  port (
    MATCH_RUNNING_SIG_reg_0 : out STD_LOGIC;
    ID_MATCH_EN_D2_reg_0 : out STD_LOGIC;
    RXMNF_SET : out STD_LOGIC;
    ack_s_gate_toggle_reg_0 : out STD_LOGIC;
    MATCH_RESULT_SIG_reg_0 : out STD_LOGIC;
    \RUNNING_FIFO_ID_LOC_reg_reg[6]_0\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_imm_cs_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[1]_1\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[1]_2\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[1]_3\ : out STD_LOGIC;
    \RUNNING_FIFO_ID_LOC_reg_reg[7]_0\ : out STD_LOGIC;
    \RUNNING_FIFO_ID_LOC_reg_reg[6]_1\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[1]_4\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[0]_2\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[1]_5\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[1]_6\ : out STD_LOGIC;
    addrb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ACF_VAL_I : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \num_reg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \RUNNING_FIFO_ID_LOC_reg_reg[7]_1\ : out STD_LOGIC;
    \MATCHED_FILTER_INDEX_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : in STD_LOGIC;
    \MATCHED_FILTER_INDEX_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ID_MATCH_EN_OL : in STD_LOGIC;
    ack_s_gate_toggle_reg_1 : in STD_LOGIC;
    MATCH_RESULT_SIG_reg_1 : in STD_LOGIC;
    MATCH_RUNNING_SIG_reg_1 : in STD_LOGIC;
    \num5_carry__0_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \MATCHED_FILTER_INDEX_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_imm_cs_reg[1]_7\ : in STD_LOGIC;
    \FSM_sequential_imm_cs_reg[0]_3\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    \FILTER_ID_DATA_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_imm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_imm is
  signal ACF_CMP_HIGH : STD_LOGIC;
  signal ACF_CMP_LOW : STD_LOGIC;
  signal ACF_MASK_I0 : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[13]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[14]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[15]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[16]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[17]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[18]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[19]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[20]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[21]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[22]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[23]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[24]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[25]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[26]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[27]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[28]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[29]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[30]\ : STD_LOGIC;
  signal \ACF_MASK_I_reg_n_0_[31]\ : STD_LOGIC;
  signal ADDR_S_SIG_IMM : STD_LOGIC_VECTOR ( 3 to 11 );
  signal BSP_IN_EOF_D1 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FILTER_ID_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[10]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[14]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[15]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[16]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[17]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[18]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[19]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[20]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[21]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[22]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[23]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[24]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[26]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[28]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[29]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[30]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[31]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[8]\ : STD_LOGIC;
  signal \FILTER_ID_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[1]_i_4_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_imm_cs_reg[0]_1\ : STD_LOGIC;
  signal \^fsm_sequential_imm_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_imm_cs_reg[1]_1\ : STD_LOGIC;
  signal \^fsm_sequential_imm_cs_reg[1]_2\ : STD_LOGIC;
  signal \^fsm_sequential_imm_cs_reg[1]_4\ : STD_LOGIC;
  signal ID_MATCH_EN_D1 : STD_LOGIC;
  signal \^id_match_en_d2_reg_0\ : STD_LOGIC;
  signal LAST_ENTRY_FLAG_i_1_n_0 : STD_LOGIC;
  signal LAST_ENTRY_FLAG_i_2_n_0 : STD_LOGIC;
  signal LAST_ENTRY_FLAG_reg_n_0 : STD_LOGIC;
  signal \^match_result_sig_reg_0\ : STD_LOGIC;
  signal \^match_running_sig_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal RUNNING_FIFO_ID_LOC_reg : STD_LOGIC_VECTOR ( 0 to 9 );
  signal \RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \RUNNING_FIFO_ID_LOC_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \^running_fifo_id_loc_reg_reg[6]_1\ : STD_LOGIC;
  signal \^ack_s_gate_toggle_reg_0\ : STD_LOGIC;
  signal count : STD_LOGIC;
  signal count_reg : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \match_not_finished_pulse0__0\ : STD_LOGIC;
  signal num : STD_LOGIC;
  signal \num5_carry__0_i_1_n_0\ : STD_LOGIC;
  signal num5_carry_i_1_n_0 : STD_LOGIC;
  signal num5_carry_i_2_n_0 : STD_LOGIC;
  signal num5_carry_i_3_n_0 : STD_LOGIC;
  signal num5_carry_i_4_n_0 : STD_LOGIC;
  signal num5_carry_i_5_n_0 : STD_LOGIC;
  signal num5_carry_i_6_n_0 : STD_LOGIC;
  signal num5_carry_i_7_n_0 : STD_LOGIC;
  signal num5_carry_i_8_n_0 : STD_LOGIC;
  signal num5_carry_n_0 : STD_LOGIC;
  signal num5_carry_n_1 : STD_LOGIC;
  signal num5_carry_n_2 : STD_LOGIC;
  signal num5_carry_n_3 : STD_LOGIC;
  signal \num5_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \num5_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \num5_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \num5_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \num5_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \num5_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \num_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \num_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \num_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \num_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \^num_reg_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_1_in9_in : STD_LOGIC;
  signal pair_rd_valid : STD_LOGIC;
  signal pair_rd_valid_d1 : STD_LOGIC;
  signal u_txxpm_2_i_13_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_14_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_18_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_19_n_0 : STD_LOGIC;
  signal NLW_num5_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_num5_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_num5_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_num5_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_num5_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_num5_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_imm_cs_reg[0]\ : label is "IDLE:00,PROCESSING:10,LOOPING:01,ROUND_FINISH:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_imm_cs_reg[1]\ : label is "IDLE:00,PROCESSING:10,LOOPING:01,ROUND_FINISH:11";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of LAST_ENTRY_FLAG_i_1 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \RUNNING_FIFO_ID_LOC_reg[0]_i_4\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of count_reg_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \num_reg[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \num_reg[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \num_reg[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \num_reg[4]_i_4__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \num_reg[4]_i_5\ : label is "soft_lutpair52";
begin
  D(0) <= \^d\(0);
  \FSM_sequential_imm_cs_reg[0]_1\ <= \^fsm_sequential_imm_cs_reg[0]_1\;
  \FSM_sequential_imm_cs_reg[1]_0\ <= \^fsm_sequential_imm_cs_reg[1]_0\;
  \FSM_sequential_imm_cs_reg[1]_1\ <= \^fsm_sequential_imm_cs_reg[1]_1\;
  \FSM_sequential_imm_cs_reg[1]_2\ <= \^fsm_sequential_imm_cs_reg[1]_2\;
  \FSM_sequential_imm_cs_reg[1]_4\ <= \^fsm_sequential_imm_cs_reg[1]_4\;
  ID_MATCH_EN_D2_reg_0 <= \^id_match_en_d2_reg_0\;
  MATCH_RESULT_SIG_reg_0 <= \^match_result_sig_reg_0\;
  MATCH_RUNNING_SIG_reg_0 <= \^match_running_sig_reg_0\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \RUNNING_FIFO_ID_LOC_reg_reg[6]_1\ <= \^running_fifo_id_loc_reg_reg[6]_1\;
  ack_s_gate_toggle_reg_0 <= \^ack_s_gate_toggle_reg_0\;
  \num_reg_reg[4]_0\(4 downto 0) <= \^num_reg_reg[4]_0\(4 downto 0);
\ACF_MASK_I[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I2 => \^ack_s_gate_toggle_reg_0\,
      I3 => \MATCHED_FILTER_INDEX_reg[0]_1\,
      I4 => count_reg,
      O => ACF_MASK_I0
    );
\ACF_MASK_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(31),
      Q => p_1_in(12),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(21),
      Q => p_1_in(2),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(20),
      Q => p_1_in(1),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(19),
      Q => p_1_in(0),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(18),
      Q => \ACF_MASK_I_reg_n_0_[13]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(17),
      Q => \ACF_MASK_I_reg_n_0_[14]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(16),
      Q => \ACF_MASK_I_reg_n_0_[15]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(15),
      Q => \ACF_MASK_I_reg_n_0_[16]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(14),
      Q => \ACF_MASK_I_reg_n_0_[17]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(13),
      Q => \ACF_MASK_I_reg_n_0_[18]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(12),
      Q => \ACF_MASK_I_reg_n_0_[19]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(30),
      Q => p_1_in(11),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(11),
      Q => \ACF_MASK_I_reg_n_0_[20]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(10),
      Q => \ACF_MASK_I_reg_n_0_[21]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(9),
      Q => \ACF_MASK_I_reg_n_0_[22]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(8),
      Q => \ACF_MASK_I_reg_n_0_[23]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(7),
      Q => \ACF_MASK_I_reg_n_0_[24]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(6),
      Q => \ACF_MASK_I_reg_n_0_[25]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(5),
      Q => \ACF_MASK_I_reg_n_0_[26]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(4),
      Q => \ACF_MASK_I_reg_n_0_[27]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(3),
      Q => \ACF_MASK_I_reg_n_0_[28]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(2),
      Q => \ACF_MASK_I_reg_n_0_[29]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(29),
      Q => p_1_in(10),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(1),
      Q => \ACF_MASK_I_reg_n_0_[30]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(0),
      Q => \ACF_MASK_I_reg_n_0_[31]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(28),
      Q => p_1_in(9),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(27),
      Q => p_1_in(8),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(26),
      Q => p_1_in(7),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(25),
      Q => p_1_in(6),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(24),
      Q => p_1_in(5),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(23),
      Q => p_1_in(4),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\ACF_MASK_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ACF_MASK_I0,
      D => \FILTER_ID_DATA_reg[0]_0\(22),
      Q => p_1_in(3),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
BSP_IN_EOF_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \out\,
      Q => BSP_IN_EOF_D1,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I2 => count_reg,
      I3 => \^ack_s_gate_toggle_reg_0\,
      I4 => \MATCHED_FILTER_INDEX_reg[0]_1\,
      O => pair_rd_valid
    );
\FILTER_ID_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(31),
      Q => \FILTER_ID_DATA_reg_n_0_[0]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(21),
      Q => \FILTER_ID_DATA_reg_n_0_[10]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(20),
      Q => \FILTER_ID_DATA_reg_n_0_[11]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(19),
      Q => p_1_in9_in,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(18),
      Q => \FILTER_ID_DATA_reg_n_0_[13]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(17),
      Q => \FILTER_ID_DATA_reg_n_0_[14]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(16),
      Q => \FILTER_ID_DATA_reg_n_0_[15]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(15),
      Q => \FILTER_ID_DATA_reg_n_0_[16]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(14),
      Q => \FILTER_ID_DATA_reg_n_0_[17]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(13),
      Q => \FILTER_ID_DATA_reg_n_0_[18]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(12),
      Q => \FILTER_ID_DATA_reg_n_0_[19]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(30),
      Q => \FILTER_ID_DATA_reg_n_0_[1]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(11),
      Q => \FILTER_ID_DATA_reg_n_0_[20]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(10),
      Q => \FILTER_ID_DATA_reg_n_0_[21]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(9),
      Q => \FILTER_ID_DATA_reg_n_0_[22]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(8),
      Q => \FILTER_ID_DATA_reg_n_0_[23]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(7),
      Q => \FILTER_ID_DATA_reg_n_0_[24]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(6),
      Q => \FILTER_ID_DATA_reg_n_0_[25]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(5),
      Q => \FILTER_ID_DATA_reg_n_0_[26]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(4),
      Q => \FILTER_ID_DATA_reg_n_0_[27]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(3),
      Q => \FILTER_ID_DATA_reg_n_0_[28]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(2),
      Q => \FILTER_ID_DATA_reg_n_0_[29]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(29),
      Q => \FILTER_ID_DATA_reg_n_0_[2]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(1),
      Q => \FILTER_ID_DATA_reg_n_0_[30]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(0),
      Q => \FILTER_ID_DATA_reg_n_0_[31]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(28),
      Q => \FILTER_ID_DATA_reg_n_0_[3]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(27),
      Q => \FILTER_ID_DATA_reg_n_0_[4]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(26),
      Q => \FILTER_ID_DATA_reg_n_0_[5]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(25),
      Q => \FILTER_ID_DATA_reg_n_0_[6]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(24),
      Q => \FILTER_ID_DATA_reg_n_0_[7]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(23),
      Q => \FILTER_ID_DATA_reg_n_0_[8]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FILTER_ID_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \FILTER_ID_DATA_reg[0]_0\(22),
      Q => \FILTER_ID_DATA_reg_n_0_[9]\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\FSM_sequential_imm_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEFEEEEE"
    )
        port map (
      I0 => \FSM_sequential_imm_cs[0]_i_2_n_0\,
      I1 => pair_rd_valid,
      I2 => \FSM_sequential_imm_cs_reg[0]_3\,
      I3 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I4 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I5 => \FSM_sequential_imm_cs_reg[1]_7\,
      O => \FSM_sequential_imm_cs[0]_i_1_n_0\
    );
\FSM_sequential_imm_cs[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \FSM_sequential_imm_cs[1]_i_4_n_0\,
      I1 => \^id_match_en_d2_reg_0\,
      I2 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I3 => \^fsm_sequential_imm_cs_reg[0]_1\,
      O => \FSM_sequential_imm_cs[0]_i_2_n_0\
    );
\FSM_sequential_imm_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF44FF04"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I1 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I2 => \FSM_sequential_imm_cs[1]_i_2_n_0\,
      I3 => \FSM_sequential_imm_cs[1]_i_3_n_0\,
      I4 => \FSM_sequential_imm_cs[1]_i_4_n_0\,
      I5 => \FSM_sequential_imm_cs_reg[1]_7\,
      O => \FSM_sequential_imm_cs[1]_i_1_n_0\
    );
\FSM_sequential_imm_cs[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_imm_cs_reg[0]_3\,
      I1 => \^num_reg_reg[4]_0\(2),
      I2 => \^num_reg_reg[4]_0\(1),
      I3 => \^num_reg_reg[4]_0\(0),
      I4 => \^num_reg_reg[4]_0\(3),
      I5 => \^num_reg_reg[4]_0\(4),
      O => \FSM_sequential_imm_cs[1]_i_2_n_0\
    );
\FSM_sequential_imm_cs[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044444444444444"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I2 => LAST_ENTRY_FLAG_reg_n_0,
      I3 => \MATCHED_FILTER_INDEX_reg[0]_1\,
      I4 => \^ack_s_gate_toggle_reg_0\,
      I5 => count_reg,
      O => \FSM_sequential_imm_cs[1]_i_3_n_0\
    );
\FSM_sequential_imm_cs[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^match_result_sig_reg_0\,
      I1 => ACF_CMP_LOW,
      I2 => pair_rd_valid_d1,
      I3 => ACF_CMP_HIGH,
      I4 => p_1_in(0),
      I5 => p_1_in9_in,
      O => \FSM_sequential_imm_cs[1]_i_4_n_0\
    );
\FSM_sequential_imm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_imm_cs[0]_i_1_n_0\,
      Q => \^fsm_sequential_imm_cs_reg[0]_1\,
      R => '0'
    );
\FSM_sequential_imm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_imm_cs[1]_i_1_n_0\,
      Q => \^fsm_sequential_imm_cs_reg[1]_1\,
      R => '0'
    );
ID_MATCH_EN_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ID_MATCH_EN_OL,
      Q => ID_MATCH_EN_D1,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
ID_MATCH_EN_D2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ID_MATCH_EN_D1,
      Q => \^id_match_en_d2_reg_0\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
LAST_ENTRY_FLAG_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50545000"
    )
        port map (
      I0 => \MATCHED_FILTER_INDEX_reg[0]_0\,
      I1 => LAST_ENTRY_FLAG_i_2_n_0,
      I2 => LAST_ENTRY_FLAG_reg_n_0,
      I3 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I4 => \^fsm_sequential_imm_cs_reg[0]_1\,
      O => LAST_ENTRY_FLAG_i_1_n_0
    );
LAST_ENTRY_FLAG_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(4),
      I1 => \^num_reg_reg[4]_0\(3),
      I2 => \^num_reg_reg[4]_0\(0),
      I3 => \^num_reg_reg[4]_0\(1),
      I4 => \^num_reg_reg[4]_0\(2),
      O => LAST_ENTRY_FLAG_i_2_n_0
    );
LAST_ENTRY_FLAG_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => LAST_ENTRY_FLAG_i_1_n_0,
      Q => LAST_ENTRY_FLAG_reg_n_0,
      R => '0'
    );
\MATCHED_FILTER_INDEX_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \^num_reg_reg[4]_0\(0),
      Q => \MATCHED_FILTER_INDEX_reg[4]_0\(0),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\MATCHED_FILTER_INDEX_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \^num_reg_reg[4]_0\(1),
      Q => \MATCHED_FILTER_INDEX_reg[4]_0\(1),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\MATCHED_FILTER_INDEX_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \^num_reg_reg[4]_0\(2),
      Q => \MATCHED_FILTER_INDEX_reg[4]_0\(2),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\MATCHED_FILTER_INDEX_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \^num_reg_reg[4]_0\(3),
      Q => \MATCHED_FILTER_INDEX_reg[4]_0\(3),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\MATCHED_FILTER_INDEX_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pair_rd_valid,
      D => \^num_reg_reg[4]_0\(4),
      Q => \MATCHED_FILTER_INDEX_reg[4]_0\(4),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
MATCH_RESULT_SIG_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7000000"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => p_1_in(0),
      I2 => ACF_CMP_HIGH,
      I3 => pair_rd_valid_d1,
      I4 => ACF_CMP_LOW,
      O => ACF_VAL_I
    );
MATCH_RESULT_SIG_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => MATCH_RESULT_SIG_reg_1,
      Q => \^match_result_sig_reg_0\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
MATCH_RUNNING_SIG_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => MATCH_RUNNING_SIG_reg_1,
      Q => \^match_running_sig_reg_0\,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF70CFFFFF700"
    )
        port map (
      I0 => \RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0\,
      I3 => RUNNING_FIFO_ID_LOC_reg(0),
      I4 => \RUNNING_FIFO_ID_LOC_reg[0]_i_4_n_0\,
      I5 => \RUNNING_FIFO_ID_LOC_reg[0]_i_5_n_0\,
      O => ADDR_S_SIG_IMM(3)
    );
\RUNNING_FIFO_ID_LOC_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\,
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0\,
      I2 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I3 => \^fsm_sequential_imm_cs_reg[0]_1\,
      O => \RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => RUNNING_FIFO_ID_LOC_reg(2),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I2 => \^id_match_en_d2_reg_0\,
      O => \RUNNING_FIFO_ID_LOC_reg[0]_i_4_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\,
      I1 => RUNNING_FIFO_ID_LOC_reg(6),
      I2 => \^q\(0),
      I3 => RUNNING_FIFO_ID_LOC_reg(7),
      I4 => \RUNNING_FIFO_ID_LOC_reg[0]_i_8_n_0\,
      I5 => \^fsm_sequential_imm_cs_reg[1]_1\,
      O => \RUNNING_FIFO_ID_LOC_reg[0]_i_5_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \FSM_sequential_imm_cs[1]_i_2_n_0\,
      I1 => \FSM_sequential_imm_cs[1]_i_4_n_0\,
      I2 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I3 => RUNNING_FIFO_ID_LOC_reg(6),
      I4 => \^q\(0),
      I5 => RUNNING_FIFO_ID_LOC_reg(7),
      O => \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF5FFFFFFFFFFF"
    )
        port map (
      I0 => \RUNNING_FIFO_ID_LOC_reg[1]_i_5_n_0\,
      I1 => LAST_ENTRY_FLAG_reg_n_0,
      I2 => \MATCHED_FILTER_INDEX_reg[0]_1\,
      I3 => \^ack_s_gate_toggle_reg_0\,
      I4 => count_reg,
      I5 => RUNNING_FIFO_ID_LOC_reg(9),
      O => \RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000A000"
    )
        port map (
      I0 => RUNNING_FIFO_ID_LOC_reg(9),
      I1 => count_reg,
      I2 => \^ack_s_gate_toggle_reg_0\,
      I3 => \MATCHED_FILTER_INDEX_reg[0]_1\,
      I4 => LAST_ENTRY_FLAG_reg_n_0,
      O => \RUNNING_FIFO_ID_LOC_reg[0]_i_8_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53D3D35350D0D050"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[1]_4\,
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0\,
      I2 => \^q\(4),
      I3 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I4 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I5 => \^running_fifo_id_loc_reg_reg[6]_1\,
      O => ADDR_S_SIG_IMM(4)
    );
\RUNNING_FIFO_ID_LOC_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55415141"
    )
        port map (
      I0 => \RUNNING_FIFO_ID_LOC_reg[1]_i_4_n_0\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I2 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I3 => \RUNNING_FIFO_ID_LOC_reg[1]_i_5_n_0\,
      I4 => \RUNNING_FIFO_ID_LOC_reg[0]_i_8_n_0\,
      O => \^fsm_sequential_imm_cs_reg[1]_4\
    );
\RUNNING_FIFO_ID_LOC_reg[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => RUNNING_FIFO_ID_LOC_reg(6),
      I1 => \^q\(0),
      I2 => RUNNING_FIFO_ID_LOC_reg(7),
      I3 => \^fsm_sequential_imm_cs_reg[1]_0\,
      O => \^running_fifo_id_loc_reg_reg[6]_1\
    );
\RUNNING_FIFO_ID_LOC_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55441504"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I1 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I2 => \FSM_sequential_imm_cs[1]_i_2_n_0\,
      I3 => \^id_match_en_d2_reg_0\,
      I4 => \FSM_sequential_imm_cs[1]_i_4_n_0\,
      O => \RUNNING_FIFO_ID_LOC_reg[1]_i_4_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => RUNNING_FIFO_ID_LOC_reg(7),
      I1 => \^q\(0),
      I2 => RUNNING_FIFO_ID_LOC_reg(6),
      O => \RUNNING_FIFO_ID_LOC_reg[1]_i_5_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FC0FFFF5FC05FC0"
    )
        port map (
      I0 => \RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0\,
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_5_n_0\,
      I2 => \RUNNING_FIFO_ID_LOC_reg[2]_i_2_n_0\,
      I3 => RUNNING_FIFO_ID_LOC_reg(2),
      I4 => \RUNNING_FIFO_ID_LOC_reg[2]_i_3_n_0\,
      I5 => \num_reg[4]_i_5_n_0\,
      O => ADDR_S_SIG_IMM(5)
    );
\RUNNING_FIFO_ID_LOC_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \RUNNING_FIFO_ID_LOC_reg[2]_i_2_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^id_match_en_d2_reg_0\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_1\,
      O => \RUNNING_FIFO_ID_LOC_reg[2]_i_3_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55C07FC055007F00"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[1]_4\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \num_reg[4]_i_5_n_0\,
      I5 => \^running_fifo_id_loc_reg_reg[6]_1\,
      O => ADDR_S_SIG_IMM(6)
    );
\RUNNING_FIFO_ID_LOC_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C7C7C5C50707050"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[1]_4\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I4 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I5 => \^running_fifo_id_loc_reg_reg[6]_1\,
      O => ADDR_S_SIG_IMM(7)
    );
\RUNNING_FIFO_ID_LOC_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^running_fifo_id_loc_reg_reg[6]_1\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_4\,
      I2 => \^q\(1),
      O => ADDR_S_SIG_IMM(8)
    );
\RUNNING_FIFO_ID_LOC_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDDDCDDD0000F000"
    )
        port map (
      I0 => \num_reg[4]_i_5_n_0\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_2\,
      I2 => RUNNING_FIFO_ID_LOC_reg(7),
      I3 => \^q\(0),
      I4 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I5 => RUNNING_FIFO_ID_LOC_reg(6),
      O => ADDR_S_SIG_IMM(9)
    );
\RUNNING_FIFO_ID_LOC_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5544150477663726"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I1 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I2 => \FSM_sequential_imm_cs[1]_i_2_n_0\,
      I3 => \^id_match_en_d2_reg_0\,
      I4 => \FSM_sequential_imm_cs[1]_i_4_n_0\,
      I5 => \RUNNING_FIFO_ID_LOC_reg[0]_i_8_n_0\,
      O => \^fsm_sequential_imm_cs_reg[1]_2\
    );
\RUNNING_FIFO_ID_LOC_reg[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0FFF"
    )
        port map (
      I0 => \FSM_sequential_imm_cs[1]_i_2_n_0\,
      I1 => \FSM_sequential_imm_cs[1]_i_4_n_0\,
      I2 => \RUNNING_FIFO_ID_LOC_reg[0]_i_8_n_0\,
      I3 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I4 => \^fsm_sequential_imm_cs_reg[0]_1\,
      O => \^fsm_sequential_imm_cs_reg[1]_0\
    );
\RUNNING_FIFO_ID_LOC_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C5C5C5C0F0F0C0"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_2\,
      I2 => RUNNING_FIFO_ID_LOC_reg(7),
      I3 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I4 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I5 => \^q\(0),
      O => ADDR_S_SIG_IMM(10)
    );
\RUNNING_FIFO_ID_LOC_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[1]_2\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I2 => \^q\(0),
      O => ADDR_S_SIG_IMM(11)
    );
\RUNNING_FIFO_ID_LOC_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCC388"
    )
        port map (
      I0 => \^id_match_en_d2_reg_0\,
      I1 => RUNNING_FIFO_ID_LOC_reg(9),
      I2 => \RUNNING_FIFO_ID_LOC_reg[9]_i_2_n_0\,
      I3 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I4 => \^fsm_sequential_imm_cs_reg[0]_1\,
      O => \^d\(0)
    );
\RUNNING_FIFO_ID_LOC_reg[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF3F"
    )
        port map (
      I0 => LAST_ENTRY_FLAG_reg_n_0,
      I1 => \MATCHED_FILTER_INDEX_reg[0]_1\,
      I2 => \^ack_s_gate_toggle_reg_0\,
      I3 => count_reg,
      O => \RUNNING_FIFO_ID_LOC_reg[9]_i_2_n_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ADDR_S_SIG_IMM(3),
      Q => RUNNING_FIFO_ID_LOC_reg(0),
      S => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ADDR_S_SIG_IMM(4),
      Q => \^q\(4),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ADDR_S_SIG_IMM(5),
      Q => RUNNING_FIFO_ID_LOC_reg(2),
      S => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ADDR_S_SIG_IMM(6),
      Q => \^q\(3),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ADDR_S_SIG_IMM(7),
      Q => \^q\(2),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ADDR_S_SIG_IMM(8),
      Q => \^q\(1),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ADDR_S_SIG_IMM(9),
      Q => RUNNING_FIFO_ID_LOC_reg(6),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ADDR_S_SIG_IMM(10),
      Q => RUNNING_FIFO_ID_LOC_reg(7),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ADDR_S_SIG_IMM(11),
      Q => \^q\(0),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\RUNNING_FIFO_ID_LOC_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(0),
      Q => RUNNING_FIFO_ID_LOC_reg(9),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
ack_s_gate_toggle_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ack_s_gate_toggle_reg_1,
      Q => \^ack_s_gate_toggle_reg_0\,
      S => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
count_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444000"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I2 => \^ack_s_gate_toggle_reg_0\,
      I3 => \MATCHED_FILTER_INDEX_reg[0]_1\,
      I4 => count_reg,
      O => count
    );
count_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => count,
      Q => count_reg,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[13]\,
      I1 => \num5_carry__0_0\(18),
      I2 => \ACF_MASK_I_reg_n_0_[13]\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009F"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[15]\,
      I1 => \num5_carry__0_0\(16),
      I2 => \ACF_MASK_I_reg_n_0_[15]\,
      I3 => \i__carry__0_i_4_n_0\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009F"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[18]\,
      I1 => \num5_carry__0_0\(13),
      I2 => \ACF_MASK_I_reg_n_0_[18]\,
      I3 => \i__carry__0_i_5_n_0\,
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FFFF6060606060"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[16]\,
      I1 => \num5_carry__0_0\(15),
      I2 => \ACF_MASK_I_reg_n_0_[16]\,
      I3 => \FILTER_ID_DATA_reg_n_0_[14]\,
      I4 => \num5_carry__0_0\(17),
      I5 => \ACF_MASK_I_reg_n_0_[14]\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FFFF6060606060"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[19]\,
      I1 => \num5_carry__0_0\(12),
      I2 => \ACF_MASK_I_reg_n_0_[19]\,
      I3 => \FILTER_ID_DATA_reg_n_0_[17]\,
      I4 => \num5_carry__0_0\(14),
      I5 => \ACF_MASK_I_reg_n_0_[17]\,
      O => \i__carry__0_i_5_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009F"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[21]\,
      I1 => \num5_carry__0_0\(10),
      I2 => \ACF_MASK_I_reg_n_0_[21]\,
      I3 => \i__carry_i_5_n_0\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009F"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[24]\,
      I1 => \num5_carry__0_0\(7),
      I2 => \ACF_MASK_I_reg_n_0_[24]\,
      I3 => \i__carry_i_6_n_0\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009F"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[27]\,
      I1 => \num5_carry__0_0\(4),
      I2 => \ACF_MASK_I_reg_n_0_[27]\,
      I3 => \i__carry_i_7_n_0\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009F"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[30]\,
      I1 => \num5_carry__0_0\(1),
      I2 => \ACF_MASK_I_reg_n_0_[30]\,
      I3 => \i__carry_i_8_n_0\,
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FFFF6060606060"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[22]\,
      I1 => \num5_carry__0_0\(9),
      I2 => \ACF_MASK_I_reg_n_0_[22]\,
      I3 => \FILTER_ID_DATA_reg_n_0_[20]\,
      I4 => \num5_carry__0_0\(11),
      I5 => \ACF_MASK_I_reg_n_0_[20]\,
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FFFF6060606060"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[25]\,
      I1 => \num5_carry__0_0\(6),
      I2 => \ACF_MASK_I_reg_n_0_[25]\,
      I3 => \FILTER_ID_DATA_reg_n_0_[23]\,
      I4 => \num5_carry__0_0\(8),
      I5 => \ACF_MASK_I_reg_n_0_[23]\,
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FFFF6060606060"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[28]\,
      I1 => \num5_carry__0_0\(3),
      I2 => \ACF_MASK_I_reg_n_0_[28]\,
      I3 => \FILTER_ID_DATA_reg_n_0_[26]\,
      I4 => \num5_carry__0_0\(5),
      I5 => \ACF_MASK_I_reg_n_0_[26]\,
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FFFF6060606060"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[31]\,
      I1 => \num5_carry__0_0\(0),
      I2 => \ACF_MASK_I_reg_n_0_[31]\,
      I3 => \FILTER_ID_DATA_reg_n_0_[29]\,
      I4 => \num5_carry__0_0\(2),
      I5 => \ACF_MASK_I_reg_n_0_[29]\,
      O => \i__carry_i_8_n_0\
    );
match_not_finished_pulse0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^match_running_sig_reg_0\,
      I1 => BSP_IN_EOF_D1,
      I2 => \out\,
      O => \match_not_finished_pulse0__0\
    );
match_not_finished_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \match_not_finished_pulse0__0\,
      Q => RXMNF_SET,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
num5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => num5_carry_n_0,
      CO(2) => num5_carry_n_1,
      CO(1) => num5_carry_n_2,
      CO(0) => num5_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_num5_carry_O_UNCONNECTED(3 downto 0),
      S(3) => num5_carry_i_1_n_0,
      S(2) => num5_carry_i_2_n_0,
      S(1) => num5_carry_i_3_n_0,
      S(0) => num5_carry_i_4_n_0
    );
\num5_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => num5_carry_n_0,
      CO(3 downto 1) => \NLW_num5_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ACF_CMP_LOW,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_num5_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \num5_carry__0_i_1_n_0\
    );
\num5_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[0]\,
      I1 => \num5_carry__0_0\(31),
      I2 => p_1_in(12),
      O => \num5_carry__0_i_1_n_0\
    );
num5_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009F"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[2]\,
      I1 => \num5_carry__0_0\(29),
      I2 => p_1_in(10),
      I3 => num5_carry_i_5_n_0,
      O => num5_carry_i_1_n_0
    );
num5_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009F"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[5]\,
      I1 => \num5_carry__0_0\(26),
      I2 => p_1_in(7),
      I3 => num5_carry_i_6_n_0,
      O => num5_carry_i_2_n_0
    );
num5_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009F"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[8]\,
      I1 => \num5_carry__0_0\(23),
      I2 => p_1_in(4),
      I3 => num5_carry_i_7_n_0,
      O => num5_carry_i_3_n_0
    );
num5_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009F"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => \num5_carry__0_0\(19),
      I2 => p_1_in(0),
      I3 => num5_carry_i_8_n_0,
      O => num5_carry_i_4_n_0
    );
num5_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FFFF6060606060"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[3]\,
      I1 => \num5_carry__0_0\(28),
      I2 => p_1_in(9),
      I3 => \FILTER_ID_DATA_reg_n_0_[1]\,
      I4 => \num5_carry__0_0\(30),
      I5 => p_1_in(11),
      O => num5_carry_i_5_n_0
    );
num5_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FFFF6060606060"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[6]\,
      I1 => \num5_carry__0_0\(25),
      I2 => p_1_in(6),
      I3 => \FILTER_ID_DATA_reg_n_0_[4]\,
      I4 => \num5_carry__0_0\(27),
      I5 => p_1_in(8),
      O => num5_carry_i_6_n_0
    );
num5_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FFFF6060606060"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[9]\,
      I1 => \num5_carry__0_0\(22),
      I2 => p_1_in(3),
      I3 => \FILTER_ID_DATA_reg_n_0_[7]\,
      I4 => \num5_carry__0_0\(24),
      I5 => p_1_in(5),
      O => num5_carry_i_7_n_0
    );
num5_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FFFF6060606060"
    )
        port map (
      I0 => \FILTER_ID_DATA_reg_n_0_[11]\,
      I1 => \num5_carry__0_0\(20),
      I2 => p_1_in(1),
      I3 => \FILTER_ID_DATA_reg_n_0_[10]\,
      I4 => \num5_carry__0_0\(21),
      I5 => p_1_in(2),
      O => num5_carry_i_8_n_0
    );
\num5_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \num5_inferred__0/i__carry_n_0\,
      CO(2) => \num5_inferred__0/i__carry_n_1\,
      CO(1) => \num5_inferred__0/i__carry_n_2\,
      CO(0) => \num5_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_num5_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\num5_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \num5_inferred__0/i__carry_n_0\,
      CO(3) => \NLW_num5_inferred__0/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => ACF_CMP_HIGH,
      CO(1) => \num5_inferred__0/i__carry__0_n_2\,
      CO(0) => \num5_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_num5_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__0_i_1_n_0\,
      S(1) => \i__carry__0_i_2_n_0\,
      S(0) => \i__carry__0_i_3_n_0\
    );
\num_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(0),
      I1 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I2 => \^fsm_sequential_imm_cs_reg[0]_1\,
      O => \num_reg[0]_i_1_n_0\
    );
\num_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(1),
      I1 => \^num_reg_reg[4]_0\(0),
      I2 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I3 => \^fsm_sequential_imm_cs_reg[0]_1\,
      O => \num_reg[1]_i_1_n_0\
    );
\num_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00787800"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(0),
      I1 => \^num_reg_reg[4]_0\(1),
      I2 => \^num_reg_reg[4]_0\(2),
      I3 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I4 => \^fsm_sequential_imm_cs_reg[0]_1\,
      O => \num_reg[2]_i_1_n_0\
    );
\num_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660606060606060"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I2 => \^num_reg_reg[4]_0\(3),
      I3 => \^num_reg_reg[4]_0\(2),
      I4 => \^num_reg_reg[4]_0\(1),
      I5 => \^num_reg_reg[4]_0\(0),
      O => \num_reg[3]_i_1_n_0\
    );
\num_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAEAEBFBEBEB"
    )
        port map (
      I0 => \num_reg[4]_i_3_n_0\,
      I1 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I2 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I3 => LAST_ENTRY_FLAG_reg_n_0,
      I4 => \num_reg[4]_i_4__0_n_0\,
      I5 => \^id_match_en_d2_reg_0\,
      O => num
    );
\num_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1444444444444444"
    )
        port map (
      I0 => \num_reg[4]_i_5_n_0\,
      I1 => \^num_reg_reg[4]_0\(4),
      I2 => \^num_reg_reg[4]_0\(3),
      I3 => \^num_reg_reg[4]_0\(0),
      I4 => \^num_reg_reg[4]_0\(1),
      I5 => \^num_reg_reg[4]_0\(2),
      O => \num_reg[4]_i_2_n_0\
    );
\num_reg[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_imm_cs[1]_i_2_n_0\,
      I1 => \FSM_sequential_imm_cs[1]_i_4_n_0\,
      I2 => \^fsm_sequential_imm_cs_reg[0]_1\,
      O => \num_reg[4]_i_3_n_0\
    );
\num_reg[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \MATCHED_FILTER_INDEX_reg[0]_1\,
      I1 => \^ack_s_gate_toggle_reg_0\,
      I2 => count_reg,
      O => \num_reg[4]_i_4__0_n_0\
    );
\num_reg[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_1\,
      O => \num_reg[4]_i_5_n_0\
    );
\num_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => num,
      D => \num_reg[0]_i_1_n_0\,
      Q => \^num_reg_reg[4]_0\(0),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\num_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => num,
      D => \num_reg[1]_i_1_n_0\,
      Q => \^num_reg_reg[4]_0\(1),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\num_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => num,
      D => \num_reg[2]_i_1_n_0\,
      Q => \^num_reg_reg[4]_0\(2),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\num_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => num,
      D => \num_reg[3]_i_1_n_0\,
      Q => \^num_reg_reg[4]_0\(3),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
\num_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => num,
      D => \num_reg[4]_i_2_n_0\,
      Q => \^num_reg_reg[4]_0\(4),
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
pair_rd_valid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pair_rd_valid,
      Q => pair_rd_valid_d1,
      R => \MATCHED_FILTER_INDEX_reg[0]_0\
    );
pr2_rd_req_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEEF0FF"
    )
        port map (
      I0 => \FSM_sequential_imm_cs[1]_i_4_n_0\,
      I1 => \FSM_sequential_imm_cs_reg[0]_3\,
      I2 => \num_reg[4]_i_4__0_n_0\,
      I3 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I4 => \^fsm_sequential_imm_cs_reg[0]_1\,
      O => \FSM_sequential_imm_cs_reg[1]_3\
    );
u_txxpm_2_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD0D0D0D0D0FF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0\,
      I2 => RUNNING_FIFO_ID_LOC_reg(0),
      I3 => \^id_match_en_d2_reg_0\,
      I4 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I5 => \^fsm_sequential_imm_cs_reg[0]_1\,
      O => u_txxpm_2_i_13_n_0
    );
u_txxpm_2_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F200"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0\,
      I2 => \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\,
      I3 => \^q\(4),
      I4 => \RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0\,
      I5 => RUNNING_FIFO_ID_LOC_reg(0),
      O => u_txxpm_2_i_14_n_0
    );
u_txxpm_2_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C0000AA"
    )
        port map (
      I0 => \^running_fifo_id_loc_reg_reg[6]_1\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I2 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I3 => \^q\(4),
      I4 => \RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0\,
      O => \FSM_sequential_imm_cs_reg[1]_6\
    );
u_txxpm_2_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0\,
      I2 => \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0\,
      I3 => \RUNNING_FIFO_ID_LOC_reg[2]_i_2_n_0\,
      I4 => RUNNING_FIFO_ID_LOC_reg(2),
      O => u_txxpm_2_i_18_n_0
    );
u_txxpm_2_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C1FFC1C1"
    )
        port map (
      I0 => \^id_match_en_d2_reg_0\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I2 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I3 => \RUNNING_FIFO_ID_LOC_reg[2]_i_2_n_0\,
      I4 => RUNNING_FIFO_ID_LOC_reg(2),
      O => u_txxpm_2_i_19_n_0
    );
u_txxpm_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555510"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg\,
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0\,
      I2 => RUNNING_FIFO_ID_LOC_reg(0),
      I3 => u_txxpm_2_i_13_n_0,
      I4 => u_txxpm_2_i_14_n_0,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      O => addrb(1)
    );
u_txxpm_2_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA3C003C003C00"
    )
        port map (
      I0 => \^running_fifo_id_loc_reg_reg[6]_1\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I2 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \FSM_sequential_imm_cs_reg[1]_5\
    );
u_txxpm_2_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA3C00"
    )
        port map (
      I0 => \^running_fifo_id_loc_reg_reg[6]_1\,
      I1 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I2 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \FSM_sequential_imm_cs_reg[0]_2\
    );
u_txxpm_2_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0666FFFF"
    )
        port map (
      I0 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I1 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I2 => \^q\(0),
      I3 => RUNNING_FIFO_ID_LOC_reg(7),
      I4 => RUNNING_FIFO_ID_LOC_reg(6),
      O => \FSM_sequential_imm_cs_reg[0]_0\
    );
u_txxpm_2_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => RUNNING_FIFO_ID_LOC_reg(6),
      I1 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I2 => \^q\(0),
      I3 => RUNNING_FIFO_ID_LOC_reg(7),
      O => \RUNNING_FIFO_ID_LOC_reg_reg[6]_0\
    );
u_txxpm_2_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => RUNNING_FIFO_ID_LOC_reg(7),
      I1 => \^fsm_sequential_imm_cs_reg[1]_0\,
      I2 => \^q\(0),
      O => \RUNNING_FIFO_ID_LOC_reg_reg[7]_0\
    );
u_txxpm_2_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA82"
    )
        port map (
      I0 => RUNNING_FIFO_ID_LOC_reg(7),
      I1 => \^fsm_sequential_imm_cs_reg[0]_1\,
      I2 => \^fsm_sequential_imm_cs_reg[1]_1\,
      I3 => \^q\(0),
      O => \RUNNING_FIFO_ID_LOC_reg_reg[7]_1\
    );
u_txxpm_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555510"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg\,
      I1 => \RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0\,
      I2 => RUNNING_FIFO_ID_LOC_reg(2),
      I3 => u_txxpm_2_i_18_n_0,
      I4 => u_txxpm_2_i_19_n_0,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      O => addrb(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_nrh is
  port (
    postpone_flag : out STD_LOGIC;
    postpone_flag_2_reg_0 : out STD_LOGIC;
    invalidate_buffer_i : out STD_LOGIC;
    TRR_REG_WRITE_PULSE_reg : out STD_LOGIC;
    trigger_next_round0 : out STD_LOGIC;
    trig_pulse_20 : out STD_LOGIC;
    passed_trig_reg_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    passed_trig0 : in STD_LOGIC;
    postpone_flag_reg_0 : in STD_LOGIC;
    postpone_flag_2_reg_1 : in STD_LOGIC;
    invalidate_buffer_reg_0 : in STD_LOGIC;
    invalidate_buffer_reg_1 : in STD_LOGIC;
    trigger_next_round_reg : in STD_LOGIC;
    trigger_next_round_reg_0 : in STD_LOGIC;
    trig_pulse_1 : in STD_LOGIC;
    trig_pulse_2 : in STD_LOGIC;
    trig_pulse_2_reg : in STD_LOGIC;
    trig_pulse_2_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_nrh;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_nrh is
  signal \^invalidate_buffer_i\ : STD_LOGIC;
  signal passed_trig : STD_LOGIC;
  signal \^postpone_flag\ : STD_LOGIC;
  signal postpone_flag_2_d1 : STD_LOGIC;
  signal \^postpone_flag_2_reg_0\ : STD_LOGIC;
  signal postpone_flag_d1 : STD_LOGIC;
  signal trigger_next_round_i_2_n_0 : STD_LOGIC;
begin
  invalidate_buffer_i <= \^invalidate_buffer_i\;
  postpone_flag <= \^postpone_flag\;
  postpone_flag_2_reg_0 <= \^postpone_flag_2_reg_0\;
invalidate_buffer_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => invalidate_buffer_reg_1,
      I1 => \^postpone_flag_2_reg_0\,
      I2 => postpone_flag_2_d1,
      O => TRR_REG_WRITE_PULSE_reg
    );
invalidate_buffer_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => invalidate_buffer_reg_0,
      Q => \^invalidate_buffer_i\,
      R => passed_trig_reg_0
    );
passed_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => passed_trig0,
      Q => passed_trig,
      R => passed_trig_reg_0
    );
postpone_flag_2_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^postpone_flag_2_reg_0\,
      Q => postpone_flag_2_d1,
      R => passed_trig_reg_0
    );
postpone_flag_2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => postpone_flag_2_reg_1,
      Q => \^postpone_flag_2_reg_0\,
      R => passed_trig_reg_0
    );
postpone_flag_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^postpone_flag\,
      Q => postpone_flag_d1,
      R => passed_trig_reg_0
    );
postpone_flag_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => postpone_flag_reg_0,
      Q => \^postpone_flag\,
      R => passed_trig_reg_0
    );
trig_pulse_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \^invalidate_buffer_i\,
      I1 => trigger_next_round_reg_0,
      I2 => trig_pulse_2_reg,
      I3 => trig_pulse_2_reg_0,
      O => trig_pulse_20
    );
trigger_next_round_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00D0"
    )
        port map (
      I0 => trigger_next_round_reg,
      I1 => trigger_next_round_reg_0,
      I2 => postpone_flag_2_d1,
      I3 => \^postpone_flag_2_reg_0\,
      I4 => trigger_next_round_i_2_n_0,
      O => trigger_next_round0
    );
trigger_next_round_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => \^postpone_flag\,
      I1 => postpone_flag_d1,
      I2 => trig_pulse_1,
      I3 => passed_trig,
      I4 => trig_pulse_2,
      O => trigger_next_round_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac is
  port (
    ACK_S_SIG : out STD_LOGIC;
    CS_H_D1_0 : out STD_LOGIC;
    ACK_H_reg_0 : out STD_LOGIC;
    ACK_S_SIG_IMM : out STD_LOGIC;
    ACK_H_reg_1 : out STD_LOGIC;
    addrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    host_req_reg_0 : out STD_LOGIC;
    \ADDR_RET_reg[5]\ : out STD_LOGIC;
    \RUNNING_ID_LOC_reg_reg[0]\ : out STD_LOGIC;
    pr2_rd_req_reg_0 : out STD_LOGIC;
    pr1_rd_req_reg_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    CS_H00_out : in STD_LOGIC;
    CS_H_INTERNAL_1 : in STD_LOGIC;
    pr1_rd_req0 : in STD_LOGIC;
    pr2_rd_req_reg_1 : in STD_LOGIC;
    pr2_rd_req_reg_2 : in STD_LOGIC;
    ACK_RET_reg : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_2\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_4\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_5\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_6\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_7\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_8\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_9\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_10\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_11\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac is
  signal \^ack_h_reg_0\ : STD_LOGIC;
  signal \^cs_h_d1_0\ : STD_LOGIC;
  signal addr_select : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal host_req : STD_LOGIC;
  signal pr2_rd_req0 : STD_LOGIC;
  signal u_txxpm_2_i_17_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_22_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_24_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_25_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_28_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_31_n_0 : STD_LOGIC;
  signal u_txxpm_2_i_32_n_0 : STD_LOGIC;
begin
  ACK_H_reg_0 <= \^ack_h_reg_0\;
  CS_H_D1_0 <= \^cs_h_d1_0\;
ACK_H_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => host_req,
      Q => \^ack_h_reg_0\,
      R => pr1_rd_req_reg_0
    );
ACK_RET_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => ACK_RET_reg,
      O => ACK_H_reg_1
    );
ACK_S_T_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => addr_select(0),
      Q => ACK_S_SIG,
      R => pr1_rd_req_reg_0
    );
ACK_S_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => addr_select(1),
      Q => ACK_S_SIG_IMM,
      R => pr1_rd_req_reg_0
    );
CS_H_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CS_H00_out,
      Q => \^cs_h_d1_0\,
      R => pr1_rd_req_reg_0
    );
host_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CS_H_INTERNAL_1,
      Q => host_req,
      R => pr1_rd_req_reg_0
    );
pr1_rd_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pr1_rd_req0,
      Q => addr_select(1),
      R => pr1_rd_req_reg_0
    );
pr2_rd_req_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => CS_H00_out,
      I1 => \^cs_h_d1_0\,
      I2 => pr2_rd_req_reg_1,
      I3 => pr2_rd_req_reg_2,
      O => pr2_rd_req0
    );
pr2_rd_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pr2_rd_req0,
      Q => addr_select(0),
      R => pr1_rd_req_reg_0
    );
u_txxpm_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => host_req,
      I1 => addr_select(0),
      I2 => addr_select(1),
      O => host_req_reg_0
    );
u_txxpm_2_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40400044"
    )
        port map (
      I0 => addr_select(0),
      I1 => addr_select(1),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_2\,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_3\(0),
      I5 => u_txxpm_2_i_32_n_0,
      O => addrb(1)
    );
u_txxpm_2_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B282"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_11\(0),
      I1 => addr_select(0),
      I2 => addr_select(1),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_12\(0),
      O => addrb(0)
    );
u_txxpm_2_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => addr_select(0),
      I1 => addr_select(1),
      O => pr2_rd_req_reg_0
    );
u_txxpm_2_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E320"
    )
        port map (
      I0 => Q(8),
      I1 => addr_select(1),
      I2 => addr_select(0),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_11\(9),
      O => \RUNNING_ID_LOC_reg_reg[0]\
    );
u_txxpm_2_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B282"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_11\(8),
      I1 => addr_select(1),
      I2 => addr_select(0),
      I3 => Q(7),
      O => u_txxpm_2_i_17_n_0
    );
u_txxpm_2_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B282"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_11\(7),
      I1 => addr_select(1),
      I2 => addr_select(0),
      I3 => Q(6),
      O => \ADDR_RET_reg[5]\
    );
u_txxpm_2_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B282"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_11\(6),
      I1 => addr_select(1),
      I2 => addr_select(0),
      I3 => Q(5),
      O => u_txxpm_2_i_22_n_0
    );
u_txxpm_2_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B282"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_11\(5),
      I1 => addr_select(1),
      I2 => addr_select(0),
      I3 => Q(4),
      O => u_txxpm_2_i_24_n_0
    );
u_txxpm_2_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E320"
    )
        port map (
      I0 => Q(3),
      I1 => addr_select(1),
      I2 => addr_select(0),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_11\(4),
      O => u_txxpm_2_i_25_n_0
    );
u_txxpm_2_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E320"
    )
        port map (
      I0 => Q(2),
      I1 => addr_select(1),
      I2 => addr_select(0),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_11\(3),
      O => u_txxpm_2_i_28_n_0
    );
u_txxpm_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44440400"
    )
        port map (
      I0 => addr_select(0),
      I1 => addr_select(1),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_7\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_3\(4),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_10\,
      I5 => u_txxpm_2_i_17_n_0,
      O => addrb(7)
    );
u_txxpm_2_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E320"
    )
        port map (
      I0 => Q(1),
      I1 => addr_select(1),
      I2 => addr_select(0),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_11\(2),
      O => u_txxpm_2_i_31_n_0
    );
u_txxpm_2_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E320"
    )
        port map (
      I0 => Q(0),
      I1 => addr_select(1),
      I2 => addr_select(0),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_11\(1),
      O => u_txxpm_2_i_32_n_0
    );
u_txxpm_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44440400"
    )
        port map (
      I0 => addr_select(0),
      I1 => addr_select(1),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_7\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_3\(3),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_9\,
      I5 => u_txxpm_2_i_22_n_0,
      O => addrb(6)
    );
u_txxpm_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44440400"
    )
        port map (
      I0 => addr_select(0),
      I1 => addr_select(1),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_7\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_3\(2),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_8\,
      I5 => u_txxpm_2_i_24_n_0,
      O => addrb(5)
    );
u_txxpm_2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00444040"
    )
        port map (
      I0 => addr_select(0),
      I1 => addr_select(1),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_6\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_7\,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_3\(1),
      I5 => u_txxpm_2_i_25_n_0,
      O => addrb(4)
    );
u_txxpm_2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004440"
    )
        port map (
      I0 => addr_select(0),
      I1 => addr_select(1),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I5 => u_txxpm_2_i_28_n_0,
      O => addrb(3)
    );
u_txxpm_2_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40004040"
    )
        port map (
      I0 => addr_select(0),
      I1 => addr_select(1),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_4\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_5\,
      I5 => u_txxpm_2_i_31_n_0,
      O => addrb(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_4 is
  port (
    CS_H_D1 : out STD_LOGIC;
    ACK_H_reg_0 : out STD_LOGIC;
    wea : out STD_LOGIC_VECTOR ( 0 to 0 );
    ACK_H_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_2\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_3\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_4\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_5\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_6\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_7\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_8\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_9\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_10\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_11\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_12\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_13\ : out STD_LOGIC;
    host_wr_req_reg_0 : in STD_LOGIC;
    CS_H0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    CS_H_INTERNAL : in STD_LOGIC;
    ACK_TX_RD : in STD_LOGIC;
    \RD_DATA_RET_reg[8]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[8]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \RD_DATA_RET_reg[8]_1\ : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \RD_DATA_RET_reg[0]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ACK_RX_T : in STD_LOGIC;
    ACK_RX : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_4 : entity is "canfd_v2_0_1_can_ol_tac";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_4 is
  signal \^ack_h_reg_0\ : STD_LOGIC;
  signal \^ack_h_reg_1\ : STD_LOGIC;
  signal \RD_DATA_RET[0]_i_7_n_0\ : STD_LOGIC;
  signal \RD_DATA_RET[0]_i_8_n_0\ : STD_LOGIC;
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  ACK_H_reg_0 <= \^ack_h_reg_0\;
  ACK_H_reg_1 <= \^ack_h_reg_1\;
  wea(0) <= \^wea\(0);
ACK_H_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^wea\(0),
      Q => \^ack_h_reg_0\,
      R => host_wr_req_reg_0
    );
CS_H_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CS_H0,
      Q => CS_H_D1,
      R => host_wr_req_reg_0
    );
\RD_DATA_RET[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ack_h_reg_1\,
      I1 => \RD_DATA_RET_reg[0]\(15),
      I2 => doutb(14),
      I3 => \RD_DATA_RET[0]_i_7_n_0\,
      I4 => \RD_DATA_RET_reg[0]_0\(14),
      I5 => \RD_DATA_RET[0]_i_8_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg\
    );
\RD_DATA_RET[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \RD_DATA_RET_reg[8]\,
      I1 => ACK_RX_T,
      O => \RD_DATA_RET[0]_i_7_n_0\
    );
\RD_DATA_RET[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \RD_DATA_RET_reg[8]\,
      I1 => ACK_RX,
      O => \RD_DATA_RET[0]_i_8_n_0\
    );
\RD_DATA_RET[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ack_h_reg_1\,
      I1 => \RD_DATA_RET_reg[0]\(13),
      I2 => \RD_DATA_RET_reg[0]_0\(13),
      I3 => \RD_DATA_RET[0]_i_8_n_0\,
      I4 => doutb(13),
      I5 => \RD_DATA_RET[0]_i_7_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\
    );
\RD_DATA_RET[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ack_h_reg_1\,
      I1 => \RD_DATA_RET_reg[0]\(12),
      I2 => \RD_DATA_RET_reg[0]_0\(12),
      I3 => \RD_DATA_RET[0]_i_8_n_0\,
      I4 => doutb(12),
      I5 => \RD_DATA_RET[0]_i_7_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_1\
    );
\RD_DATA_RET[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ack_h_reg_1\,
      I1 => \RD_DATA_RET_reg[0]\(11),
      I2 => doutb(11),
      I3 => \RD_DATA_RET[0]_i_7_n_0\,
      I4 => \RD_DATA_RET_reg[0]_0\(11),
      I5 => \RD_DATA_RET[0]_i_8_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_2\
    );
\RD_DATA_RET[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => ACK_TX_RD,
      I2 => \RD_DATA_RET_reg[8]\,
      O => \^ack_h_reg_1\
    );
\RD_DATA_RET[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ack_h_reg_1\,
      I1 => \RD_DATA_RET_reg[0]\(10),
      I2 => \RD_DATA_RET_reg[0]_0\(10),
      I3 => \RD_DATA_RET[0]_i_8_n_0\,
      I4 => doutb(10),
      I5 => \RD_DATA_RET[0]_i_7_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_3\
    );
\RD_DATA_RET[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ack_h_reg_1\,
      I1 => \RD_DATA_RET_reg[0]\(9),
      I2 => doutb(9),
      I3 => \RD_DATA_RET[0]_i_7_n_0\,
      I4 => \RD_DATA_RET_reg[0]_0\(9),
      I5 => \RD_DATA_RET[0]_i_8_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_4\
    );
\RD_DATA_RET[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ack_h_reg_1\,
      I1 => \RD_DATA_RET_reg[0]\(8),
      I2 => \RD_DATA_RET_reg[0]_0\(8),
      I3 => \RD_DATA_RET[0]_i_8_n_0\,
      I4 => doutb(8),
      I5 => \RD_DATA_RET[0]_i_7_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_5\
    );
\RD_DATA_RET[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ack_h_reg_1\,
      I1 => \RD_DATA_RET_reg[0]\(7),
      I2 => \RD_DATA_RET_reg[0]_0\(7),
      I3 => \RD_DATA_RET[0]_i_8_n_0\,
      I4 => doutb(7),
      I5 => \RD_DATA_RET[0]_i_7_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_6\
    );
\RD_DATA_RET[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ack_h_reg_1\,
      I1 => \RD_DATA_RET_reg[0]\(6),
      I2 => \RD_DATA_RET_reg[0]_0\(6),
      I3 => \RD_DATA_RET[0]_i_8_n_0\,
      I4 => doutb(6),
      I5 => \RD_DATA_RET[0]_i_7_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_7\
    );
\RD_DATA_RET[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ack_h_reg_1\,
      I1 => \RD_DATA_RET_reg[0]\(5),
      I2 => doutb(5),
      I3 => \RD_DATA_RET[0]_i_7_n_0\,
      I4 => \RD_DATA_RET_reg[0]_0\(5),
      I5 => \RD_DATA_RET[0]_i_8_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_8\
    );
\RD_DATA_RET[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ack_h_reg_1\,
      I1 => \RD_DATA_RET_reg[0]\(4),
      I2 => \RD_DATA_RET_reg[0]_0\(4),
      I3 => \RD_DATA_RET[0]_i_8_n_0\,
      I4 => doutb(4),
      I5 => \RD_DATA_RET[0]_i_7_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_9\
    );
\RD_DATA_RET[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ack_h_reg_1\,
      I1 => \RD_DATA_RET_reg[0]\(3),
      I2 => \RD_DATA_RET_reg[0]_0\(3),
      I3 => \RD_DATA_RET[0]_i_8_n_0\,
      I4 => doutb(3),
      I5 => \RD_DATA_RET[0]_i_7_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_10\
    );
\RD_DATA_RET[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ack_h_reg_1\,
      I1 => \RD_DATA_RET_reg[0]\(2),
      I2 => \RD_DATA_RET_reg[0]_0\(2),
      I3 => \RD_DATA_RET[0]_i_8_n_0\,
      I4 => doutb(2),
      I5 => \RD_DATA_RET[0]_i_7_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_11\
    );
\RD_DATA_RET[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ack_h_reg_1\,
      I1 => \RD_DATA_RET_reg[0]\(1),
      I2 => \RD_DATA_RET_reg[0]_0\(1),
      I3 => \RD_DATA_RET[0]_i_8_n_0\,
      I4 => doutb(1),
      I5 => \RD_DATA_RET[0]_i_7_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_12\
    );
\RD_DATA_RET[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ack_h_reg_1\,
      I1 => \RD_DATA_RET_reg[0]\(0),
      I2 => doutb(0),
      I3 => \RD_DATA_RET[0]_i_7_n_0\,
      I4 => \RD_DATA_RET_reg[0]_0\(0),
      I5 => \RD_DATA_RET[0]_i_8_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_13\
    );
\RD_DATA_RET[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAEAEAAA"
    )
        port map (
      I0 => \RD_DATA_RET_reg[8]_0\,
      I1 => \RD_DATA_RET_reg[0]\(14),
      I2 => \RD_DATA_RET_reg[8]\,
      I3 => ACK_TX_RD,
      I4 => \^ack_h_reg_0\,
      I5 => \RD_DATA_RET_reg[8]_1\,
      O => D(0)
    );
host_wr_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CS_H_INTERNAL,
      Q => \^wea\(0),
      R => host_wr_req_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_6 is
  port (
    CS_H_D1 : out STD_LOGIC;
    enb : out STD_LOGIC;
    ACK_H_reg_0 : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC;
    ACK_H_reg_1 : out STD_LOGIC;
    ACK_H_reg_2 : out STD_LOGIC;
    ACK_H_reg_3 : out STD_LOGIC;
    ACK_H_reg_4 : out STD_LOGIC;
    ACK_H_reg_5 : out STD_LOGIC;
    ACK_H_reg_6 : out STD_LOGIC;
    ACK_H_reg_7 : out STD_LOGIC;
    ACK_H_reg_8 : out STD_LOGIC;
    ACK_H_reg_9 : in STD_LOGIC;
    CS_RX : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    CS_H_INTERNAL : in STD_LOGIC;
    \RD_DATA_RET_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET_reg[19]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[19]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[19]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET_reg[1]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \RD_DATA_RET_reg[1]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[1]_1\ : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_6 : entity is "canfd_v2_0_1_can_ol_tac";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_6 is
  signal \^ack_h_reg_0\ : STD_LOGIC;
  signal \RD_DATA_RET[19]_i_4_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
begin
  ACK_H_reg_0 <= \^ack_h_reg_0\;
  enb <= \^enb\;
ACK_H_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^enb\,
      Q => \^ack_h_reg_0\,
      R => ACK_H_reg_9
    );
CS_H_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CS_RX,
      Q => CS_H_D1,
      R => ACK_H_reg_9
    );
\RD_DATA_RET[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => \RD_DATA_RET_reg[1]\(4),
      I2 => \RD_DATA_RET_reg[1]_0\,
      I3 => \RD_DATA_RET_reg[1]_1\,
      I4 => doutb(4),
      O => ACK_H_reg_4
    );
\RD_DATA_RET[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => \RD_DATA_RET_reg[1]\(3),
      I2 => \RD_DATA_RET_reg[1]_0\,
      I3 => \RD_DATA_RET_reg[1]_1\,
      I4 => doutb(3),
      O => ACK_H_reg_3
    );
\RD_DATA_RET[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => \RD_DATA_RET_reg[1]\(2),
      I2 => \RD_DATA_RET_reg[1]_0\,
      I3 => \RD_DATA_RET_reg[1]_1\,
      I4 => doutb(2),
      O => ACK_H_reg_2
    );
\RD_DATA_RET[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => \RD_DATA_RET_reg[1]\(1),
      I2 => \RD_DATA_RET_reg[1]_0\,
      I3 => \RD_DATA_RET_reg[1]_1\,
      I4 => doutb(1),
      O => ACK_H_reg_1
    );
\RD_DATA_RET[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \RD_DATA_RET[19]_i_4_n_0\,
      I1 => \RD_DATA_RET_reg[19]\(0),
      I2 => \RD_DATA_RET_reg[19]_0\,
      I3 => \RD_DATA_RET_reg[19]_1\,
      I4 => \RD_DATA_RET_reg[19]_2\(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg\
    );
\RD_DATA_RET[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => \RD_DATA_RET_reg[1]\(0),
      I2 => \RD_DATA_RET_reg[1]_0\,
      I3 => \RD_DATA_RET_reg[1]_1\,
      I4 => doutb(0),
      O => \RD_DATA_RET[19]_i_4_n_0\
    );
\RD_DATA_RET[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => \RD_DATA_RET_reg[1]\(8),
      I2 => \RD_DATA_RET_reg[1]_0\,
      I3 => \RD_DATA_RET_reg[1]_1\,
      I4 => doutb(8),
      O => ACK_H_reg_8
    );
\RD_DATA_RET[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => \RD_DATA_RET_reg[1]\(7),
      I2 => \RD_DATA_RET_reg[1]_0\,
      I3 => \RD_DATA_RET_reg[1]_1\,
      I4 => doutb(7),
      O => ACK_H_reg_7
    );
\RD_DATA_RET[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => \RD_DATA_RET_reg[1]\(6),
      I2 => \RD_DATA_RET_reg[1]_0\,
      I3 => \RD_DATA_RET_reg[1]_1\,
      I4 => doutb(6),
      O => ACK_H_reg_6
    );
\RD_DATA_RET[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => \RD_DATA_RET_reg[1]\(5),
      I2 => \RD_DATA_RET_reg[1]_0\,
      I3 => \RD_DATA_RET_reg[1]_1\,
      I4 => doutb(5),
      O => ACK_H_reg_5
    );
host_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CS_H_INTERNAL,
      Q => \^enb\,
      R => ACK_H_reg_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_7 is
  port (
    CS_H_D1_1 : out STD_LOGIC;
    host_req_reg_0 : out STD_LOGIC;
    ACK_H_reg_0 : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC;
    ACK_H_reg_1 : out STD_LOGIC;
    ACK_H_reg_2 : out STD_LOGIC;
    ACK_H_reg_3 : out STD_LOGIC;
    ACK_H_reg_4 : out STD_LOGIC;
    ACK_H_reg_5 : out STD_LOGIC;
    ACK_H_reg_6 : out STD_LOGIC;
    ACK_H_reg_7 : out STD_LOGIC;
    ACK_H_reg_8 : in STD_LOGIC;
    CS_RX_T : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    CS_H_INTERNAL_3 : in STD_LOGIC;
    \RD_DATA_RET_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET_reg[21]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[21]_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[21]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \RD_DATA_RET_reg[3]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[3]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[3]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_7 : entity is "canfd_v2_0_1_can_ol_tac";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_7 is
  signal \^ack_h_reg_0\ : STD_LOGIC;
  signal \RD_DATA_RET[21]_i_9_n_0\ : STD_LOGIC;
  signal \^host_req_reg_0\ : STD_LOGIC;
begin
  ACK_H_reg_0 <= \^ack_h_reg_0\;
  host_req_reg_0 <= \^host_req_reg_0\;
ACK_H_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^host_req_reg_0\,
      Q => \^ack_h_reg_0\,
      R => ACK_H_reg_8
    );
CS_H_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CS_RX_T,
      Q => CS_H_D1_1,
      R => ACK_H_reg_8
    );
\RD_DATA_RET[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => doutb(2),
      I2 => \RD_DATA_RET_reg[3]\,
      I3 => \RD_DATA_RET_reg[3]_0\,
      I4 => \RD_DATA_RET_reg[3]_1\(2),
      O => ACK_H_reg_2
    );
\RD_DATA_RET[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => doutb(1),
      I2 => \RD_DATA_RET_reg[3]\,
      I3 => \RD_DATA_RET_reg[3]_0\,
      I4 => \RD_DATA_RET_reg[3]_1\(1),
      O => ACK_H_reg_1
    );
\RD_DATA_RET[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \RD_DATA_RET[21]_i_9_n_0\,
      I1 => \RD_DATA_RET_reg[21]\(0),
      I2 => \RD_DATA_RET_reg[21]_0\,
      I3 => \RD_DATA_RET_reg[21]_1\,
      I4 => \RD_DATA_RET_reg[21]_2\(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg\
    );
\RD_DATA_RET[21]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => doutb(0),
      I2 => \RD_DATA_RET_reg[3]\,
      I3 => \RD_DATA_RET_reg[3]_0\,
      I4 => \RD_DATA_RET_reg[3]_1\(0),
      O => \RD_DATA_RET[21]_i_9_n_0\
    );
\RD_DATA_RET[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => doutb(7),
      I2 => \RD_DATA_RET_reg[3]\,
      I3 => \RD_DATA_RET_reg[3]_0\,
      I4 => \RD_DATA_RET_reg[3]_1\(7),
      O => ACK_H_reg_7
    );
\RD_DATA_RET[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => doutb(6),
      I2 => \RD_DATA_RET_reg[3]\,
      I3 => \RD_DATA_RET_reg[3]_0\,
      I4 => \RD_DATA_RET_reg[3]_1\(6),
      O => ACK_H_reg_6
    );
\RD_DATA_RET[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => doutb(5),
      I2 => \RD_DATA_RET_reg[3]\,
      I3 => \RD_DATA_RET_reg[3]_0\,
      I4 => \RD_DATA_RET_reg[3]_1\(5),
      O => ACK_H_reg_5
    );
\RD_DATA_RET[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => doutb(4),
      I2 => \RD_DATA_RET_reg[3]\,
      I3 => \RD_DATA_RET_reg[3]_0\,
      I4 => \RD_DATA_RET_reg[3]_1\(4),
      O => ACK_H_reg_4
    );
\RD_DATA_RET[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^ack_h_reg_0\,
      I1 => doutb(3),
      I2 => \RD_DATA_RET_reg[3]\,
      I3 => \RD_DATA_RET_reg[3]_0\,
      I4 => \RD_DATA_RET_reg[3]_1\(3),
      O => ACK_H_reg_3
    );
host_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CS_H_INTERNAL_3,
      Q => \^host_req_reg_0\,
      R => ACK_H_reg_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbs is
  port (
    trigger_next_round : out STD_LOGIC;
    trigger_next_round_d1 : out STD_LOGIC;
    INDEX_VALID_SIG_reg_0 : out STD_LOGIC;
    \WINNING_INDEX_SIG_reg[4]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \num_reg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_tbs_cs_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \RUNNING_ID_LOC_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    TBS_RUNNING_SIG_reg_0 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_1 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_2 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_3 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_4 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_5 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_6 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_7 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_8 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_9 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_10 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_11 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_12 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_13 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_14 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_15 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_16 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_17 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_18 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_19 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_20 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_21 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_22 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_23 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_24 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_25 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_26 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_27 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_28 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_29 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_30 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_31 : out STD_LOGIC;
    passed_trig0 : out STD_LOGIC;
    trig_pulse_10 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    TBS_RUNNING_SIG_reg_32 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_33 : out STD_LOGIC;
    INDEX_VALID_SIG_reg_1 : out STD_LOGIC;
    \WINNING_INDEX_SIG_reg[4]_1\ : out STD_LOGIC;
    BUFFER_IS_READY0 : out STD_LOGIC;
    ACK_S_T_reg : out STD_LOGIC;
    MSG_ON_CAN_BUS_AXI_D1_reg : out STD_LOGIC;
    \WINNING_ID_LOC_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ACK_N_PROCESSING_D1_reg_0 : in STD_LOGIC;
    trigger_next_round0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    INDEX_VALID_SIG_reg_2 : in STD_LOGIC;
    passed_trig_reg : in STD_LOGIC;
    \FSM_sequential_tbs_cs[0]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_tbs_cs[0]_i_2_1\ : in STD_LOGIC;
    TBS_RUNNING_D1 : in STD_LOGIC;
    \TRR_i_reg[14]\ : in STD_LOGIC;
    \TRR_i_reg[14]_0\ : in STD_LOGIC;
    trig_pulse_2_reg : in STD_LOGIC;
    \TRR_i_reg[15]\ : in STD_LOGIC;
    \TRR_i_reg[15]_0\ : in STD_LOGIC;
    \TRR_i_reg[16]\ : in STD_LOGIC;
    \TRR_i_reg[16]_0\ : in STD_LOGIC;
    \TRR_i_reg[17]\ : in STD_LOGIC;
    \TRR_i_reg[17]_0\ : in STD_LOGIC;
    \TRR_i_reg[18]\ : in STD_LOGIC;
    \TRR_i_reg[18]_0\ : in STD_LOGIC;
    \TRR_i_reg[19]\ : in STD_LOGIC;
    \TRR_i_reg[19]_0\ : in STD_LOGIC;
    \TRR_i_reg[20]\ : in STD_LOGIC;
    \TRR_i_reg[20]_0\ : in STD_LOGIC;
    \TRR_i_reg[21]\ : in STD_LOGIC;
    \TRR_i_reg[21]_0\ : in STD_LOGIC;
    \TRR_i_reg[22]\ : in STD_LOGIC;
    \TRR_i_reg[22]_0\ : in STD_LOGIC;
    \TRR_i_reg[23]\ : in STD_LOGIC;
    \TRR_i_reg[23]_0\ : in STD_LOGIC;
    \TRR_i_reg[24]\ : in STD_LOGIC;
    \TRR_i_reg[24]_0\ : in STD_LOGIC;
    \TRR_i_reg[25]\ : in STD_LOGIC;
    \TRR_i_reg[25]_0\ : in STD_LOGIC;
    \TRR_i_reg[26]\ : in STD_LOGIC;
    \TRR_i_reg[26]_0\ : in STD_LOGIC;
    \TRR_i_reg[27]\ : in STD_LOGIC;
    \TRR_i_reg[27]_0\ : in STD_LOGIC;
    \TRR_i_reg[28]\ : in STD_LOGIC;
    \TRR_i_reg[28]_0\ : in STD_LOGIC;
    \TRR_i_reg[29]\ : in STD_LOGIC;
    \TRR_i_reg[29]_0\ : in STD_LOGIC;
    \TRR_i_reg[30]\ : in STD_LOGIC;
    \TRR_i_reg[30]_0\ : in STD_LOGIC;
    \TRR_i_reg[31]\ : in STD_LOGIC;
    \TRR_i_reg[31]_0\ : in STD_LOGIC;
    \TRR_i_reg[13]\ : in STD_LOGIC;
    \TRR_i_reg[13]_0\ : in STD_LOGIC;
    \TRR_i_reg[12]\ : in STD_LOGIC;
    \TRR_i_reg[12]_0\ : in STD_LOGIC;
    \TRR_i_reg[11]\ : in STD_LOGIC;
    \TRR_i_reg[11]_0\ : in STD_LOGIC;
    \TRR_i_reg[10]\ : in STD_LOGIC;
    \TRR_i_reg[10]_0\ : in STD_LOGIC;
    \TRR_i_reg[9]\ : in STD_LOGIC;
    \TRR_i_reg[9]_0\ : in STD_LOGIC;
    \TRR_i_reg[8]\ : in STD_LOGIC;
    \TRR_i_reg[8]_0\ : in STD_LOGIC;
    \TRR_i_reg[7]\ : in STD_LOGIC;
    \TRR_i_reg[7]_0\ : in STD_LOGIC;
    \TRR_i_reg[6]\ : in STD_LOGIC;
    \TRR_i_reg[6]_0\ : in STD_LOGIC;
    \TRR_i_reg[5]\ : in STD_LOGIC;
    \TRR_i_reg[5]_0\ : in STD_LOGIC;
    \TRR_i_reg[4]\ : in STD_LOGIC;
    \TRR_i_reg[4]_0\ : in STD_LOGIC;
    \TRR_i_reg[3]\ : in STD_LOGIC;
    \TRR_i_reg[3]_0\ : in STD_LOGIC;
    \TRR_i_reg[2]\ : in STD_LOGIC;
    \TRR_i_reg[2]_0\ : in STD_LOGIC;
    \TRR_i_reg[1]\ : in STD_LOGIC;
    \TRR_i_reg[1]_0\ : in STD_LOGIC;
    \TRR_i_reg[0]\ : in STD_LOGIC;
    \TRR_i_reg[0]_0\ : in STD_LOGIC;
    passed_trig_reg_0 : in STD_LOGIC;
    BUFFER_LOCKED_D1 : in STD_LOGIC;
    postpone_flag : in STD_LOGIC;
    ACK_S_SIG : in STD_LOGIC;
    \RUNNING_ID_LOC_reg_reg[8]_0\ : in STD_LOGIC;
    invalidate_buffer_i : in STD_LOGIC;
    index_valid_d4 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_5_0 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_i_5_1 : in STD_LOGIC;
    \FSM_sequential_tbs_cs_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_tbs_cs_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_tbs_cs[0]_i_2_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_tbs_cs[0]_i_2_3\ : in STD_LOGIC;
    \RD_DATA_S_D1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbs is
  signal ACK_N_PROCESSING : STD_LOGIC;
  signal ACK_N_PROCESSING_D1 : STD_LOGIC;
  signal \^ack_s_t_reg\ : STD_LOGIC;
  signal FIRST_VALID_ID_NOT_READ_i_1_n_0 : STD_LOGIC;
  signal FIRST_VALID_ID_NOT_READ_reg_n_0 : STD_LOGIC;
  signal FIRST_VALID_ID_READ_PULSE : STD_LOGIC;
  signal FIRST_VALID_ID_READ_PULSE0 : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[1]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_tbs_cs_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^index_valid_sig_reg_0\ : STD_LOGIC;
  signal LAST_ENTRY_FLAG_i_1_n_0 : STD_LOGIC;
  signal LAST_ENTRY_FLAG_reg_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \RD_DATA_S_D1_reg_n_0_[0]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[10]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[11]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[13]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[14]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[15]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[16]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[17]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[18]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[19]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[1]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[20]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[21]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[22]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[23]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[24]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[25]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[26]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[27]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[28]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[29]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[2]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[30]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[31]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[3]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[4]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[5]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[6]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[7]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[8]\ : STD_LOGIC;
  signal \RD_DATA_S_D1_reg_n_0_[9]\ : STD_LOGIC;
  signal RUNNING_ID_LOC : STD_LOGIC_VECTOR ( 0 to 8 );
  signal \RUNNING_ID_LOC_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \RUNNING_ID_LOC_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal RUNNING_ID_LOC_reg_d1 : STD_LOGIC_VECTOR ( 0 to 8 );
  signal \^running_id_loc_reg_reg[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal SET_TBS_RUNNING_SIG : STD_LOGIC;
  signal TBS_RUNNING_SIG_i_1_n_0 : STD_LOGIC;
  signal TBS_RUNNING_SIG_reg_n_0 : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_n_1\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_n_2\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_carry__0_n_3\ : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_i_1_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_i_2_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_i_3_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_i_4_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_i_5_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_i_6_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_i_7_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_i_8_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_n_0 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_n_1 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_n_2 : STD_LOGIC;
  signal WINNING_ID_DATA0_carry_n_3 : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \WINNING_ID_DATA0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[10]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[14]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[15]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[16]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[17]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[18]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[19]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[20]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[21]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[22]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[23]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[24]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[26]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[28]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[29]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[30]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[31]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[8]\ : STD_LOGIC;
  signal \WINNING_ID_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal WINNING_ID_LOC_SIG : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_0\ : STD_LOGIC;
  signal num : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal num_reg_d1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^num_reg_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tbs_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trig_pulse_2_i_11_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_12_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_13_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_14_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_16_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_17_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_18_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_19_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_20_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_21_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_22_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_3_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_4_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_5_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_6_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_7_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_8_n_0 : STD_LOGIC;
  signal trig_pulse_2_i_9_n_0 : STD_LOGIC;
  signal \^trigger_next_round\ : STD_LOGIC;
  signal NLW_WINNING_ID_DATA0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_WINNING_ID_DATA0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_WINNING_ID_DATA0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_WINNING_ID_DATA0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_WINNING_ID_DATA0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_WINNING_ID_DATA0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_WINNING_ID_DATA0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ACK_N_PROCESSING_D1_i_1 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of FIRST_VALID_ID_READ_PULSE_i_1 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \FSM_sequential_tbs_cs[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \FSM_sequential_tbs_cs[1]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \FSM_sequential_tbs_cs[1]_i_3\ : label is "soft_lutpair60";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tbs_cs_reg[0]\ : label is "IDLE:00,PROCESSING:10,LOOPING:01,ROUND_FINISH:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tbs_cs_reg[1]\ : label is "IDLE:00,PROCESSING:10,LOOPING:01,ROUND_FINISH:11";
  attribute SOFT_HLUTNM of LAST_ENTRY_FLAG_i_1 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \RUNNING_ID_LOC_reg[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \RUNNING_ID_LOC_reg[7]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \RUNNING_ID_LOC_reg[8]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \exclude_winning_or_locked_req[15]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \exclude_winning_or_locked_req[31]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \num_reg[0]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \num_reg[1]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \num_reg[2]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \num_reg[4]_i_5__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \num_reg[4]_i_6\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of trig_pulse_2_i_17 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of trig_pulse_2_i_18 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of trig_pulse_2_i_21 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of trig_pulse_2_i_9 : label is "soft_lutpair64";
begin
  ACK_S_T_reg <= \^ack_s_t_reg\;
  \FSM_sequential_tbs_cs_reg[1]_0\(1 downto 0) <= \^fsm_sequential_tbs_cs_reg[1]_0\(1 downto 0);
  INDEX_VALID_SIG_reg_0 <= \^index_valid_sig_reg_0\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  \RUNNING_ID_LOC_reg_reg[0]_0\(8 downto 0) <= \^running_id_loc_reg_reg[0]_0\(8 downto 0);
  \num_reg_reg[4]_0\(4 downto 0) <= \^num_reg_reg[4]_0\(4 downto 0);
  trigger_next_round <= \^trigger_next_round\;
ACK_N_PROCESSING_D1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ACK_S_SIG,
      I1 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I2 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      O => ACK_N_PROCESSING
    );
ACK_N_PROCESSING_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ACK_N_PROCESSING,
      Q => ACK_N_PROCESSING_D1,
      R => ACK_N_PROCESSING_D1_reg_0
    );
BUFFER_IS_READY_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^index_valid_sig_reg_0\,
      I1 => index_valid_d4,
      O => BUFFER_IS_READY0
    );
FIRST_VALID_ID_NOT_READ_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8BAB"
    )
        port map (
      I0 => FIRST_VALID_ID_NOT_READ_reg_n_0,
      I1 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      I2 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I3 => ACK_S_SIG,
      I4 => ACK_N_PROCESSING_D1_reg_0,
      O => FIRST_VALID_ID_NOT_READ_i_1_n_0
    );
FIRST_VALID_ID_NOT_READ_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => FIRST_VALID_ID_NOT_READ_i_1_n_0,
      Q => FIRST_VALID_ID_NOT_READ_reg_n_0,
      R => '0'
    );
FIRST_VALID_ID_READ_PULSE_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => FIRST_VALID_ID_NOT_READ_reg_n_0,
      I1 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      I2 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I3 => ACK_S_SIG,
      O => FIRST_VALID_ID_READ_PULSE0
    );
FIRST_VALID_ID_READ_PULSE_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => FIRST_VALID_ID_READ_PULSE0,
      Q => FIRST_VALID_ID_READ_PULSE,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\FSM_sequential_tbs_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0AC0"
    )
        port map (
      I0 => \FSM_sequential_tbs_cs[0]_i_2_n_0\,
      I1 => ACK_S_SIG,
      I2 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I3 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      I4 => SET_TBS_RUNNING_SIG,
      O => tbs_ns(0)
    );
\FSM_sequential_tbs_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBBBBBABB"
    )
        port map (
      I0 => \FSM_sequential_tbs_cs_reg[0]_0\,
      I1 => \FSM_sequential_tbs_cs[0]_i_5_n_0\,
      I2 => \FSM_sequential_tbs_cs[0]_i_6_n_0\,
      I3 => \^num_reg_reg[4]_0\(4),
      I4 => \^num_reg_reg[4]_0\(2),
      I5 => \FSM_sequential_tbs_cs_reg[0]_1\,
      O => \FSM_sequential_tbs_cs[0]_i_2_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \RUNNING_ID_LOC_reg_reg[8]_0\,
      I1 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I2 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      O => SET_TBS_RUNNING_SIG
    );
\FSM_sequential_tbs_cs[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D8FFFF"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(2),
      I1 => \FSM_sequential_tbs_cs[0]_i_2_0\,
      I2 => \FSM_sequential_tbs_cs[0]_i_2_1\,
      I3 => \^num_reg_reg[4]_0\(4),
      I4 => \^num_reg_reg[4]_0\(3),
      O => \FSM_sequential_tbs_cs[0]_i_5_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F7"
    )
        port map (
      I0 => \FSM_sequential_tbs_cs[0]_i_2_2\(0),
      I1 => \^num_reg_reg[4]_0\(1),
      I2 => \^num_reg_reg[4]_0\(0),
      I3 => \^num_reg_reg[4]_0\(2),
      I4 => \FSM_sequential_tbs_cs[0]_i_2_3\,
      O => \FSM_sequential_tbs_cs[0]_i_6_n_0\
    );
\FSM_sequential_tbs_cs[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^ack_s_t_reg\,
      I1 => LAST_ENTRY_FLAG_reg_n_0,
      I2 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I3 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      I4 => \FSM_sequential_tbs_cs[1]_i_3_n_0\,
      O => tbs_ns(1)
    );
\FSM_sequential_tbs_cs[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0530"
    )
        port map (
      I0 => ACK_S_SIG,
      I1 => \FSM_sequential_tbs_cs[0]_i_2_n_0\,
      I2 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      I3 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      O => \^ack_s_t_reg\
    );
\FSM_sequential_tbs_cs[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(3),
      I1 => \^num_reg_reg[4]_0\(2),
      I2 => \^num_reg_reg[4]_0\(1),
      I3 => \^num_reg_reg[4]_0\(0),
      I4 => \^num_reg_reg[4]_0\(4),
      O => \FSM_sequential_tbs_cs[1]_i_3_n_0\
    );
\FSM_sequential_tbs_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tbs_ns(0),
      Q => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\FSM_sequential_tbs_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tbs_ns(1),
      Q => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      R => ACK_N_PROCESSING_D1_reg_0
    );
INDEX_VALID_SIG_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => INDEX_VALID_SIG_reg_2,
      Q => \^index_valid_sig_reg_0\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
LAST_ENTRY_FLAG_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000AEA"
    )
        port map (
      I0 => LAST_ENTRY_FLAG_reg_n_0,
      I1 => \FSM_sequential_tbs_cs[1]_i_3_n_0\,
      I2 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      I3 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I4 => ACK_N_PROCESSING_D1_reg_0,
      O => LAST_ENTRY_FLAG_i_1_n_0
    );
LAST_ENTRY_FLAG_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => LAST_ENTRY_FLAG_i_1_n_0,
      Q => LAST_ENTRY_FLAG_reg_n_0,
      R => '0'
    );
\RD_DATA_S_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(31),
      Q => \RD_DATA_S_D1_reg_n_0_[0]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(21),
      Q => \RD_DATA_S_D1_reg_n_0_[10]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(20),
      Q => \RD_DATA_S_D1_reg_n_0_[11]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(19),
      Q => p_1_in(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(18),
      Q => \RD_DATA_S_D1_reg_n_0_[13]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(17),
      Q => \RD_DATA_S_D1_reg_n_0_[14]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(16),
      Q => \RD_DATA_S_D1_reg_n_0_[15]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(15),
      Q => \RD_DATA_S_D1_reg_n_0_[16]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(14),
      Q => \RD_DATA_S_D1_reg_n_0_[17]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(13),
      Q => \RD_DATA_S_D1_reg_n_0_[18]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(12),
      Q => \RD_DATA_S_D1_reg_n_0_[19]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(30),
      Q => \RD_DATA_S_D1_reg_n_0_[1]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(11),
      Q => \RD_DATA_S_D1_reg_n_0_[20]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(10),
      Q => \RD_DATA_S_D1_reg_n_0_[21]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(9),
      Q => \RD_DATA_S_D1_reg_n_0_[22]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(8),
      Q => \RD_DATA_S_D1_reg_n_0_[23]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(7),
      Q => \RD_DATA_S_D1_reg_n_0_[24]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(6),
      Q => \RD_DATA_S_D1_reg_n_0_[25]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(5),
      Q => \RD_DATA_S_D1_reg_n_0_[26]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(4),
      Q => \RD_DATA_S_D1_reg_n_0_[27]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(3),
      Q => \RD_DATA_S_D1_reg_n_0_[28]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(2),
      Q => \RD_DATA_S_D1_reg_n_0_[29]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(29),
      Q => \RD_DATA_S_D1_reg_n_0_[2]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(1),
      Q => \RD_DATA_S_D1_reg_n_0_[30]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(0),
      Q => \RD_DATA_S_D1_reg_n_0_[31]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(28),
      Q => \RD_DATA_S_D1_reg_n_0_[3]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(27),
      Q => \RD_DATA_S_D1_reg_n_0_[4]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(26),
      Q => \RD_DATA_S_D1_reg_n_0_[5]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(25),
      Q => \RD_DATA_S_D1_reg_n_0_[6]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(24),
      Q => \RD_DATA_S_D1_reg_n_0_[7]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(23),
      Q => \RD_DATA_S_D1_reg_n_0_[8]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RD_DATA_S_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_DATA_S_D1_reg[0]_0\(22),
      Q => \RD_DATA_S_D1_reg_n_0_[9]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \^running_id_loc_reg_reg[0]_0\(6),
      I1 => \^running_id_loc_reg_reg[0]_0\(5),
      I2 => \RUNNING_ID_LOC_reg[0]_i_2_n_0\,
      I3 => \^running_id_loc_reg_reg[0]_0\(7),
      I4 => \^running_id_loc_reg_reg[0]_0\(8),
      I5 => \num_reg[4]_i_5__0_n_0\,
      O => RUNNING_ID_LOC(0)
    );
\RUNNING_ID_LOC_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => \^running_id_loc_reg_reg[0]_0\(4),
      I1 => \^running_id_loc_reg_reg[0]_0\(1),
      I2 => \^running_id_loc_reg_reg[0]_0\(0),
      I3 => \^running_id_loc_reg_reg[0]_0\(2),
      I4 => \^running_id_loc_reg_reg[0]_0\(3),
      O => \RUNNING_ID_LOC_reg[0]_i_2_n_0\
    );
\RUNNING_ID_LOC_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660606060606060"
    )
        port map (
      I0 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      I1 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I2 => \^running_id_loc_reg_reg[0]_0\(7),
      I3 => \RUNNING_ID_LOC_reg[0]_i_2_n_0\,
      I4 => \^running_id_loc_reg_reg[0]_0\(5),
      I5 => \^running_id_loc_reg_reg[0]_0\(6),
      O => RUNNING_ID_LOC(1)
    );
\RUNNING_ID_LOC_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606060"
    )
        port map (
      I0 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      I1 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I2 => \^running_id_loc_reg_reg[0]_0\(6),
      I3 => \^running_id_loc_reg_reg[0]_0\(5),
      I4 => \RUNNING_ID_LOC_reg[0]_i_2_n_0\,
      O => RUNNING_ID_LOC(2)
    );
\RUNNING_ID_LOC_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FF9"
    )
        port map (
      I0 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I1 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      I2 => \RUNNING_ID_LOC_reg[0]_i_2_n_0\,
      I3 => \^running_id_loc_reg_reg[0]_0\(5),
      O => RUNNING_ID_LOC(3)
    );
\RUNNING_ID_LOC_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111154444444"
    )
        port map (
      I0 => \num_reg[4]_i_5__0_n_0\,
      I1 => \^running_id_loc_reg_reg[0]_0\(3),
      I2 => \^running_id_loc_reg_reg[0]_0\(2),
      I3 => \^running_id_loc_reg_reg[0]_0\(0),
      I4 => \^running_id_loc_reg_reg[0]_0\(1),
      I5 => \^running_id_loc_reg_reg[0]_0\(4),
      O => RUNNING_ID_LOC(4)
    );
\RUNNING_ID_LOC_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000000006666666"
    )
        port map (
      I0 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I1 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      I2 => \^running_id_loc_reg_reg[0]_0\(1),
      I3 => \^running_id_loc_reg_reg[0]_0\(0),
      I4 => \^running_id_loc_reg_reg[0]_0\(2),
      I5 => \^running_id_loc_reg_reg[0]_0\(3),
      O => \RUNNING_ID_LOC_reg[5]_i_1_n_0\
    );
\RUNNING_ID_LOC_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606060"
    )
        port map (
      I0 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      I1 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I2 => \^running_id_loc_reg_reg[0]_0\(2),
      I3 => \^running_id_loc_reg_reg[0]_0\(0),
      I4 => \^running_id_loc_reg_reg[0]_0\(1),
      O => RUNNING_ID_LOC(6)
    );
\RUNNING_ID_LOC_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \^running_id_loc_reg_reg[0]_0\(1),
      I1 => \^running_id_loc_reg_reg[0]_0\(0),
      I2 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I3 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      O => RUNNING_ID_LOC(7)
    );
\RUNNING_ID_LOC_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \^running_id_loc_reg_reg[0]_0\(0),
      I1 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I2 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      O => RUNNING_ID_LOC(8)
    );
\RUNNING_ID_LOC_reg_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(8),
      Q => RUNNING_ID_LOC_reg_d1(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(7),
      Q => RUNNING_ID_LOC_reg_d1(1),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(6),
      Q => RUNNING_ID_LOC_reg_d1(2),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_d1_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(5),
      Q => RUNNING_ID_LOC_reg_d1(3),
      S => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(4),
      Q => RUNNING_ID_LOC_reg_d1(4),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(3),
      Q => RUNNING_ID_LOC_reg_d1(5),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(2),
      Q => RUNNING_ID_LOC_reg_d1(6),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(1),
      Q => RUNNING_ID_LOC_reg_d1(7),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^running_id_loc_reg_reg[0]_0\(0),
      Q => RUNNING_ID_LOC_reg_d1(8),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(0),
      Q => \^running_id_loc_reg_reg[0]_0\(8),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(1),
      Q => \^running_id_loc_reg_reg[0]_0\(7),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(2),
      Q => \^running_id_loc_reg_reg[0]_0\(6),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(3),
      Q => \^running_id_loc_reg_reg[0]_0\(5),
      S => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(4),
      Q => \^running_id_loc_reg_reg[0]_0\(4),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => \RUNNING_ID_LOC_reg[5]_i_1_n_0\,
      Q => \^running_id_loc_reg_reg[0]_0\(3),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(6),
      Q => \^running_id_loc_reg_reg[0]_0\(2),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(7),
      Q => \^running_id_loc_reg_reg[0]_0\(1),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\RUNNING_ID_LOC_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => RUNNING_ID_LOC(8),
      Q => \^running_id_loc_reg_reg[0]_0\(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
TBS_RUNNING_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      O => TBS_RUNNING_SIG_reg_32
    );
TBS_RUNNING_SIG_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000EEE"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      I3 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I4 => ACK_N_PROCESSING_D1_reg_0,
      O => TBS_RUNNING_SIG_i_1_n_0
    );
TBS_RUNNING_SIG_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => TBS_RUNNING_SIG_i_1_n_0,
      Q => TBS_RUNNING_SIG_reg_n_0,
      R => '0'
    );
\TRR_TBS_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      O => E(0)
    );
\TRR_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[0]\,
      I4 => \TRR_i_reg[0]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_31
    );
\TRR_i[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[10]\,
      I4 => \TRR_i_reg[10]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_21
    );
\TRR_i[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[11]\,
      I4 => \TRR_i_reg[11]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_20
    );
\TRR_i[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[12]\,
      I4 => \TRR_i_reg[12]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_19
    );
\TRR_i[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[13]\,
      I4 => \TRR_i_reg[13]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_18
    );
\TRR_i[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[14]\,
      I4 => \TRR_i_reg[14]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_0
    );
\TRR_i[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[15]\,
      I4 => \TRR_i_reg[15]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_1
    );
\TRR_i[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[16]\,
      I4 => \TRR_i_reg[16]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_2
    );
\TRR_i[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[17]\,
      I4 => \TRR_i_reg[17]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_3
    );
\TRR_i[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[18]\,
      I4 => \TRR_i_reg[18]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_4
    );
\TRR_i[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[19]\,
      I4 => \TRR_i_reg[19]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_5
    );
\TRR_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[1]\,
      I4 => \TRR_i_reg[1]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_30
    );
\TRR_i[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[20]\,
      I4 => \TRR_i_reg[20]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_6
    );
\TRR_i[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[21]\,
      I4 => \TRR_i_reg[21]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_7
    );
\TRR_i[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[22]\,
      I4 => \TRR_i_reg[22]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_8
    );
\TRR_i[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[23]\,
      I4 => \TRR_i_reg[23]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_9
    );
\TRR_i[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[24]\,
      I4 => \TRR_i_reg[24]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_10
    );
\TRR_i[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[25]\,
      I4 => \TRR_i_reg[25]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_11
    );
\TRR_i[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[26]\,
      I4 => \TRR_i_reg[26]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_12
    );
\TRR_i[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[27]\,
      I4 => \TRR_i_reg[27]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_13
    );
\TRR_i[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[28]\,
      I4 => \TRR_i_reg[28]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_14
    );
\TRR_i[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[29]\,
      I4 => \TRR_i_reg[29]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_15
    );
\TRR_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[2]\,
      I4 => \TRR_i_reg[2]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_29
    );
\TRR_i[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[30]\,
      I4 => \TRR_i_reg[30]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_16
    );
\TRR_i[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[31]\,
      I4 => \TRR_i_reg[31]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_17
    );
\TRR_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[3]\,
      I4 => \TRR_i_reg[3]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_28
    );
\TRR_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[4]\,
      I4 => \TRR_i_reg[4]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_27
    );
\TRR_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[5]\,
      I4 => \TRR_i_reg[5]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_26
    );
\TRR_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[6]\,
      I4 => \TRR_i_reg[6]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_25
    );
\TRR_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[7]\,
      I4 => \TRR_i_reg[7]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_24
    );
\TRR_i[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[8]\,
      I4 => \TRR_i_reg[8]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_23
    );
\TRR_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => TBS_RUNNING_D1,
      I3 => \TRR_i_reg[9]\,
      I4 => \TRR_i_reg[9]_0\,
      I5 => trig_pulse_2_reg,
      O => TBS_RUNNING_SIG_reg_22
    );
WINNING_ID_DATA0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => WINNING_ID_DATA0_carry_n_0,
      CO(2) => WINNING_ID_DATA0_carry_n_1,
      CO(1) => WINNING_ID_DATA0_carry_n_2,
      CO(0) => WINNING_ID_DATA0_carry_n_3,
      CYINIT => '0',
      DI(3) => WINNING_ID_DATA0_carry_i_1_n_0,
      DI(2) => WINNING_ID_DATA0_carry_i_2_n_0,
      DI(1) => WINNING_ID_DATA0_carry_i_3_n_0,
      DI(0) => WINNING_ID_DATA0_carry_i_4_n_0,
      O(3 downto 0) => NLW_WINNING_ID_DATA0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => WINNING_ID_DATA0_carry_i_5_n_0,
      S(2) => WINNING_ID_DATA0_carry_i_6_n_0,
      S(1) => WINNING_ID_DATA0_carry_i_7_n_0,
      S(0) => WINNING_ID_DATA0_carry_i_8_n_0
    );
\WINNING_ID_DATA0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => WINNING_ID_DATA0_carry_n_0,
      CO(3) => \NLW_WINNING_ID_DATA0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \WINNING_ID_DATA0_carry__0_n_1\,
      CO(1) => \WINNING_ID_DATA0_carry__0_n_2\,
      CO(0) => \WINNING_ID_DATA0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \WINNING_ID_DATA0_carry__0_i_1_n_0\,
      DI(1) => \WINNING_ID_DATA0_carry__0_i_2_n_0\,
      DI(0) => \WINNING_ID_DATA0_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_WINNING_ID_DATA0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \WINNING_ID_DATA0_carry__0_i_4_n_0\,
      S(1) => \WINNING_ID_DATA0_carry__0_i_5_n_0\,
      S(0) => \WINNING_ID_DATA0_carry__0_i_6_n_0\
    );
\WINNING_ID_DATA0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[0]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[0]\,
      O => \WINNING_ID_DATA0_carry__0_i_1_n_0\
    );
\WINNING_ID_DATA0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[2]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[2]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[1]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[1]\,
      O => \WINNING_ID_DATA0_carry__0_i_2_n_0\
    );
\WINNING_ID_DATA0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[4]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[4]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[3]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[3]\,
      O => \WINNING_ID_DATA0_carry__0_i_3_n_0\
    );
\WINNING_ID_DATA0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \RD_DATA_S_D1_reg_n_0_[0]\,
      I1 => \WINNING_ID_DATA_reg_n_0_[0]\,
      O => \WINNING_ID_DATA0_carry__0_i_4_n_0\
    );
\WINNING_ID_DATA0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[2]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[2]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[1]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[1]\,
      O => \WINNING_ID_DATA0_carry__0_i_5_n_0\
    );
\WINNING_ID_DATA0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[4]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[4]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[3]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[3]\,
      O => \WINNING_ID_DATA0_carry__0_i_6_n_0\
    );
WINNING_ID_DATA0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[6]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[6]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[5]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[5]\,
      O => WINNING_ID_DATA0_carry_i_1_n_0
    );
WINNING_ID_DATA0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[8]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[8]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[7]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[7]\,
      O => WINNING_ID_DATA0_carry_i_2_n_0
    );
WINNING_ID_DATA0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[10]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[10]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[9]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[9]\,
      O => WINNING_ID_DATA0_carry_i_3_n_0
    );
WINNING_ID_DATA0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_1_in(0),
      I2 => \RD_DATA_S_D1_reg_n_0_[11]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[11]\,
      O => WINNING_ID_DATA0_carry_i_4_n_0
    );
WINNING_ID_DATA0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[6]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[6]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[5]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[5]\,
      O => WINNING_ID_DATA0_carry_i_5_n_0
    );
WINNING_ID_DATA0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[8]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[8]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[7]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[7]\,
      O => WINNING_ID_DATA0_carry_i_6_n_0
    );
WINNING_ID_DATA0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[10]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[10]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[9]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[9]\,
      O => WINNING_ID_DATA0_carry_i_7_n_0
    );
WINNING_ID_DATA0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_1_in(0),
      I2 => \WINNING_ID_DATA_reg_n_0_[11]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[11]\,
      O => WINNING_ID_DATA0_carry_i_8_n_0
    );
\WINNING_ID_DATA0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \WINNING_ID_DATA0_inferred__0/i__carry_n_0\,
      CO(2) => \WINNING_ID_DATA0_inferred__0/i__carry_n_1\,
      CO(1) => \WINNING_ID_DATA0_inferred__0/i__carry_n_2\,
      CO(0) => \WINNING_ID_DATA0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__0_n_0\,
      DI(2) => \i__carry_i_2__0_n_0\,
      DI(1) => \i__carry_i_3__0_n_0\,
      DI(0) => \i__carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW_WINNING_ID_DATA0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__0_n_0\,
      S(2) => \i__carry_i_6__0_n_0\,
      S(1) => \i__carry_i_7__0_n_0\,
      S(0) => \i__carry_i_8__0_n_0\
    );
\WINNING_ID_DATA0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \WINNING_ID_DATA0_inferred__0/i__carry_n_0\,
      CO(3) => \WINNING_ID_DATA0_inferred__0/i__carry__0_n_0\,
      CO(2) => \WINNING_ID_DATA0_inferred__0/i__carry__0_n_1\,
      CO(1) => \WINNING_ID_DATA0_inferred__0/i__carry__0_n_2\,
      CO(0) => \WINNING_ID_DATA0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__0_n_0\,
      DI(2) => \i__carry__0_i_2__0_n_0\,
      DI(1) => \i__carry__0_i_3__0_n_0\,
      DI(0) => \i__carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_WINNING_ID_DATA0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5__0_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
\WINNING_ID_DATA0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \WINNING_ID_DATA0_inferred__0/i__carry__0_n_0\,
      CO(3) => \WINNING_ID_DATA0_inferred__0/i__carry__1_n_0\,
      CO(2) => \WINNING_ID_DATA0_inferred__0/i__carry__1_n_1\,
      CO(1) => \WINNING_ID_DATA0_inferred__0/i__carry__1_n_2\,
      CO(0) => \WINNING_ID_DATA0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__1_i_1_n_0\,
      DI(2) => \i__carry__1_i_2_n_0\,
      DI(1) => \i__carry__1_i_3_n_0\,
      DI(0) => \i__carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_WINNING_ID_DATA0_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_5_n_0\,
      S(2) => \i__carry__1_i_6_n_0\,
      S(1) => \i__carry__1_i_7_n_0\,
      S(0) => \i__carry__1_i_8_n_0\
    );
\WINNING_ID_DATA0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \WINNING_ID_DATA0_inferred__0/i__carry__1_n_0\,
      CO(3) => \WINNING_ID_DATA0_inferred__0/i__carry__2_n_0\,
      CO(2) => \WINNING_ID_DATA0_inferred__0/i__carry__2_n_1\,
      CO(1) => \WINNING_ID_DATA0_inferred__0/i__carry__2_n_2\,
      CO(0) => \WINNING_ID_DATA0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__2_i_1_n_0\,
      DI(2) => \i__carry__2_i_2_n_0\,
      DI(1) => \i__carry__2_i_3_n_0\,
      DI(0) => \i__carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_WINNING_ID_DATA0_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_5_n_0\,
      S(2) => \i__carry__2_i_6_n_0\,
      S(1) => \i__carry__2_i_7_n_0\,
      S(0) => \i__carry__2_i_8_n_0\
    );
\WINNING_ID_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[0]\,
      Q => \WINNING_ID_DATA_reg_n_0_[0]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[10]\,
      Q => \WINNING_ID_DATA_reg_n_0_[10]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[11]\,
      Q => \WINNING_ID_DATA_reg_n_0_[11]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => p_1_in(0),
      Q => p_0_in(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[13]\,
      Q => \WINNING_ID_DATA_reg_n_0_[13]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[14]\,
      Q => \WINNING_ID_DATA_reg_n_0_[14]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[15]\,
      Q => \WINNING_ID_DATA_reg_n_0_[15]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[16]\,
      Q => \WINNING_ID_DATA_reg_n_0_[16]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[17]\,
      Q => \WINNING_ID_DATA_reg_n_0_[17]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[18]\,
      Q => \WINNING_ID_DATA_reg_n_0_[18]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[19]\,
      Q => \WINNING_ID_DATA_reg_n_0_[19]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[1]\,
      Q => \WINNING_ID_DATA_reg_n_0_[1]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[20]\,
      Q => \WINNING_ID_DATA_reg_n_0_[20]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[21]\,
      Q => \WINNING_ID_DATA_reg_n_0_[21]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[22]\,
      Q => \WINNING_ID_DATA_reg_n_0_[22]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[23]\,
      Q => \WINNING_ID_DATA_reg_n_0_[23]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[24]\,
      Q => \WINNING_ID_DATA_reg_n_0_[24]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[25]\,
      Q => \WINNING_ID_DATA_reg_n_0_[25]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[26]\,
      Q => \WINNING_ID_DATA_reg_n_0_[26]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[27]\,
      Q => \WINNING_ID_DATA_reg_n_0_[27]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[28]\,
      Q => \WINNING_ID_DATA_reg_n_0_[28]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[29]\,
      Q => \WINNING_ID_DATA_reg_n_0_[29]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[2]\,
      Q => \WINNING_ID_DATA_reg_n_0_[2]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[30]\,
      Q => \WINNING_ID_DATA_reg_n_0_[30]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[31]\,
      Q => \WINNING_ID_DATA_reg_n_0_[31]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[3]\,
      Q => \WINNING_ID_DATA_reg_n_0_[3]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[4]\,
      Q => \WINNING_ID_DATA_reg_n_0_[4]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[5]\,
      Q => \WINNING_ID_DATA_reg_n_0_[5]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[6]\,
      Q => \WINNING_ID_DATA_reg_n_0_[6]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[7]\,
      Q => \WINNING_ID_DATA_reg_n_0_[7]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[8]\,
      Q => \WINNING_ID_DATA_reg_n_0_[8]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => \RD_DATA_S_D1_reg_n_0_[9]\,
      Q => \WINNING_ID_DATA_reg_n_0_[9]\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(0),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(8),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(1),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(7),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(2),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(6),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(3),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(5),
      S => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(4),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(4),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(5),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(3),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(6),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(2),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(7),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(1),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_ID_LOC_SIG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => RUNNING_ID_LOC_reg_d1(8),
      Q => \WINNING_ID_LOC_SIG_reg[0]_0\(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_INDEX_SIG[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAAAAAAAAAAA"
    )
        port map (
      I0 => FIRST_VALID_ID_READ_PULSE,
      I1 => \WINNING_ID_DATA0_inferred__0/i__carry__2_n_0\,
      I2 => p_1_in(0),
      I3 => p_0_in(0),
      I4 => \WINNING_ID_DATA0_carry__0_n_1\,
      I5 => ACK_N_PROCESSING_D1,
      O => WINNING_ID_LOC_SIG
    );
\WINNING_INDEX_SIG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => num_reg_d1(0),
      Q => \^q\(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_INDEX_SIG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => num_reg_d1(1),
      Q => \^q\(1),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_INDEX_SIG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => num_reg_d1(2),
      Q => \^q\(2),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_INDEX_SIG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => num_reg_d1(3),
      Q => \^q\(3),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\WINNING_INDEX_SIG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => WINNING_ID_LOC_SIG,
      D => num_reg_d1(4),
      Q => \^q\(4),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\exclude_winning_or_locked_req[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(4),
      I1 => passed_trig_reg,
      I2 => \^index_valid_sig_reg_0\,
      O => \WINNING_INDEX_SIG_reg[4]_0\
    );
\exclude_winning_or_locked_req[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(4),
      I1 => passed_trig_reg,
      I2 => \^index_valid_sig_reg_0\,
      O => \WINNING_INDEX_SIG_reg[4]_1\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[17]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[17]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[16]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[16]\,
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[19]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[19]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[18]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[18]\,
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[21]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[21]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[20]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[20]\,
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[23]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[23]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[22]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[22]\,
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[17]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[17]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[16]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[16]\,
      O => \i__carry__0_i_5__0_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[19]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[19]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[18]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[18]\,
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[21]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[21]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[20]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[20]\,
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[23]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[23]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[22]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[22]\,
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[9]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[9]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[8]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[8]\,
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[11]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[11]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[10]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[10]\,
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[13]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[13]\,
      I2 => p_1_in(0),
      I3 => p_0_in(0),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[15]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[15]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[14]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[14]\,
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[9]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[9]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[8]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[8]\,
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[11]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[11]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[10]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[10]\,
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[13]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[13]\,
      I2 => p_0_in(0),
      I3 => p_1_in(0),
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[15]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[15]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[14]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[14]\,
      O => \i__carry__1_i_8_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[1]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[1]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[0]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[0]\,
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[3]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[3]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[2]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[2]\,
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[5]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[5]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[4]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[4]\,
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[7]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[7]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[6]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[6]\,
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[1]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[1]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[0]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[0]\,
      O => \i__carry__2_i_5_n_0\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[3]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[3]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[2]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[2]\,
      O => \i__carry__2_i_6_n_0\
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[5]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[5]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[4]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[4]\,
      O => \i__carry__2_i_7_n_0\
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[7]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[7]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[6]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[6]\,
      O => \i__carry__2_i_8_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[25]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[25]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[24]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[24]\,
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[27]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[27]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[26]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[26]\,
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[29]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[29]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[28]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[28]\,
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[31]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[31]\,
      I2 => \RD_DATA_S_D1_reg_n_0_[30]\,
      I3 => \WINNING_ID_DATA_reg_n_0_[30]\,
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[25]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[25]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[24]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[24]\,
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[27]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[27]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[26]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[26]\,
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[29]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[29]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[28]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[28]\,
      O => \i__carry_i_7__0_n_0\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \WINNING_ID_DATA_reg_n_0_[31]\,
      I1 => \RD_DATA_S_D1_reg_n_0_[31]\,
      I2 => \WINNING_ID_DATA_reg_n_0_[30]\,
      I3 => \RD_DATA_S_D1_reg_n_0_[30]\,
      O => \i__carry_i_8__0_n_0\
    );
\num_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(0),
      I1 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I2 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      O => num(0)
    );
\num_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(1),
      I1 => \^num_reg_reg[4]_0\(0),
      I2 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I3 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      O => num(1)
    );
\num_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00787800"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(0),
      I1 => \^num_reg_reg[4]_0\(1),
      I2 => \^num_reg_reg[4]_0\(2),
      I3 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I4 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      O => num(2)
    );
\num_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660606060606060"
    )
        port map (
      I0 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      I1 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I2 => \^num_reg_reg[4]_0\(3),
      I3 => \^num_reg_reg[4]_0\(2),
      I4 => \^num_reg_reg[4]_0\(1),
      I5 => \^num_reg_reg[4]_0\(0),
      O => num(3)
    );
\num_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEEAAEFBBEEBB"
    )
        port map (
      I0 => \num_reg[4]_i_3__0_n_0\,
      I1 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      I2 => LAST_ENTRY_FLAG_reg_n_0,
      I3 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      I4 => ACK_S_SIG,
      I5 => \RUNNING_ID_LOC_reg_reg[8]_0\,
      O => \num_reg[4]_i_1_n_0\
    );
\num_reg[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(3),
      I1 => \^num_reg_reg[4]_0\(2),
      I2 => \^num_reg_reg[4]_0\(1),
      I3 => \^num_reg_reg[4]_0\(0),
      I4 => \^num_reg_reg[4]_0\(4),
      I5 => \num_reg[4]_i_5__0_n_0\,
      O => num(4)
    );
\num_reg[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888088888888888"
    )
        port map (
      I0 => \FSM_sequential_tbs_cs[0]_i_2_n_0\,
      I1 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      I2 => \^num_reg_reg[4]_0\(3),
      I3 => \^num_reg_reg[4]_0\(2),
      I4 => \num_reg[4]_i_6_n_0\,
      I5 => \^num_reg_reg[4]_0\(4),
      O => \num_reg[4]_i_3__0_n_0\
    );
\num_reg[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^fsm_sequential_tbs_cs_reg[1]_0\(0),
      I1 => \^fsm_sequential_tbs_cs_reg[1]_0\(1),
      O => \num_reg[4]_i_5__0_n_0\
    );
\num_reg[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^num_reg_reg[4]_0\(0),
      I1 => \^num_reg_reg[4]_0\(1),
      O => \num_reg[4]_i_6_n_0\
    );
\num_reg_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^num_reg_reg[4]_0\(0),
      Q => num_reg_d1(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^num_reg_reg[4]_0\(1),
      Q => num_reg_d1(1),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^num_reg_reg[4]_0\(2),
      Q => num_reg_d1(2),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^num_reg_reg[4]_0\(3),
      Q => num_reg_d1(3),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^num_reg_reg[4]_0\(4),
      Q => num_reg_d1(4),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => num(0),
      Q => \^num_reg_reg[4]_0\(0),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => num(1),
      Q => \^num_reg_reg[4]_0\(1),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => num(2),
      Q => \^num_reg_reg[4]_0\(2),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => num(3),
      Q => \^num_reg_reg[4]_0\(3),
      R => ACK_N_PROCESSING_D1_reg_0
    );
\num_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \num_reg[4]_i_1_n_0\,
      D => num(4),
      Q => \^num_reg_reg[4]_0\(4),
      R => ACK_N_PROCESSING_D1_reg_0
    );
passed_trig_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => passed_trig_reg_0,
      I3 => \^index_valid_sig_reg_0\,
      I4 => passed_trig_reg,
      O => passed_trig0
    );
postpone_flag_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => passed_trig_reg_0,
      I3 => postpone_flag,
      O => TBS_RUNNING_SIG_reg_33
    );
trig_pulse_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => TBS_RUNNING_SIG_reg_n_0,
      I1 => SET_TBS_RUNNING_SIG,
      I2 => passed_trig_reg,
      I3 => BUFFER_LOCKED_D1,
      O => trig_pulse_10
    );
trig_pulse_2_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000000C000"
    )
        port map (
      I0 => \TRR_i_reg[27]\,
      I1 => \TRR_i_reg[28]\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => trig_pulse_2_i_11_n_0
    );
trig_pulse_2_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \TRR_i_reg[18]\,
      I1 => \TRR_i_reg[16]\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => trig_pulse_2_i_12_n_0
    );
trig_pulse_2_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA22AA2AAAA2AAAA"
    )
        port map (
      I0 => trig_pulse_2_i_20_n_0,
      I1 => trig_pulse_2_i_17_n_0,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \TRR_i_reg[17]\,
      I5 => \TRR_i_reg[25]\,
      O => trig_pulse_2_i_13_n_0
    );
trig_pulse_2_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF05040100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => trig_pulse_2_i_21_n_0,
      I3 => \TRR_i_reg[24]\,
      I4 => \TRR_i_reg[26]\,
      I5 => trig_pulse_2_i_22_n_0,
      O => trig_pulse_2_i_14_n_0
    );
trig_pulse_2_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000000000000A00"
    )
        port map (
      I0 => \TRR_i_reg[1]\,
      I1 => \TRR_i_reg[15]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => trig_pulse_2_i_16_n_0
    );
trig_pulse_2_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => trig_pulse_2_i_17_n_0
    );
trig_pulse_2_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => trig_pulse_2_i_18_n_0
    );
trig_pulse_2_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00000A00000000"
    )
        port map (
      I0 => \TRR_i_reg[8]\,
      I1 => \TRR_i_reg[14]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => trig_pulse_2_i_19_n_0
    );
trig_pulse_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E0E0E000E0"
    )
        port map (
      I0 => passed_trig_reg,
      I1 => trig_pulse_2_reg,
      I2 => \^index_valid_sig_reg_0\,
      I3 => trig_pulse_2_i_3_n_0,
      I4 => \^q\(4),
      I5 => trig_pulse_2_i_4_n_0,
      O => MSG_ON_CAN_BUS_AXI_D1_reg
    );
trig_pulse_2_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F5FFFFFFFFFFFFF"
    )
        port map (
      I0 => \TRR_i_reg[30]\,
      I1 => \TRR_i_reg[31]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => trig_pulse_2_i_20_n_0
    );
trig_pulse_2_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => trig_pulse_2_i_21_n_0
    );
trig_pulse_2_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CA00000000000"
    )
        port map (
      I0 => \TRR_i_reg[29]\,
      I1 => \TRR_i_reg[19]\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => trig_pulse_2_i_22_n_0
    );
trig_pulse_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400000004"
    )
        port map (
      I0 => trig_pulse_2_i_5_n_0,
      I1 => trig_pulse_2_i_6_n_0,
      I2 => trig_pulse_2_i_7_n_0,
      I3 => trig_pulse_2_i_8_n_0,
      I4 => trig_pulse_2_i_9_n_0,
      I5 => winning_or_locked_index_cancel_req_i_5_0,
      O => trig_pulse_2_i_3_n_0
    );
trig_pulse_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000000010"
    )
        port map (
      I0 => trig_pulse_2_i_11_n_0,
      I1 => trig_pulse_2_i_12_n_0,
      I2 => trig_pulse_2_i_13_n_0,
      I3 => trig_pulse_2_i_14_n_0,
      I4 => trig_pulse_2_i_9_n_0,
      I5 => winning_or_locked_index_cancel_req_i_5_1,
      O => trig_pulse_2_i_4_n_0
    );
trig_pulse_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEAAABAAAAAAA"
    )
        port map (
      I0 => trig_pulse_2_i_16_n_0,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => trig_pulse_2_i_17_n_0,
      I4 => \TRR_i_reg[9]\,
      I5 => \TRR_i_reg[13]\,
      O => trig_pulse_2_i_5_n_0
    );
trig_pulse_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3FFFFF5F"
    )
        port map (
      I0 => \TRR_i_reg[2]\,
      I1 => \TRR_i_reg[11]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => trig_pulse_2_i_6_n_0
    );
trig_pulse_2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000C00A000"
    )
        port map (
      I0 => \TRR_i_reg[3]\,
      I1 => \TRR_i_reg[10]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => trig_pulse_2_i_7_n_0
    );
trig_pulse_2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF41400100"
    )
        port map (
      I0 => trig_pulse_2_i_18_n_0,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \TRR_i_reg[0]\,
      I4 => \TRR_i_reg[12]\,
      I5 => trig_pulse_2_i_19_n_0,
      O => trig_pulse_2_i_8_n_0
    );
trig_pulse_2_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => trig_pulse_2_i_9_n_0
    );
trigger_next_round_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^trigger_next_round\,
      Q => trigger_next_round_d1,
      R => ACK_N_PROCESSING_D1_reg_0
    );
trigger_next_round_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => trigger_next_round0,
      Q => \^trigger_next_round\,
      R => ACK_N_PROCESSING_D1_reg_0
    );
winning_or_locked_index_cancel_req_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00500030"
    )
        port map (
      I0 => trig_pulse_2_i_4_n_0,
      I1 => trig_pulse_2_i_3_n_0,
      I2 => \^index_valid_sig_reg_0\,
      I3 => passed_trig_reg,
      I4 => \^q\(4),
      I5 => invalidate_buffer_i,
      O => INDEX_VALID_SIG_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_txreg is
  port (
    TRR_REG_WRITE_PULSE_reg_0 : out STD_LOGIC;
    TBS_RUNNING_D1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \TRR_i_reg[0]_0\ : out STD_LOGIC;
    trigger_next_round_d1_reg : out STD_LOGIC;
    \TRR_TBS_i_reg[26]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    TXTRS_SET : out STD_LOGIC;
    TXCRS_SET : out STD_LOGIC;
    \TCR_i_reg[6]_0\ : out STD_LOGIC;
    \TCR_i_reg[30]_0\ : out STD_LOGIC;
    \TCR_i_reg[7]_0\ : out STD_LOGIC;
    \TCR_i_reg[31]_0\ : out STD_LOGIC;
    \TCR_i_reg[12]_0\ : out STD_LOGIC;
    \TCR_i_reg[8]_0\ : out STD_LOGIC;
    \TCR_i_reg[21]_0\ : out STD_LOGIC;
    \TCR_i_reg[22]_0\ : out STD_LOGIC;
    \TCR_i_reg[23]_0\ : out STD_LOGIC;
    \TCR_i_reg[16]_0\ : out STD_LOGIC;
    \TCR_i_reg[20]_0\ : out STD_LOGIC;
    \TCR_i_reg[19]_0\ : out STD_LOGIC;
    \TCR_i_reg[28]_0\ : out STD_LOGIC;
    \TCR_i_reg[24]_0\ : out STD_LOGIC;
    \TCR_i_reg[0]_0\ : out STD_LOGIC;
    \TCR_i_reg[15]_0\ : out STD_LOGIC;
    \TCR_i_reg[25]_0\ : out STD_LOGIC;
    \TCR_i_reg[26]_0\ : out STD_LOGIC;
    \TCR_i_reg[10]_0\ : out STD_LOGIC;
    \TCR_i_reg[29]_0\ : out STD_LOGIC;
    \TCR_i_reg[4]_0\ : out STD_LOGIC;
    \TCR_i_reg[1]_0\ : out STD_LOGIC;
    \TCR_i_reg[18]_0\ : out STD_LOGIC;
    \TCR_i_reg[17]_0\ : out STD_LOGIC;
    \TCR_i_reg[9]_0\ : out STD_LOGIC;
    \TCR_i_reg[27]_0\ : out STD_LOGIC;
    \TCR_i_reg[5]_0\ : out STD_LOGIC;
    \TCR_i_reg[11]_0\ : out STD_LOGIC;
    \TCR_i_reg[13]_0\ : out STD_LOGIC;
    \TCR_i_reg[14]_0\ : out STD_LOGIC;
    \TCR_i_reg[3]_0\ : out STD_LOGIC;
    \TCR_i_reg[2]_0\ : out STD_LOGIC;
    \TCR_i_reg[6]_1\ : out STD_LOGIC;
    \TCR_i_reg[22]_1\ : out STD_LOGIC;
    \TCR_i_reg[5]_1\ : out STD_LOGIC;
    \TCR_i_reg[21]_1\ : out STD_LOGIC;
    \num_reg_reg[2]\ : out STD_LOGIC;
    \TRR_TBS_i_reg[24]_0\ : out STD_LOGIC;
    \TRR_TBS_i_reg[31]_0\ : out STD_LOGIC;
    \TRR_TBS_i_reg[8]_0\ : out STD_LOGIC;
    \TRR_TBS_i_reg[14]_0\ : out STD_LOGIC;
    \TRR_i_D1_reg[0]_0\ : in STD_LOGIC;
    TRR_REG_WRITE_PULSE0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    TBS_RUNNING_D1_reg_0 : in STD_LOGIC;
    \TRR_i_reg[31]_0\ : in STD_LOGIC;
    \TRR_i_reg[30]_0\ : in STD_LOGIC;
    \TRR_i_reg[29]_0\ : in STD_LOGIC;
    \TRR_i_reg[28]_0\ : in STD_LOGIC;
    \TRR_i_reg[26]_0\ : in STD_LOGIC;
    \TRR_i_reg[25]_0\ : in STD_LOGIC;
    \TRR_i_reg[23]_0\ : in STD_LOGIC;
    \TRR_i_reg[19]_0\ : in STD_LOGIC;
    \TRR_i_reg[18]_0\ : in STD_LOGIC;
    \TRR_i_reg[14]_0\ : in STD_LOGIC;
    \TRR_i_reg[12]_0\ : in STD_LOGIC;
    \TRR_i_reg[10]_0\ : in STD_LOGIC;
    \TRR_i_reg[8]_0\ : in STD_LOGIC;
    \TRR_i_reg[1]_0\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \TRR_i_reg[27]_0\ : in STD_LOGIC;
    \TRR_i_reg[0]_1\ : in STD_LOGIC;
    \TRR_i_reg[27]_1\ : in STD_LOGIC;
    \TRR_i_reg[24]_0\ : in STD_LOGIC;
    \TRR_i_reg[24]_1\ : in STD_LOGIC;
    \TRR_i_reg[22]_0\ : in STD_LOGIC;
    \TRR_i_reg[22]_1\ : in STD_LOGIC;
    \TRR_i_reg[21]_0\ : in STD_LOGIC;
    \TRR_i_reg[21]_1\ : in STD_LOGIC;
    \TRR_i_reg[20]_0\ : in STD_LOGIC;
    \TRR_i_reg[20]_1\ : in STD_LOGIC;
    \TRR_i_reg[17]_0\ : in STD_LOGIC;
    \TRR_i_reg[17]_1\ : in STD_LOGIC;
    \TRR_i_reg[16]_0\ : in STD_LOGIC;
    \TRR_i_reg[16]_1\ : in STD_LOGIC;
    \TRR_i_reg[15]_0\ : in STD_LOGIC;
    \TRR_i_reg[15]_1\ : in STD_LOGIC;
    \TRR_i_reg[13]_0\ : in STD_LOGIC;
    \TRR_i_reg[13]_1\ : in STD_LOGIC;
    \TRR_i_reg[11]_0\ : in STD_LOGIC;
    \TRR_i_reg[11]_1\ : in STD_LOGIC;
    \TRR_i_reg[9]_0\ : in STD_LOGIC;
    \TRR_i_reg[9]_1\ : in STD_LOGIC;
    \TRR_i_reg[7]_0\ : in STD_LOGIC;
    \TRR_i_reg[7]_1\ : in STD_LOGIC;
    \TRR_i_reg[6]_0\ : in STD_LOGIC;
    \TRR_i_reg[6]_1\ : in STD_LOGIC;
    \TRR_i_reg[5]_0\ : in STD_LOGIC;
    \TRR_i_reg[5]_1\ : in STD_LOGIC;
    \TRR_i_reg[4]_0\ : in STD_LOGIC;
    \TRR_i_reg[4]_1\ : in STD_LOGIC;
    \TRR_i_reg[3]_0\ : in STD_LOGIC;
    \TRR_i_reg[3]_1\ : in STD_LOGIC;
    \TRR_i_reg[2]_0\ : in STD_LOGIC;
    \TRR_i_reg[2]_1\ : in STD_LOGIC;
    \TRR_i_reg[0]_2\ : in STD_LOGIC;
    \TRR_i_reg[0]_3\ : in STD_LOGIC;
    \RD_DATA_RET[31]_i_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET[31]_i_4_0\ : in STD_LOGIC;
    trigger_next_round_d1 : in STD_LOGIC;
    IC_REG_ISR_TXTRS_I_i_8_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IC_REG_ISR_TXCRS_I_i_17_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    trig_pulse_2_i_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    winning_or_locked_index_cancel_req_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \TRR_TBS_i_reg[31]_1\ : in STD_LOGIC;
    \TRR_TBS_i_reg[31]_2\ : in STD_LOGIC;
    \TRR_TBS_i_reg[30]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[29]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[28]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[27]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[26]_1\ : in STD_LOGIC;
    \TRR_TBS_i_reg[25]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[24]_1\ : in STD_LOGIC;
    \TRR_TBS_i_reg[23]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[22]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[21]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[20]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[19]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[18]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[17]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[16]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[15]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[14]_1\ : in STD_LOGIC;
    \TRR_TBS_i_reg[13]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[12]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[11]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[10]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[9]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[8]_1\ : in STD_LOGIC;
    \TRR_TBS_i_reg[7]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[6]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[5]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[4]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[3]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[2]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[1]_0\ : in STD_LOGIC;
    \TRR_TBS_i_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_tbs_cs[0]_i_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \TCR_i_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_txreg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_txreg is
  signal \^d\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \FSM_sequential_tbs_cs[0]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tbs_cs_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_10_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_11_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_12_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_13_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_14_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_15_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_16_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_17_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_18_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_19_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_20_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_21_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_3_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_4_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_5_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_6_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_7_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_8_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_9_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_10_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_11_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_12_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_13_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_14_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_15_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_16_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_17_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_18_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_19_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_20_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_21_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_3_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_4_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_5_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_6_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_7_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_8_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_9_n_0 : STD_LOGIC;
  signal IC_REG_TRR_I : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \TCR_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[25]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[30]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \TCR_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \^tcr_i_reg[0]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[10]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[11]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[12]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[13]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[14]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[15]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[16]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[17]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[18]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[19]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[1]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[20]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[21]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[22]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[23]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[24]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[25]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[26]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[27]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[28]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[29]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[2]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[30]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[31]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[3]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[4]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[5]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[6]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[7]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[8]_0\ : STD_LOGIC;
  signal \^tcr_i_reg[9]_0\ : STD_LOGIC;
  signal TRR_TBS_SIG : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRR_TBS_i0 : STD_LOGIC;
  signal TRR_TBS_i0158_out : STD_LOGIC;
  signal TRR_TBS_i0163_out : STD_LOGIC;
  signal TRR_TBS_i0168_out : STD_LOGIC;
  signal TRR_TBS_i0173_out : STD_LOGIC;
  signal TRR_TBS_i0178_out : STD_LOGIC;
  signal TRR_TBS_i0183_out : STD_LOGIC;
  signal TRR_TBS_i0188_out : STD_LOGIC;
  signal TRR_TBS_i0193_out : STD_LOGIC;
  signal TRR_TBS_i0198_out : STD_LOGIC;
  signal TRR_TBS_i0203_out : STD_LOGIC;
  signal TRR_TBS_i0208_out : STD_LOGIC;
  signal TRR_TBS_i0213_out : STD_LOGIC;
  signal TRR_TBS_i0218_out : STD_LOGIC;
  signal TRR_TBS_i0223_out : STD_LOGIC;
  signal \TRR_TBS_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_TBS_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_TBS_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_TBS_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_TBS_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_TBS_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_TBS_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_TBS_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_TBS_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_TBS_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_TBS_i[25]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_TBS_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_TBS_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_TBS_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_TBS_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_TBS_i[30]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_TBS_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \^trr_tbs_i_reg[26]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \TRR_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \TRR_i_D1_reg_n_0_[0]\ : STD_LOGIC;
  signal \TRR_i_D1_reg_n_0_[31]\ : STD_LOGIC;
  signal \num_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \num_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal p_12_in469_in : STD_LOGIC;
  signal p_15_in473_in : STD_LOGIC;
  signal p_18_in477_in : STD_LOGIC;
  signal p_21_in481_in : STD_LOGIC;
  signal p_24_in485_in : STD_LOGIC;
  signal p_27_in489_in : STD_LOGIC;
  signal p_30_in493_in : STD_LOGIC;
  signal p_33_in497_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC;
  signal p_39_in503_in : STD_LOGIC;
  signal p_3_in457_in : STD_LOGIC;
  signal p_42_in : STD_LOGIC;
  signal p_45_in509_in : STD_LOGIC;
  signal p_48_in : STD_LOGIC;
  signal p_51_in : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal p_57_in : STD_LOGIC;
  signal p_60_in : STD_LOGIC;
  signal p_63_in : STD_LOGIC;
  signal p_66_in : STD_LOGIC;
  signal p_69_in : STD_LOGIC;
  signal p_6_in461_in : STD_LOGIC;
  signal p_72_in : STD_LOGIC;
  signal p_75_in : STD_LOGIC;
  signal p_78_in : STD_LOGIC;
  signal p_81_in : STD_LOGIC;
  signal p_84_in : STD_LOGIC;
  signal p_87_in : STD_LOGIC;
  signal p_90_in : STD_LOGIC;
  signal p_9_in465_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TRR_TBS_i[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \TRR_TBS_i[10]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \TRR_TBS_i[11]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \TRR_TBS_i[12]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \TRR_TBS_i[13]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \TRR_TBS_i[14]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \TRR_TBS_i[15]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \TRR_TBS_i[16]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \TRR_TBS_i[17]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \TRR_TBS_i[18]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \TRR_TBS_i[19]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \TRR_TBS_i[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \TRR_TBS_i[20]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \TRR_TBS_i[21]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \TRR_TBS_i[22]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \TRR_TBS_i[23]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \TRR_TBS_i[24]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \TRR_TBS_i[25]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \TRR_TBS_i[26]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \TRR_TBS_i[27]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \TRR_TBS_i[28]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \TRR_TBS_i[29]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \TRR_TBS_i[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \TRR_TBS_i[30]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \TRR_TBS_i[31]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \TRR_TBS_i[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \TRR_TBS_i[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \TRR_TBS_i[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \TRR_TBS_i[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \TRR_TBS_i[7]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \TRR_TBS_i[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \TRR_TBS_i[9]_i_1\ : label is "soft_lutpair77";
begin
  D(30 downto 0) <= \^d\(30 downto 0);
  \TCR_i_reg[0]_0\ <= \^tcr_i_reg[0]_0\;
  \TCR_i_reg[10]_0\ <= \^tcr_i_reg[10]_0\;
  \TCR_i_reg[11]_0\ <= \^tcr_i_reg[11]_0\;
  \TCR_i_reg[12]_0\ <= \^tcr_i_reg[12]_0\;
  \TCR_i_reg[13]_0\ <= \^tcr_i_reg[13]_0\;
  \TCR_i_reg[14]_0\ <= \^tcr_i_reg[14]_0\;
  \TCR_i_reg[15]_0\ <= \^tcr_i_reg[15]_0\;
  \TCR_i_reg[16]_0\ <= \^tcr_i_reg[16]_0\;
  \TCR_i_reg[17]_0\ <= \^tcr_i_reg[17]_0\;
  \TCR_i_reg[18]_0\ <= \^tcr_i_reg[18]_0\;
  \TCR_i_reg[19]_0\ <= \^tcr_i_reg[19]_0\;
  \TCR_i_reg[1]_0\ <= \^tcr_i_reg[1]_0\;
  \TCR_i_reg[20]_0\ <= \^tcr_i_reg[20]_0\;
  \TCR_i_reg[21]_0\ <= \^tcr_i_reg[21]_0\;
  \TCR_i_reg[22]_0\ <= \^tcr_i_reg[22]_0\;
  \TCR_i_reg[23]_0\ <= \^tcr_i_reg[23]_0\;
  \TCR_i_reg[24]_0\ <= \^tcr_i_reg[24]_0\;
  \TCR_i_reg[25]_0\ <= \^tcr_i_reg[25]_0\;
  \TCR_i_reg[26]_0\ <= \^tcr_i_reg[26]_0\;
  \TCR_i_reg[27]_0\ <= \^tcr_i_reg[27]_0\;
  \TCR_i_reg[28]_0\ <= \^tcr_i_reg[28]_0\;
  \TCR_i_reg[29]_0\ <= \^tcr_i_reg[29]_0\;
  \TCR_i_reg[2]_0\ <= \^tcr_i_reg[2]_0\;
  \TCR_i_reg[30]_0\ <= \^tcr_i_reg[30]_0\;
  \TCR_i_reg[31]_0\ <= \^tcr_i_reg[31]_0\;
  \TCR_i_reg[3]_0\ <= \^tcr_i_reg[3]_0\;
  \TCR_i_reg[4]_0\ <= \^tcr_i_reg[4]_0\;
  \TCR_i_reg[5]_0\ <= \^tcr_i_reg[5]_0\;
  \TCR_i_reg[6]_0\ <= \^tcr_i_reg[6]_0\;
  \TCR_i_reg[7]_0\ <= \^tcr_i_reg[7]_0\;
  \TCR_i_reg[8]_0\ <= \^tcr_i_reg[8]_0\;
  \TCR_i_reg[9]_0\ <= \^tcr_i_reg[9]_0\;
  \TRR_TBS_i_reg[26]_0\(0) <= \^trr_tbs_i_reg[26]_0\(0);
\FSM_sequential_tbs_cs[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0CC00AAF0CC"
    )
        port map (
      I0 => TRR_TBS_SIG(14),
      I1 => TRR_TBS_SIG(12),
      I2 => TRR_TBS_SIG(13),
      I3 => \FSM_sequential_tbs_cs[0]_i_2\(0),
      I4 => \FSM_sequential_tbs_cs[0]_i_2\(1),
      I5 => TRR_TBS_SIG(15),
      O => \TRR_TBS_i_reg[14]_0\
    );
\FSM_sequential_tbs_cs[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => TRR_TBS_SIG(8),
      I1 => TRR_TBS_SIG(10),
      I2 => TRR_TBS_SIG(11),
      I3 => \FSM_sequential_tbs_cs[0]_i_2\(1),
      I4 => \FSM_sequential_tbs_cs[0]_i_2\(0),
      I5 => TRR_TBS_SIG(9),
      O => \TRR_TBS_i_reg[8]_0\
    );
\FSM_sequential_tbs_cs[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => TRR_TBS_SIG(24),
      I1 => TRR_TBS_SIG(27),
      I2 => \FSM_sequential_tbs_cs[0]_i_2\(1),
      I3 => \FSM_sequential_tbs_cs[0]_i_2\(0),
      I4 => TRR_TBS_SIG(25),
      O => \TRR_TBS_i_reg[24]_0\
    );
\FSM_sequential_tbs_cs[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => TRR_TBS_SIG(1),
      I1 => TRR_TBS_SIG(3),
      I2 => TRR_TBS_SIG(0),
      I3 => \FSM_sequential_tbs_cs[0]_i_2\(1),
      I4 => \FSM_sequential_tbs_cs[0]_i_2\(0),
      I5 => TRR_TBS_SIG(2),
      O => \FSM_sequential_tbs_cs[0]_i_14_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => TRR_TBS_SIG(6),
      I1 => TRR_TBS_SIG(4),
      I2 => TRR_TBS_SIG(5),
      I3 => \FSM_sequential_tbs_cs[0]_i_2\(0),
      I4 => \FSM_sequential_tbs_cs[0]_i_2\(1),
      I5 => TRR_TBS_SIG(7),
      O => \FSM_sequential_tbs_cs[0]_i_15_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001DFF1D00"
    )
        port map (
      I0 => \FSM_sequential_tbs_cs[0]_i_8_n_0\,
      I1 => \FSM_sequential_tbs_cs[0]_i_2\(2),
      I2 => \FSM_sequential_tbs_cs[0]_i_9_n_0\,
      I3 => \FSM_sequential_tbs_cs[0]_i_2\(4),
      I4 => \FSM_sequential_tbs_cs_reg[0]_i_10_n_0\,
      I5 => \FSM_sequential_tbs_cs[0]_i_2\(3),
      O => \num_reg_reg[2]\
    );
\FSM_sequential_tbs_cs[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCFFF0AACC00F0"
    )
        port map (
      I0 => TRR_TBS_SIG(31),
      I1 => TRR_TBS_SIG(29),
      I2 => TRR_TBS_SIG(28),
      I3 => \FSM_sequential_tbs_cs[0]_i_2\(1),
      I4 => \FSM_sequential_tbs_cs[0]_i_2\(0),
      I5 => TRR_TBS_SIG(30),
      O => \TRR_TBS_i_reg[31]_0\
    );
\FSM_sequential_tbs_cs[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCF0FFAACCF000"
    )
        port map (
      I0 => TRR_TBS_SIG(19),
      I1 => TRR_TBS_SIG(17),
      I2 => TRR_TBS_SIG(18),
      I3 => \FSM_sequential_tbs_cs[0]_i_2\(1),
      I4 => \FSM_sequential_tbs_cs[0]_i_2\(0),
      I5 => TRR_TBS_SIG(16),
      O => \FSM_sequential_tbs_cs[0]_i_8_n_0\
    );
\FSM_sequential_tbs_cs[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0CC00AAF0CC"
    )
        port map (
      I0 => TRR_TBS_SIG(22),
      I1 => TRR_TBS_SIG(20),
      I2 => TRR_TBS_SIG(21),
      I3 => \FSM_sequential_tbs_cs[0]_i_2\(0),
      I4 => \FSM_sequential_tbs_cs[0]_i_2\(1),
      I5 => TRR_TBS_SIG(23),
      O => \FSM_sequential_tbs_cs[0]_i_9_n_0\
    );
\FSM_sequential_tbs_cs_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tbs_cs[0]_i_14_n_0\,
      I1 => \FSM_sequential_tbs_cs[0]_i_15_n_0\,
      O => \FSM_sequential_tbs_cs_reg[0]_i_10_n_0\,
      S => \FSM_sequential_tbs_cs[0]_i_2\(2)
    );
IC_REG_ISR_TXCRS_I_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF404040"
    )
        port map (
      I0 => \^d\(17),
      I1 => \^tcr_i_reg[18]_0\,
      I2 => IC_REG_ISR_TXCRS_I_i_17_0(18),
      I3 => IC_REG_ISR_TXCRS_I_i_17_0(17),
      I4 => \^tcr_i_reg[17]_0\,
      I5 => \^d\(16),
      O => IC_REG_ISR_TXCRS_I_i_10_n_0
    );
IC_REG_ISR_TXCRS_I_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_17_0(25),
      I1 => \^tcr_i_reg[25]_0\,
      I2 => \^d\(24),
      I3 => IC_REG_ISR_TXCRS_I_i_17_0(26),
      I4 => \^tcr_i_reg[26]_0\,
      I5 => \^d\(25),
      O => IC_REG_ISR_TXCRS_I_i_11_n_0
    );
IC_REG_ISR_TXCRS_I_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^d\(9),
      I1 => IC_REG_ISR_TXCRS_I_i_17_0(10),
      I2 => \^tcr_i_reg[10]_0\,
      I3 => \^d\(28),
      I4 => \^tcr_i_reg[29]_0\,
      I5 => IC_REG_ISR_TXCRS_I_i_17_0(29),
      O => IC_REG_ISR_TXCRS_I_i_12_n_0
    );
IC_REG_ISR_TXCRS_I_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF404040"
    )
        port map (
      I0 => \^d\(19),
      I1 => \^tcr_i_reg[20]_0\,
      I2 => IC_REG_ISR_TXCRS_I_i_17_0(20),
      I3 => IC_REG_ISR_TXCRS_I_i_17_0(19),
      I4 => \^tcr_i_reg[19]_0\,
      I5 => \^d\(18),
      O => IC_REG_ISR_TXCRS_I_i_13_n_0
    );
IC_REG_ISR_TXCRS_I_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_17_0(23),
      I1 => \^tcr_i_reg[23]_0\,
      I2 => \^d\(22),
      I3 => \^d\(15),
      I4 => \^tcr_i_reg[16]_0\,
      I5 => IC_REG_ISR_TXCRS_I_i_17_0(16),
      O => IC_REG_ISR_TXCRS_I_i_14_n_0
    );
IC_REG_ISR_TXCRS_I_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_17_0(0),
      I1 => \^tcr_i_reg[0]_0\,
      I2 => IC_REG_TRR_I(31),
      I3 => IC_REG_ISR_TXCRS_I_i_17_0(15),
      I4 => \^tcr_i_reg[15]_0\,
      I5 => \^d\(14),
      O => IC_REG_ISR_TXCRS_I_i_15_n_0
    );
IC_REG_ISR_TXCRS_I_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_17_0(28),
      I1 => \^tcr_i_reg[28]_0\,
      I2 => \^d\(27),
      I3 => \^d\(23),
      I4 => IC_REG_ISR_TXCRS_I_i_17_0(24),
      I5 => \^tcr_i_reg[24]_0\,
      O => IC_REG_ISR_TXCRS_I_i_16_n_0
    );
IC_REG_ISR_TXCRS_I_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_18_n_0,
      I1 => IC_REG_ISR_TXCRS_I_i_19_n_0,
      I2 => IC_REG_ISR_TXCRS_I_i_20_n_0,
      I3 => IC_REG_ISR_TXCRS_I_i_21_n_0,
      O => IC_REG_ISR_TXCRS_I_i_17_n_0
    );
IC_REG_ISR_TXCRS_I_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_17_0(12),
      I1 => \^tcr_i_reg[12]_0\,
      I2 => \^d\(11),
      I3 => \^d\(7),
      I4 => \^tcr_i_reg[8]_0\,
      I5 => IC_REG_ISR_TXCRS_I_i_17_0(8),
      O => IC_REG_ISR_TXCRS_I_i_18_n_0
    );
IC_REG_ISR_TXCRS_I_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^d\(20),
      I1 => IC_REG_ISR_TXCRS_I_i_17_0(21),
      I2 => \^tcr_i_reg[21]_0\,
      I3 => \^d\(21),
      I4 => IC_REG_ISR_TXCRS_I_i_17_0(22),
      I5 => \^tcr_i_reg[22]_0\,
      O => IC_REG_ISR_TXCRS_I_i_19_n_0
    );
IC_REG_ISR_TXCRS_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_3_n_0,
      I1 => IC_REG_ISR_TXCRS_I_i_4_n_0,
      I2 => IC_REG_ISR_TXCRS_I_i_5_n_0,
      I3 => IC_REG_ISR_TXCRS_I_i_6_n_0,
      I4 => IC_REG_ISR_TXCRS_I_i_7_n_0,
      I5 => IC_REG_ISR_TXCRS_I_i_8_n_0,
      O => TXCRS_SET
    );
IC_REG_ISR_TXCRS_I_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF404040"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^tcr_i_reg[6]_0\,
      I2 => IC_REG_ISR_TXCRS_I_i_17_0(6),
      I3 => IC_REG_ISR_TXCRS_I_i_17_0(30),
      I4 => \^tcr_i_reg[30]_0\,
      I5 => \^d\(29),
      O => IC_REG_ISR_TXCRS_I_i_20_n_0
    );
IC_REG_ISR_TXCRS_I_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \^tcr_i_reg[7]_0\,
      I1 => IC_REG_ISR_TXCRS_I_i_17_0(7),
      I2 => \^d\(6),
      I3 => IC_REG_ISR_TXCRS_I_i_17_0(31),
      I4 => \^tcr_i_reg[31]_0\,
      I5 => \^d\(30),
      O => IC_REG_ISR_TXCRS_I_i_21_n_0
    );
IC_REG_ISR_TXCRS_I_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_9_n_0,
      I1 => IC_REG_ISR_TXCRS_I_i_10_n_0,
      I2 => IC_REG_ISR_TXCRS_I_i_11_n_0,
      I3 => IC_REG_ISR_TXCRS_I_i_12_n_0,
      O => IC_REG_ISR_TXCRS_I_i_3_n_0
    );
IC_REG_ISR_TXCRS_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF404040"
    )
        port map (
      I0 => \^d\(12),
      I1 => \^tcr_i_reg[13]_0\,
      I2 => IC_REG_ISR_TXCRS_I_i_17_0(13),
      I3 => IC_REG_ISR_TXCRS_I_i_17_0(14),
      I4 => \^tcr_i_reg[14]_0\,
      I5 => \^d\(13),
      O => IC_REG_ISR_TXCRS_I_i_4_n_0
    );
IC_REG_ISR_TXCRS_I_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_17_0(3),
      I1 => \^tcr_i_reg[3]_0\,
      I2 => \^d\(2),
      I3 => \^d\(1),
      I4 => \^tcr_i_reg[2]_0\,
      I5 => IC_REG_ISR_TXCRS_I_i_17_0(2),
      O => IC_REG_ISR_TXCRS_I_i_5_n_0
    );
IC_REG_ISR_TXCRS_I_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_17_0(9),
      I1 => \^tcr_i_reg[9]_0\,
      I2 => \^d\(8),
      I3 => \^d\(26),
      I4 => \^tcr_i_reg[27]_0\,
      I5 => IC_REG_ISR_TXCRS_I_i_17_0(27),
      O => IC_REG_ISR_TXCRS_I_i_6_n_0
    );
IC_REG_ISR_TXCRS_I_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF404040"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^tcr_i_reg[5]_0\,
      I2 => IC_REG_ISR_TXCRS_I_i_17_0(5),
      I3 => IC_REG_ISR_TXCRS_I_i_17_0(11),
      I4 => \^tcr_i_reg[11]_0\,
      I5 => \^d\(10),
      O => IC_REG_ISR_TXCRS_I_i_7_n_0
    );
IC_REG_ISR_TXCRS_I_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_13_n_0,
      I1 => IC_REG_ISR_TXCRS_I_i_14_n_0,
      I2 => IC_REG_ISR_TXCRS_I_i_15_n_0,
      I3 => IC_REG_ISR_TXCRS_I_i_16_n_0,
      I4 => IC_REG_ISR_TXCRS_I_i_17_n_0,
      O => IC_REG_ISR_TXCRS_I_i_8_n_0
    );
IC_REG_ISR_TXCRS_I_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => IC_REG_ISR_TXCRS_I_i_17_0(4),
      I1 => \^tcr_i_reg[4]_0\,
      I2 => \^d\(3),
      I3 => \^d\(0),
      I4 => \^tcr_i_reg[1]_0\,
      I5 => IC_REG_ISR_TXCRS_I_i_17_0(1),
      O => IC_REG_ISR_TXCRS_I_i_9_n_0
    );
IC_REG_ISR_TXTRS_I_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_8_0(6),
      I1 => p_18_in477_in,
      I2 => \^d\(5),
      I3 => \^d\(7),
      I4 => p_24_in485_in,
      I5 => IC_REG_ISR_TXTRS_I_i_8_0(8),
      O => IC_REG_ISR_TXTRS_I_i_10_n_0
    );
IC_REG_ISR_TXTRS_I_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_8_0(0),
      I1 => \TRR_i_D1_reg_n_0_[0]\,
      I2 => IC_REG_TRR_I(31),
      I3 => \^d\(21),
      I4 => IC_REG_ISR_TXTRS_I_i_8_0(22),
      I5 => p_66_in,
      O => IC_REG_ISR_TXTRS_I_i_11_n_0
    );
IC_REG_ISR_TXTRS_I_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_8_0(3),
      I1 => p_9_in465_in,
      I2 => \^d\(2),
      I3 => IC_REG_ISR_TXTRS_I_i_8_0(15),
      I4 => p_45_in509_in,
      I5 => \^d\(14),
      O => IC_REG_ISR_TXTRS_I_i_12_n_0
    );
IC_REG_ISR_TXTRS_I_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^d\(10),
      I1 => IC_REG_ISR_TXTRS_I_i_8_0(11),
      I2 => p_33_in497_in,
      I3 => \^d\(23),
      I4 => p_72_in,
      I5 => IC_REG_ISR_TXTRS_I_i_8_0(24),
      O => IC_REG_ISR_TXTRS_I_i_13_n_0
    );
IC_REG_ISR_TXTRS_I_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^d\(9),
      I1 => IC_REG_ISR_TXTRS_I_i_8_0(10),
      I2 => p_30_in493_in,
      I3 => \^d\(28),
      I4 => p_87_in,
      I5 => IC_REG_ISR_TXTRS_I_i_8_0(29),
      O => IC_REG_ISR_TXTRS_I_i_14_n_0
    );
IC_REG_ISR_TXTRS_I_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_8_0(23),
      I1 => p_69_in,
      I2 => \^d\(22),
      I3 => IC_REG_ISR_TXTRS_I_i_8_0(30),
      I4 => p_90_in,
      I5 => \^d\(29),
      O => IC_REG_ISR_TXTRS_I_i_15_n_0
    );
IC_REG_ISR_TXTRS_I_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^d\(17),
      I1 => IC_REG_ISR_TXTRS_I_i_8_0(18),
      I2 => p_54_in,
      I3 => \^d\(30),
      I4 => \TRR_i_D1_reg_n_0_[31]\,
      I5 => IC_REG_ISR_TXTRS_I_i_8_0(31),
      O => IC_REG_ISR_TXTRS_I_i_16_n_0
    );
IC_REG_ISR_TXTRS_I_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_18_n_0,
      I1 => IC_REG_ISR_TXTRS_I_i_19_n_0,
      I2 => IC_REG_ISR_TXTRS_I_i_20_n_0,
      I3 => IC_REG_ISR_TXTRS_I_i_21_n_0,
      O => IC_REG_ISR_TXTRS_I_i_17_n_0
    );
IC_REG_ISR_TXTRS_I_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_8_0(9),
      I1 => p_27_in489_in,
      I2 => \^d\(8),
      I3 => IC_REG_ISR_TXTRS_I_i_8_0(14),
      I4 => p_42_in,
      I5 => \^d\(13),
      O => IC_REG_ISR_TXTRS_I_i_18_n_0
    );
IC_REG_ISR_TXTRS_I_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_8_0(28),
      I1 => p_84_in,
      I2 => \^d\(27),
      I3 => \^d\(25),
      I4 => IC_REG_ISR_TXTRS_I_i_8_0(26),
      I5 => p_78_in,
      O => IC_REG_ISR_TXTRS_I_i_19_n_0
    );
IC_REG_ISR_TXTRS_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_3_n_0,
      I1 => IC_REG_ISR_TXTRS_I_i_4_n_0,
      I2 => IC_REG_ISR_TXTRS_I_i_5_n_0,
      I3 => IC_REG_ISR_TXTRS_I_i_6_n_0,
      I4 => IC_REG_ISR_TXTRS_I_i_7_n_0,
      I5 => IC_REG_ISR_TXTRS_I_i_8_n_0,
      O => TXTRS_SET
    );
IC_REG_ISR_TXTRS_I_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF404040"
    )
        port map (
      I0 => \^d\(0),
      I1 => IC_REG_ISR_TXTRS_I_i_8_0(1),
      I2 => p_3_in457_in,
      I3 => IC_REG_ISR_TXTRS_I_i_8_0(12),
      I4 => p_36_in,
      I5 => \^d\(11),
      O => IC_REG_ISR_TXTRS_I_i_20_n_0
    );
IC_REG_ISR_TXTRS_I_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_8_0(7),
      I1 => p_21_in481_in,
      I2 => \^d\(6),
      I3 => IC_REG_ISR_TXTRS_I_i_8_0(19),
      I4 => p_57_in,
      I5 => \^d\(18),
      O => IC_REG_ISR_TXTRS_I_i_21_n_0
    );
IC_REG_ISR_TXTRS_I_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_9_n_0,
      I1 => IC_REG_ISR_TXTRS_I_i_10_n_0,
      I2 => IC_REG_ISR_TXTRS_I_i_11_n_0,
      I3 => IC_REG_ISR_TXTRS_I_i_12_n_0,
      O => IC_REG_ISR_TXTRS_I_i_3_n_0
    );
IC_REG_ISR_TXTRS_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^d\(3),
      I1 => p_12_in469_in,
      I2 => IC_REG_ISR_TXTRS_I_i_8_0(4),
      I3 => \^d\(26),
      I4 => p_81_in,
      I5 => IC_REG_ISR_TXTRS_I_i_8_0(27),
      O => IC_REG_ISR_TXTRS_I_i_4_n_0
    );
IC_REG_ISR_TXTRS_I_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_8_0(2),
      I1 => p_6_in461_in,
      I2 => \^d\(1),
      I3 => IC_REG_ISR_TXTRS_I_i_8_0(20),
      I4 => p_60_in,
      I5 => \^d\(19),
      O => IC_REG_ISR_TXTRS_I_i_5_n_0
    );
IC_REG_ISR_TXTRS_I_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^d\(4),
      I1 => IC_REG_ISR_TXTRS_I_i_8_0(5),
      I2 => p_15_in473_in,
      I3 => \^d\(15),
      I4 => IC_REG_ISR_TXTRS_I_i_8_0(16),
      I5 => p_48_in,
      O => IC_REG_ISR_TXTRS_I_i_6_n_0
    );
IC_REG_ISR_TXTRS_I_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF404040"
    )
        port map (
      I0 => \^d\(12),
      I1 => IC_REG_ISR_TXTRS_I_i_8_0(13),
      I2 => p_39_in503_in,
      I3 => IC_REG_ISR_TXTRS_I_i_8_0(25),
      I4 => p_75_in,
      I5 => \^d\(24),
      O => IC_REG_ISR_TXTRS_I_i_7_n_0
    );
IC_REG_ISR_TXTRS_I_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => IC_REG_ISR_TXTRS_I_i_13_n_0,
      I1 => IC_REG_ISR_TXTRS_I_i_14_n_0,
      I2 => IC_REG_ISR_TXTRS_I_i_15_n_0,
      I3 => IC_REG_ISR_TXTRS_I_i_16_n_0,
      I4 => IC_REG_ISR_TXTRS_I_i_17_n_0,
      O => IC_REG_ISR_TXTRS_I_i_8_n_0
    );
IC_REG_ISR_TXTRS_I_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^d\(20),
      I1 => p_63_in,
      I2 => IC_REG_ISR_TXTRS_I_i_8_0(21),
      I3 => \^d\(16),
      I4 => IC_REG_ISR_TXTRS_I_i_8_0(17),
      I5 => p_51_in,
      O => IC_REG_ISR_TXTRS_I_i_9_n_0
    );
\RD_DATA_RET[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => IC_REG_TRR_I(31),
      I1 => \RD_DATA_RET[31]_i_4\,
      I2 => Q(0),
      I3 => \RD_DATA_RET[31]_i_4_0\,
      O => \TRR_i_reg[0]_0\
    );
TBS_RUNNING_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => TBS_RUNNING_D1_reg_0,
      Q => TBS_RUNNING_D1,
      R => \TRR_i_D1_reg[0]_0\
    );
\TCR_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => IC_REG_TRR_I(31),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[0]_0\,
      O => \TCR_i[0]_i_1_n_0\
    );
\TCR_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(9),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[10]_0\,
      O => \TCR_i[10]_i_1_n_0\
    );
\TCR_i[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(10),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[11]_0\,
      O => \TCR_i[11]_i_1_n_0\
    );
\TCR_i[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(11),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[12]_0\,
      O => \TCR_i[12]_i_1_n_0\
    );
\TCR_i[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(12),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[13]_0\,
      O => \TCR_i[13]_i_1_n_0\
    );
\TCR_i[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22202020"
    )
        port map (
      I0 => \^d\(13),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^tcr_i_reg[14]_0\,
      I3 => \TCR_i_reg[0]_1\,
      I4 => s_axi_wdata(14),
      O => \TCR_i[14]_i_1_n_0\
    );
\TCR_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(14),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[15]_0\,
      O => \TCR_i[15]_i_1_n_0\
    );
\TCR_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22202020"
    )
        port map (
      I0 => \^d\(15),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^tcr_i_reg[16]_0\,
      I3 => \TCR_i_reg[0]_1\,
      I4 => s_axi_wdata(16),
      O => \TCR_i[16]_i_1_n_0\
    );
\TCR_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(16),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[17]_0\,
      O => \TCR_i[17]_i_1_n_0\
    );
\TCR_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(17),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[18]_0\,
      O => \TCR_i[18]_i_1_n_0\
    );
\TCR_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(18),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[19]_0\,
      O => \TCR_i[19]_i_1_n_0\
    );
\TCR_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(0),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[1]_0\,
      O => \TCR_i[1]_i_1_n_0\
    );
\TCR_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(19),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[20]_0\,
      O => \TCR_i[20]_i_1_n_0\
    );
\TCR_i[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(20),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[21]_0\,
      O => \TCR_i[21]_i_1_n_0\
    );
\TCR_i[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(21),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[22]_0\,
      O => \TCR_i[22]_i_1_n_0\
    );
\TCR_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(22),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[23]_0\,
      O => \TCR_i[23]_i_1_n_0\
    );
\TCR_i[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(23),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[24]_0\,
      O => \TCR_i[24]_i_1_n_0\
    );
\TCR_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(24),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[25]_0\,
      O => \TCR_i[25]_i_1_n_0\
    );
\TCR_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(25),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[26]_0\,
      O => \TCR_i[26]_i_1_n_0\
    );
\TCR_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(26),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[27]_0\,
      O => \TCR_i[27]_i_1_n_0\
    );
\TCR_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(27),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[28]_0\,
      O => \TCR_i[28]_i_1_n_0\
    );
\TCR_i[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(28),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[29]_0\,
      O => \TCR_i[29]_i_1_n_0\
    );
\TCR_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(1),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[2]_0\,
      O => \TCR_i[2]_i_1_n_0\
    );
\TCR_i[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(29),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[30]_0\,
      O => \TCR_i[30]_i_1_n_0\
    );
\TCR_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(30),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[31]_0\,
      O => \TCR_i[31]_i_1_n_0\
    );
\TCR_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(2),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[3]_0\,
      O => \TCR_i[3]_i_1_n_0\
    );
\TCR_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(3),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[4]_0\,
      O => \TCR_i[4]_i_1_n_0\
    );
\TCR_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(4),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[5]_0\,
      O => \TCR_i[5]_i_1_n_0\
    );
\TCR_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(5),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[6]_0\,
      O => \TCR_i[6]_i_1_n_0\
    );
\TCR_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(6),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[7]_0\,
      O => \TCR_i[7]_i_1_n_0\
    );
\TCR_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(7),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[8]_0\,
      O => \TCR_i[8]_i_1_n_0\
    );
\TCR_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30302000"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \TRR_i_D1_reg[0]_0\,
      I2 => \^d\(8),
      I3 => \TCR_i_reg[0]_1\,
      I4 => \^tcr_i_reg[9]_0\,
      O => \TCR_i[9]_i_1_n_0\
    );
\TCR_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[0]_i_1_n_0\,
      Q => \^tcr_i_reg[0]_0\,
      R => '0'
    );
\TCR_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[10]_i_1_n_0\,
      Q => \^tcr_i_reg[10]_0\,
      R => '0'
    );
\TCR_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[11]_i_1_n_0\,
      Q => \^tcr_i_reg[11]_0\,
      R => '0'
    );
\TCR_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[12]_i_1_n_0\,
      Q => \^tcr_i_reg[12]_0\,
      R => '0'
    );
\TCR_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[13]_i_1_n_0\,
      Q => \^tcr_i_reg[13]_0\,
      R => '0'
    );
\TCR_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[14]_i_1_n_0\,
      Q => \^tcr_i_reg[14]_0\,
      R => '0'
    );
\TCR_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[15]_i_1_n_0\,
      Q => \^tcr_i_reg[15]_0\,
      R => '0'
    );
\TCR_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[16]_i_1_n_0\,
      Q => \^tcr_i_reg[16]_0\,
      R => '0'
    );
\TCR_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[17]_i_1_n_0\,
      Q => \^tcr_i_reg[17]_0\,
      R => '0'
    );
\TCR_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[18]_i_1_n_0\,
      Q => \^tcr_i_reg[18]_0\,
      R => '0'
    );
\TCR_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[19]_i_1_n_0\,
      Q => \^tcr_i_reg[19]_0\,
      R => '0'
    );
\TCR_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[1]_i_1_n_0\,
      Q => \^tcr_i_reg[1]_0\,
      R => '0'
    );
\TCR_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[20]_i_1_n_0\,
      Q => \^tcr_i_reg[20]_0\,
      R => '0'
    );
\TCR_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[21]_i_1_n_0\,
      Q => \^tcr_i_reg[21]_0\,
      R => '0'
    );
\TCR_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[22]_i_1_n_0\,
      Q => \^tcr_i_reg[22]_0\,
      R => '0'
    );
\TCR_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[23]_i_1_n_0\,
      Q => \^tcr_i_reg[23]_0\,
      R => '0'
    );
\TCR_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[24]_i_1_n_0\,
      Q => \^tcr_i_reg[24]_0\,
      R => '0'
    );
\TCR_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[25]_i_1_n_0\,
      Q => \^tcr_i_reg[25]_0\,
      R => '0'
    );
\TCR_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[26]_i_1_n_0\,
      Q => \^tcr_i_reg[26]_0\,
      R => '0'
    );
\TCR_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[27]_i_1_n_0\,
      Q => \^tcr_i_reg[27]_0\,
      R => '0'
    );
\TCR_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[28]_i_1_n_0\,
      Q => \^tcr_i_reg[28]_0\,
      R => '0'
    );
\TCR_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[29]_i_1_n_0\,
      Q => \^tcr_i_reg[29]_0\,
      R => '0'
    );
\TCR_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[2]_i_1_n_0\,
      Q => \^tcr_i_reg[2]_0\,
      R => '0'
    );
\TCR_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[30]_i_1_n_0\,
      Q => \^tcr_i_reg[30]_0\,
      R => '0'
    );
\TCR_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[31]_i_1_n_0\,
      Q => \^tcr_i_reg[31]_0\,
      R => '0'
    );
\TCR_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[3]_i_1_n_0\,
      Q => \^tcr_i_reg[3]_0\,
      R => '0'
    );
\TCR_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[4]_i_1_n_0\,
      Q => \^tcr_i_reg[4]_0\,
      R => '0'
    );
\TCR_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[5]_i_1_n_0\,
      Q => \^tcr_i_reg[5]_0\,
      R => '0'
    );
\TCR_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[6]_i_1_n_0\,
      Q => \^tcr_i_reg[6]_0\,
      R => '0'
    );
\TCR_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[7]_i_1_n_0\,
      Q => \^tcr_i_reg[7]_0\,
      R => '0'
    );
\TCR_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[8]_i_1_n_0\,
      Q => \^tcr_i_reg[8]_0\,
      R => '0'
    );
\TCR_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TCR_i[9]_i_1_n_0\,
      Q => \^tcr_i_reg[9]_0\,
      R => '0'
    );
TRR_REG_WRITE_PULSE_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => TRR_REG_WRITE_PULSE0,
      Q => TRR_REG_WRITE_PULSE_reg_0,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => IC_REG_TRR_I(31),
      I1 => \TRR_TBS_i_reg[0]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => TRR_TBS_i0
    );
\TRR_TBS_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(9),
      I1 => \TRR_TBS_i_reg[10]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => TRR_TBS_i0203_out
    );
\TRR_TBS_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(10),
      I1 => \TRR_TBS_i_reg[11]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => TRR_TBS_i0208_out
    );
\TRR_TBS_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(11),
      I1 => \TRR_TBS_i_reg[12]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => TRR_TBS_i0213_out
    );
\TRR_TBS_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(12),
      I1 => \TRR_TBS_i_reg[13]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => TRR_TBS_i0218_out
    );
\TRR_TBS_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(13),
      I1 => \TRR_TBS_i_reg[14]_1\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => TRR_TBS_i0223_out
    );
\TRR_TBS_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(14),
      I1 => \TRR_TBS_i_reg[15]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[15]_i_1_n_0\
    );
\TRR_TBS_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(15),
      I1 => \TRR_TBS_i_reg[16]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[16]_i_1_n_0\
    );
\TRR_TBS_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(16),
      I1 => \TRR_TBS_i_reg[17]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[17]_i_1_n_0\
    );
\TRR_TBS_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(17),
      I1 => \TRR_TBS_i_reg[18]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[18]_i_1_n_0\
    );
\TRR_TBS_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(18),
      I1 => \TRR_TBS_i_reg[19]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[19]_i_1_n_0\
    );
\TRR_TBS_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(0),
      I1 => \TRR_TBS_i_reg[1]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => TRR_TBS_i0158_out
    );
\TRR_TBS_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(19),
      I1 => \TRR_TBS_i_reg[20]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[20]_i_1_n_0\
    );
\TRR_TBS_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(20),
      I1 => \TRR_TBS_i_reg[21]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[21]_i_1_n_0\
    );
\TRR_TBS_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(21),
      I1 => \TRR_TBS_i_reg[22]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[22]_i_1_n_0\
    );
\TRR_TBS_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(22),
      I1 => \TRR_TBS_i_reg[23]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[23]_i_1_n_0\
    );
\TRR_TBS_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(23),
      I1 => \TRR_TBS_i_reg[24]_1\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[24]_i_1_n_0\
    );
\TRR_TBS_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(24),
      I1 => \TRR_TBS_i_reg[25]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[25]_i_1_n_0\
    );
\TRR_TBS_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(25),
      I1 => \TRR_TBS_i_reg[26]_1\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[26]_i_1_n_0\
    );
\TRR_TBS_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(26),
      I1 => \TRR_TBS_i_reg[27]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[27]_i_1_n_0\
    );
\TRR_TBS_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(27),
      I1 => \TRR_TBS_i_reg[28]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[28]_i_1_n_0\
    );
\TRR_TBS_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(28),
      I1 => \TRR_TBS_i_reg[29]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[29]_i_1_n_0\
    );
\TRR_TBS_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(1),
      I1 => \TRR_TBS_i_reg[2]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => TRR_TBS_i0163_out
    );
\TRR_TBS_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(29),
      I1 => \TRR_TBS_i_reg[30]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[30]_i_1_n_0\
    );
\TRR_TBS_i[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(30),
      I1 => \TRR_TBS_i_reg[31]_1\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => \TRR_TBS_i[31]_i_2_n_0\
    );
\TRR_TBS_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(2),
      I1 => \TRR_TBS_i_reg[3]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => TRR_TBS_i0168_out
    );
\TRR_TBS_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(3),
      I1 => \TRR_TBS_i_reg[4]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => TRR_TBS_i0173_out
    );
\TRR_TBS_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(4),
      I1 => \TRR_TBS_i_reg[5]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => TRR_TBS_i0178_out
    );
\TRR_TBS_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(5),
      I1 => \TRR_TBS_i_reg[6]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => TRR_TBS_i0183_out
    );
\TRR_TBS_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(6),
      I1 => \TRR_TBS_i_reg[7]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => TRR_TBS_i0188_out
    );
\TRR_TBS_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(7),
      I1 => \TRR_TBS_i_reg[8]_1\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => TRR_TBS_i0193_out
    );
\TRR_TBS_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^d\(8),
      I1 => \TRR_TBS_i_reg[9]_0\,
      I2 => \TRR_TBS_i_reg[31]_2\,
      O => TRR_TBS_i0198_out
    );
\TRR_TBS_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => TRR_TBS_i0,
      Q => TRR_TBS_SIG(0),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => TRR_TBS_i0203_out,
      Q => TRR_TBS_SIG(10),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => TRR_TBS_i0208_out,
      Q => TRR_TBS_SIG(11),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => TRR_TBS_i0213_out,
      Q => TRR_TBS_SIG(12),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => TRR_TBS_i0218_out,
      Q => TRR_TBS_SIG(13),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => TRR_TBS_i0223_out,
      Q => TRR_TBS_SIG(14),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[15]_i_1_n_0\,
      Q => TRR_TBS_SIG(15),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[16]_i_1_n_0\,
      Q => TRR_TBS_SIG(16),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[17]_i_1_n_0\,
      Q => TRR_TBS_SIG(17),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[18]_i_1_n_0\,
      Q => TRR_TBS_SIG(18),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[19]_i_1_n_0\,
      Q => TRR_TBS_SIG(19),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => TRR_TBS_i0158_out,
      Q => TRR_TBS_SIG(1),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[20]_i_1_n_0\,
      Q => TRR_TBS_SIG(20),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[21]_i_1_n_0\,
      Q => TRR_TBS_SIG(21),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[22]_i_1_n_0\,
      Q => TRR_TBS_SIG(22),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[23]_i_1_n_0\,
      Q => TRR_TBS_SIG(23),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[24]_i_1_n_0\,
      Q => TRR_TBS_SIG(24),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[25]_i_1_n_0\,
      Q => TRR_TBS_SIG(25),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[26]_i_1_n_0\,
      Q => \^trr_tbs_i_reg[26]_0\(0),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[27]_i_1_n_0\,
      Q => TRR_TBS_SIG(27),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[28]_i_1_n_0\,
      Q => TRR_TBS_SIG(28),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[29]_i_1_n_0\,
      Q => TRR_TBS_SIG(29),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => TRR_TBS_i0163_out,
      Q => TRR_TBS_SIG(2),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[30]_i_1_n_0\,
      Q => TRR_TBS_SIG(30),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \TRR_TBS_i[31]_i_2_n_0\,
      Q => TRR_TBS_SIG(31),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => TRR_TBS_i0168_out,
      Q => TRR_TBS_SIG(3),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => TRR_TBS_i0173_out,
      Q => TRR_TBS_SIG(4),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => TRR_TBS_i0178_out,
      Q => TRR_TBS_SIG(5),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => TRR_TBS_i0183_out,
      Q => TRR_TBS_SIG(6),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => TRR_TBS_i0188_out,
      Q => TRR_TBS_SIG(7),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => TRR_TBS_i0193_out,
      Q => TRR_TBS_SIG(8),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_TBS_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => TRR_TBS_i0198_out,
      Q => TRR_TBS_SIG(9),
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \TRR_i_reg[0]_2\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[0]_3\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => IC_REG_TRR_I(31),
      O => \TRR_i[0]_i_1_n_0\
    );
\TRR_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \TRR_i_reg[11]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[11]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(10),
      O => \TRR_i[11]_i_1_n_0\
    );
\TRR_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \TRR_i_reg[13]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[13]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(12),
      O => \TRR_i[13]_i_1_n_0\
    );
\TRR_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \TRR_i_reg[15]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[15]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(14),
      O => \TRR_i[15]_i_1_n_0\
    );
\TRR_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \TRR_i_reg[16]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[16]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(15),
      O => \TRR_i[16]_i_1_n_0\
    );
\TRR_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \TRR_i_reg[17]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[17]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(16),
      O => \TRR_i[17]_i_1_n_0\
    );
\TRR_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \TRR_i_reg[20]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[20]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(19),
      O => \TRR_i[20]_i_1_n_0\
    );
\TRR_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \TRR_i_reg[21]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[21]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(20),
      O => \TRR_i[21]_i_1_n_0\
    );
\TRR_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \TRR_i_reg[22]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[22]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(21),
      O => \TRR_i[22]_i_1_n_0\
    );
\TRR_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \TRR_i_reg[24]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[24]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(23),
      O => \TRR_i[24]_i_1_n_0\
    );
\TRR_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \TRR_i_reg[27]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[27]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(26),
      O => \TRR_i[27]_i_1_n_0\
    );
\TRR_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \TRR_i_reg[2]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[2]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(1),
      O => \TRR_i[2]_i_1_n_0\
    );
\TRR_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \TRR_i_reg[3]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[3]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(2),
      O => \TRR_i[3]_i_1_n_0\
    );
\TRR_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \TRR_i_reg[4]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[4]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(3),
      O => \TRR_i[4]_i_1_n_0\
    );
\TRR_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \TRR_i_reg[5]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[5]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(4),
      O => \TRR_i[5]_i_1_n_0\
    );
\TRR_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \TRR_i_reg[6]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[6]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(5),
      O => \TRR_i[6]_i_1_n_0\
    );
\TRR_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \TRR_i_reg[7]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[7]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(6),
      O => \TRR_i[7]_i_1_n_0\
    );
\TRR_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300030A0A0000"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \TRR_i_reg[9]_0\,
      I2 => \TRR_i_reg[0]_1\,
      I3 => \TRR_i_reg[9]_1\,
      I4 => TRR_REG_WRITE_PULSE0,
      I5 => \^d\(8),
      O => \TRR_i[9]_i_1_n_0\
    );
\TRR_i_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_TRR_I(31),
      Q => \TRR_i_D1_reg_n_0_[0]\,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(9),
      Q => p_30_in493_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(10),
      Q => p_33_in497_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(11),
      Q => p_36_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(12),
      Q => p_39_in503_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(13),
      Q => p_42_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(14),
      Q => p_45_in509_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(15),
      Q => p_48_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(16),
      Q => p_51_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(17),
      Q => p_54_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(18),
      Q => p_57_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(0),
      Q => p_3_in457_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(19),
      Q => p_60_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(20),
      Q => p_63_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(21),
      Q => p_66_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(22),
      Q => p_69_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(23),
      Q => p_72_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(24),
      Q => p_75_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(25),
      Q => p_78_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(26),
      Q => p_81_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(27),
      Q => p_84_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(28),
      Q => p_87_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(1),
      Q => p_6_in461_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(29),
      Q => p_90_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(30),
      Q => \TRR_i_D1_reg_n_0_[31]\,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(2),
      Q => p_9_in465_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(3),
      Q => p_12_in469_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(4),
      Q => p_15_in473_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(5),
      Q => p_18_in477_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(6),
      Q => p_21_in481_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(7),
      Q => p_24_in485_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(8),
      Q => p_27_in489_in,
      R => \TRR_i_D1_reg[0]_0\
    );
\TRR_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[0]_i_1_n_0\,
      Q => IC_REG_TRR_I(31),
      R => '0'
    );
\TRR_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i_reg[10]_0\,
      Q => \^d\(9),
      R => '0'
    );
\TRR_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[11]_i_1_n_0\,
      Q => \^d\(10),
      R => '0'
    );
\TRR_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i_reg[12]_0\,
      Q => \^d\(11),
      R => '0'
    );
\TRR_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[13]_i_1_n_0\,
      Q => \^d\(12),
      R => '0'
    );
\TRR_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i_reg[14]_0\,
      Q => \^d\(13),
      R => '0'
    );
\TRR_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[15]_i_1_n_0\,
      Q => \^d\(14),
      R => '0'
    );
\TRR_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[16]_i_1_n_0\,
      Q => \^d\(15),
      R => '0'
    );
\TRR_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[17]_i_1_n_0\,
      Q => \^d\(16),
      R => '0'
    );
\TRR_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i_reg[18]_0\,
      Q => \^d\(17),
      R => '0'
    );
\TRR_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i_reg[19]_0\,
      Q => \^d\(18),
      R => '0'
    );
\TRR_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i_reg[1]_0\,
      Q => \^d\(0),
      R => '0'
    );
\TRR_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[20]_i_1_n_0\,
      Q => \^d\(19),
      R => '0'
    );
\TRR_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[21]_i_1_n_0\,
      Q => \^d\(20),
      R => '0'
    );
\TRR_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[22]_i_1_n_0\,
      Q => \^d\(21),
      R => '0'
    );
\TRR_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i_reg[23]_0\,
      Q => \^d\(22),
      R => '0'
    );
\TRR_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[24]_i_1_n_0\,
      Q => \^d\(23),
      R => '0'
    );
\TRR_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i_reg[25]_0\,
      Q => \^d\(24),
      R => '0'
    );
\TRR_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i_reg[26]_0\,
      Q => \^d\(25),
      R => '0'
    );
\TRR_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[27]_i_1_n_0\,
      Q => \^d\(26),
      R => '0'
    );
\TRR_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i_reg[28]_0\,
      Q => \^d\(27),
      R => '0'
    );
\TRR_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i_reg[29]_0\,
      Q => \^d\(28),
      R => '0'
    );
\TRR_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[2]_i_1_n_0\,
      Q => \^d\(1),
      R => '0'
    );
\TRR_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i_reg[30]_0\,
      Q => \^d\(29),
      R => '0'
    );
\TRR_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i_reg[31]_0\,
      Q => \^d\(30),
      R => '0'
    );
\TRR_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[3]_i_1_n_0\,
      Q => \^d\(2),
      R => '0'
    );
\TRR_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[4]_i_1_n_0\,
      Q => \^d\(3),
      R => '0'
    );
\TRR_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[5]_i_1_n_0\,
      Q => \^d\(4),
      R => '0'
    );
\TRR_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[6]_i_1_n_0\,
      Q => \^d\(5),
      R => '0'
    );
\TRR_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[7]_i_1_n_0\,
      Q => \^d\(6),
      R => '0'
    );
\TRR_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i_reg[8]_0\,
      Q => \^d\(7),
      R => '0'
    );
\TRR_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \TRR_i[9]_i_1_n_0\,
      Q => \^d\(8),
      R => '0'
    );
\num_reg[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => TRR_TBS_SIG(24),
      I1 => TRR_TBS_SIG(7),
      I2 => TRR_TBS_SIG(29),
      I3 => TRR_TBS_SIG(16),
      I4 => \num_reg[4]_i_14_n_0\,
      O => \num_reg[4]_i_10_n_0\
    );
\num_reg[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => TRR_TBS_SIG(10),
      I1 => TRR_TBS_SIG(18),
      I2 => TRR_TBS_SIG(12),
      I3 => TRR_TBS_SIG(22),
      O => \num_reg[4]_i_11_n_0\
    );
\num_reg[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => TRR_TBS_SIG(11),
      I1 => TRR_TBS_SIG(15),
      I2 => TRR_TBS_SIG(0),
      I3 => TRR_TBS_SIG(2),
      O => \num_reg[4]_i_12_n_0\
    );
\num_reg[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => TRR_TBS_SIG(1),
      I1 => TRR_TBS_SIG(30),
      I2 => TRR_TBS_SIG(3),
      I3 => TRR_TBS_SIG(19),
      O => \num_reg[4]_i_13_n_0\
    );
\num_reg[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => TRR_TBS_SIG(6),
      I1 => TRR_TBS_SIG(17),
      I2 => TRR_TBS_SIG(8),
      I3 => TRR_TBS_SIG(23),
      O => \num_reg[4]_i_14_n_0\
    );
\num_reg[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => trigger_next_round_d1,
      I1 => \num_reg[4]_i_7_n_0\,
      I2 => \num_reg[4]_i_8_n_0\,
      I3 => \num_reg[4]_i_9_n_0\,
      I4 => \num_reg[4]_i_10_n_0\,
      O => trigger_next_round_d1_reg
    );
\num_reg[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => TRR_TBS_SIG(31),
      I1 => TRR_TBS_SIG(4),
      I2 => TRR_TBS_SIG(28),
      I3 => TRR_TBS_SIG(13),
      I4 => \num_reg[4]_i_11_n_0\,
      O => \num_reg[4]_i_7_n_0\
    );
\num_reg[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => TRR_TBS_SIG(27),
      I1 => TRR_TBS_SIG(21),
      I2 => \^trr_tbs_i_reg[26]_0\(0),
      I3 => TRR_TBS_SIG(25),
      I4 => \num_reg[4]_i_12_n_0\,
      O => \num_reg[4]_i_8_n_0\
    );
\num_reg[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => TRR_TBS_SIG(20),
      I1 => TRR_TBS_SIG(5),
      I2 => TRR_TBS_SIG(14),
      I3 => TRR_TBS_SIG(9),
      I4 => \num_reg[4]_i_13_n_0\,
      O => \num_reg[4]_i_9_n_0\
    );
trig_pulse_2_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0053F0530F53FF53"
    )
        port map (
      I0 => \^tcr_i_reg[6]_0\,
      I1 => \^tcr_i_reg[4]_0\,
      I2 => trig_pulse_2_i_4(1),
      I3 => trig_pulse_2_i_4(0),
      I4 => \^tcr_i_reg[7]_0\,
      I5 => \^tcr_i_reg[5]_0\,
      O => \TCR_i_reg[6]_1\
    );
trig_pulse_2_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0053F0530F53FF53"
    )
        port map (
      I0 => \^tcr_i_reg[22]_0\,
      I1 => \^tcr_i_reg[20]_0\,
      I2 => trig_pulse_2_i_4(1),
      I3 => trig_pulse_2_i_4(0),
      I4 => \^tcr_i_reg[23]_0\,
      I5 => \^tcr_i_reg[21]_0\,
      O => \TCR_i_reg[22]_1\
    );
winning_or_locked_index_cancel_req_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30503F50305F3F5F"
    )
        port map (
      I0 => \^tcr_i_reg[5]_0\,
      I1 => \^tcr_i_reg[7]_0\,
      I2 => winning_or_locked_index_cancel_req_i_3(0),
      I3 => winning_or_locked_index_cancel_req_i_3(1),
      I4 => \^tcr_i_reg[6]_0\,
      I5 => \^tcr_i_reg[4]_0\,
      O => \TCR_i_reg[5]_1\
    );
winning_or_locked_index_cancel_req_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30503F50305F3F5F"
    )
        port map (
      I0 => \^tcr_i_reg[21]_0\,
      I1 => \^tcr_i_reg[23]_0\,
      I2 => winning_or_locked_index_cancel_req_i_3(0),
      I3 => winning_or_locked_index_cancel_req_i_3(1),
      I4 => \^tcr_i_reg[22]_0\,
      I5 => \^tcr_i_reg[20]_0\,
      O => \TCR_i_reg[21]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_wrh is
  port (
    CANCEL_CONFIRMED_OL_D1_SIG_reg_0 : out STD_LOGIC;
    trig_pulse_2 : out STD_LOGIC;
    BUFFER_LOCKED_D1 : out STD_LOGIC;
    trig_pulse_1 : out STD_LOGIC;
    index_valid_d4 : out STD_LOGIC;
    src_in : out STD_LOGIC;
    winning_or_locked_index_cancel_req_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \exclude_winning_or_locked_req_reg[31]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[30]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[29]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[28]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[27]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[26]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[25]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[24]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[23]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[22]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[21]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[20]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[19]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[18]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[17]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[16]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[15]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[14]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[13]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[12]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[11]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[10]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[9]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[8]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[7]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[6]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[5]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[4]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[3]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[2]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[1]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[0]_0\ : out STD_LOGIC;
    \LOCKED_ID_LOC_I_reg[9]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    winning_or_locked_index_cancel_req_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    trig_pulse_20 : in STD_LOGIC;
    BUFFER_LOCKED_D1_reg_0 : in STD_LOGIC;
    trig_pulse_10 : in STD_LOGIC;
    index_valid_d1_reg_0 : in STD_LOGIC;
    BUFFER_IS_READY0 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_reg_2 : in STD_LOGIC;
    \exclude_winning_or_locked_req_reg[0]_1\ : in STD_LOGIC;
    winning_or_locked_index_cancel_req_reg_3 : in STD_LOGIC;
    winning_or_locked_index_cancel_req_reg_4 : in STD_LOGIC;
    IC_REG_TCR_I : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \exclude_winning_or_locked_req_reg[31]_1\ : in STD_LOGIC;
    \LOCKED_BUFFER_INDEX_I_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \exclude_winning_or_locked_req_reg[15]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_wrh;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_wrh is
  signal \^cancel_confirmed_ol_d1_sig_reg_0\ : STD_LOGIC;
  signal \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\ : STD_LOGIC;
  signal \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\ : STD_LOGIC;
  signal \LOCKED_BUFFER_INDEX_I_reg_n_0_[4]\ : STD_LOGIC;
  signal \LOCKED_ID_LOC_I[9]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \exclude_winning_or_locked_req[0]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[10]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[11]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[12]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[13]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[14]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[15]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[16]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[17]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[18]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[19]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[1]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[20]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[21]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[22]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[23]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[24]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[25]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[26]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[27]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[28]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[29]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[2]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[30]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[31]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[31]_i_2_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[3]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[4]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[5]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[6]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[7]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[8]_i_1_n_0\ : STD_LOGIC;
  signal \exclude_winning_or_locked_req[9]_i_1_n_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[0]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[10]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[11]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[12]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[13]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[14]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[15]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[16]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[17]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[18]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[19]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[1]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[20]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[21]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[22]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[23]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[24]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[25]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[26]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[27]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[28]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[29]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[2]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[30]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[31]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[3]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[4]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[5]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[6]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[7]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[8]_0\ : STD_LOGIC;
  signal \^exclude_winning_or_locked_req_reg[9]_0\ : STD_LOGIC;
  signal index_valid_d1 : STD_LOGIC;
  signal index_valid_d2 : STD_LOGIC;
  signal index_valid_d3 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_10_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_11_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_12_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_14_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_15_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_16_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_17_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_18_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_19_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_20_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_2_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_3_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_4_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_6_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_7_n_0 : STD_LOGIC;
  signal winning_or_locked_index_cancel_req_i_8_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of winning_or_locked_index_cancel_req_i_15 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of winning_or_locked_index_cancel_req_i_17 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of winning_or_locked_index_cancel_req_i_18 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of winning_or_locked_index_cancel_req_i_6 : label is "soft_lutpair83";
begin
  CANCEL_CONFIRMED_OL_D1_SIG_reg_0 <= \^cancel_confirmed_ol_d1_sig_reg_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  \exclude_winning_or_locked_req_reg[0]_0\ <= \^exclude_winning_or_locked_req_reg[0]_0\;
  \exclude_winning_or_locked_req_reg[10]_0\ <= \^exclude_winning_or_locked_req_reg[10]_0\;
  \exclude_winning_or_locked_req_reg[11]_0\ <= \^exclude_winning_or_locked_req_reg[11]_0\;
  \exclude_winning_or_locked_req_reg[12]_0\ <= \^exclude_winning_or_locked_req_reg[12]_0\;
  \exclude_winning_or_locked_req_reg[13]_0\ <= \^exclude_winning_or_locked_req_reg[13]_0\;
  \exclude_winning_or_locked_req_reg[14]_0\ <= \^exclude_winning_or_locked_req_reg[14]_0\;
  \exclude_winning_or_locked_req_reg[15]_0\ <= \^exclude_winning_or_locked_req_reg[15]_0\;
  \exclude_winning_or_locked_req_reg[16]_0\ <= \^exclude_winning_or_locked_req_reg[16]_0\;
  \exclude_winning_or_locked_req_reg[17]_0\ <= \^exclude_winning_or_locked_req_reg[17]_0\;
  \exclude_winning_or_locked_req_reg[18]_0\ <= \^exclude_winning_or_locked_req_reg[18]_0\;
  \exclude_winning_or_locked_req_reg[19]_0\ <= \^exclude_winning_or_locked_req_reg[19]_0\;
  \exclude_winning_or_locked_req_reg[1]_0\ <= \^exclude_winning_or_locked_req_reg[1]_0\;
  \exclude_winning_or_locked_req_reg[20]_0\ <= \^exclude_winning_or_locked_req_reg[20]_0\;
  \exclude_winning_or_locked_req_reg[21]_0\ <= \^exclude_winning_or_locked_req_reg[21]_0\;
  \exclude_winning_or_locked_req_reg[22]_0\ <= \^exclude_winning_or_locked_req_reg[22]_0\;
  \exclude_winning_or_locked_req_reg[23]_0\ <= \^exclude_winning_or_locked_req_reg[23]_0\;
  \exclude_winning_or_locked_req_reg[24]_0\ <= \^exclude_winning_or_locked_req_reg[24]_0\;
  \exclude_winning_or_locked_req_reg[25]_0\ <= \^exclude_winning_or_locked_req_reg[25]_0\;
  \exclude_winning_or_locked_req_reg[26]_0\ <= \^exclude_winning_or_locked_req_reg[26]_0\;
  \exclude_winning_or_locked_req_reg[27]_0\ <= \^exclude_winning_or_locked_req_reg[27]_0\;
  \exclude_winning_or_locked_req_reg[28]_0\ <= \^exclude_winning_or_locked_req_reg[28]_0\;
  \exclude_winning_or_locked_req_reg[29]_0\ <= \^exclude_winning_or_locked_req_reg[29]_0\;
  \exclude_winning_or_locked_req_reg[2]_0\ <= \^exclude_winning_or_locked_req_reg[2]_0\;
  \exclude_winning_or_locked_req_reg[30]_0\ <= \^exclude_winning_or_locked_req_reg[30]_0\;
  \exclude_winning_or_locked_req_reg[31]_0\ <= \^exclude_winning_or_locked_req_reg[31]_0\;
  \exclude_winning_or_locked_req_reg[3]_0\ <= \^exclude_winning_or_locked_req_reg[3]_0\;
  \exclude_winning_or_locked_req_reg[4]_0\ <= \^exclude_winning_or_locked_req_reg[4]_0\;
  \exclude_winning_or_locked_req_reg[5]_0\ <= \^exclude_winning_or_locked_req_reg[5]_0\;
  \exclude_winning_or_locked_req_reg[6]_0\ <= \^exclude_winning_or_locked_req_reg[6]_0\;
  \exclude_winning_or_locked_req_reg[7]_0\ <= \^exclude_winning_or_locked_req_reg[7]_0\;
  \exclude_winning_or_locked_req_reg[8]_0\ <= \^exclude_winning_or_locked_req_reg[8]_0\;
  \exclude_winning_or_locked_req_reg[9]_0\ <= \^exclude_winning_or_locked_req_reg[9]_0\;
BUFFER_IS_READY_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => BUFFER_IS_READY0,
      Q => src_in,
      R => winning_or_locked_index_cancel_req_reg_1
    );
BUFFER_LOCKED_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BUFFER_LOCKED_D1_reg_0,
      Q => BUFFER_LOCKED_D1,
      R => winning_or_locked_index_cancel_req_reg_1
    );
CANCEL_CONFIRMED_OL_D1_SIG_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \out\,
      Q => \^cancel_confirmed_ol_d1_sig_reg_0\,
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_BUFFER_INDEX_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      Q => \^q\(0),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_BUFFER_INDEX_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      Q => \^q\(1),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_BUFFER_INDEX_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      Q => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_BUFFER_INDEX_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      Q => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_BUFFER_INDEX_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(4),
      Q => \LOCKED_BUFFER_INDEX_I_reg_n_0_[4]\,
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BUFFER_LOCKED_D1_reg_0,
      O => \LOCKED_ID_LOC_I[9]_i_1_n_0\
    );
\LOCKED_ID_LOC_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => D(0),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(0),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => D(1),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(1),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => D(2),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(2),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => D(3),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(3),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => D(4),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(4),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => D(5),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(5),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => D(6),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(6),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => D(7),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(7),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\LOCKED_ID_LOC_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \LOCKED_ID_LOC_I[9]_i_1_n_0\,
      D => D(8),
      Q => \LOCKED_ID_LOC_I_reg[9]_0\(8),
      R => winning_or_locked_index_cancel_req_reg_1
    );
\exclude_winning_or_locked_req[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I5 => \^exclude_winning_or_locked_req_reg[0]_0\,
      O => \exclude_winning_or_locked_req[0]_i_1_n_0\
    );
\exclude_winning_or_locked_req[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I5 => \^exclude_winning_or_locked_req_reg[10]_0\,
      O => \exclude_winning_or_locked_req[10]_i_1_n_0\
    );
\exclude_winning_or_locked_req[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I5 => \^exclude_winning_or_locked_req_reg[11]_0\,
      O => \exclude_winning_or_locked_req[11]_i_1_n_0\
    );
\exclude_winning_or_locked_req[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I5 => \^exclude_winning_or_locked_req_reg[12]_0\,
      O => \exclude_winning_or_locked_req[12]_i_1_n_0\
    );
\exclude_winning_or_locked_req[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => \^exclude_winning_or_locked_req_reg[13]_0\,
      O => \exclude_winning_or_locked_req[13]_i_1_n_0\
    );
\exclude_winning_or_locked_req[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => \^exclude_winning_or_locked_req_reg[14]_0\,
      O => \exclude_winning_or_locked_req[14]_i_1_n_0\
    );
\exclude_winning_or_locked_req[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => \^exclude_winning_or_locked_req_reg[15]_0\,
      O => \exclude_winning_or_locked_req[15]_i_1_n_0\
    );
\exclude_winning_or_locked_req[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I5 => \^exclude_winning_or_locked_req_reg[16]_0\,
      O => \exclude_winning_or_locked_req[16]_i_1_n_0\
    );
\exclude_winning_or_locked_req[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I5 => \^exclude_winning_or_locked_req_reg[17]_0\,
      O => \exclude_winning_or_locked_req[17]_i_1_n_0\
    );
\exclude_winning_or_locked_req[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I5 => \^exclude_winning_or_locked_req_reg[18]_0\,
      O => \exclude_winning_or_locked_req[18]_i_1_n_0\
    );
\exclude_winning_or_locked_req[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I5 => \^exclude_winning_or_locked_req_reg[19]_0\,
      O => \exclude_winning_or_locked_req[19]_i_1_n_0\
    );
\exclude_winning_or_locked_req[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I5 => \^exclude_winning_or_locked_req_reg[1]_0\,
      O => \exclude_winning_or_locked_req[1]_i_1_n_0\
    );
\exclude_winning_or_locked_req[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I5 => \^exclude_winning_or_locked_req_reg[20]_0\,
      O => \exclude_winning_or_locked_req[20]_i_1_n_0\
    );
\exclude_winning_or_locked_req[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I5 => \^exclude_winning_or_locked_req_reg[21]_0\,
      O => \exclude_winning_or_locked_req[21]_i_1_n_0\
    );
\exclude_winning_or_locked_req[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I5 => \^exclude_winning_or_locked_req_reg[22]_0\,
      O => \exclude_winning_or_locked_req[22]_i_1_n_0\
    );
\exclude_winning_or_locked_req[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I5 => \^exclude_winning_or_locked_req_reg[23]_0\,
      O => \exclude_winning_or_locked_req[23]_i_1_n_0\
    );
\exclude_winning_or_locked_req[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I5 => \^exclude_winning_or_locked_req_reg[24]_0\,
      O => \exclude_winning_or_locked_req[24]_i_1_n_0\
    );
\exclude_winning_or_locked_req[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I5 => \^exclude_winning_or_locked_req_reg[25]_0\,
      O => \exclude_winning_or_locked_req[25]_i_1_n_0\
    );
\exclude_winning_or_locked_req[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I5 => \^exclude_winning_or_locked_req_reg[26]_0\,
      O => \exclude_winning_or_locked_req[26]_i_1_n_0\
    );
\exclude_winning_or_locked_req[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I5 => \^exclude_winning_or_locked_req_reg[27]_0\,
      O => \exclude_winning_or_locked_req[27]_i_1_n_0\
    );
\exclude_winning_or_locked_req[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I5 => \^exclude_winning_or_locked_req_reg[28]_0\,
      O => \exclude_winning_or_locked_req[28]_i_1_n_0\
    );
\exclude_winning_or_locked_req[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => \^exclude_winning_or_locked_req_reg[29]_0\,
      O => \exclude_winning_or_locked_req[29]_i_1_n_0\
    );
\exclude_winning_or_locked_req[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I5 => \^exclude_winning_or_locked_req_reg[2]_0\,
      O => \exclude_winning_or_locked_req[2]_i_1_n_0\
    );
\exclude_winning_or_locked_req[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => \^exclude_winning_or_locked_req_reg[30]_0\,
      O => \exclude_winning_or_locked_req[30]_i_1_n_0\
    );
\exclude_winning_or_locked_req[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFFF"
    )
        port map (
      I0 => \^cancel_confirmed_ol_d1_sig_reg_0\,
      I1 => winning_or_locked_index_cancel_req_reg_1,
      I2 => index_valid_d1_reg_0,
      I3 => BUFFER_LOCKED_D1_reg_0,
      I4 => \exclude_winning_or_locked_req_reg[0]_1\,
      O => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[31]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I5 => \^exclude_winning_or_locked_req_reg[31]_0\,
      O => \exclude_winning_or_locked_req[31]_i_2_n_0\
    );
\exclude_winning_or_locked_req[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I5 => \^exclude_winning_or_locked_req_reg[3]_0\,
      O => \exclude_winning_or_locked_req[3]_i_1_n_0\
    );
\exclude_winning_or_locked_req[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I5 => \^exclude_winning_or_locked_req_reg[4]_0\,
      O => \exclude_winning_or_locked_req[4]_i_1_n_0\
    );
\exclude_winning_or_locked_req[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I5 => \^exclude_winning_or_locked_req_reg[5]_0\,
      O => \exclude_winning_or_locked_req[5]_i_1_n_0\
    );
\exclude_winning_or_locked_req[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I5 => \^exclude_winning_or_locked_req_reg[6]_0\,
      O => \exclude_winning_or_locked_req[6]_i_1_n_0\
    );
\exclude_winning_or_locked_req[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I5 => \^exclude_winning_or_locked_req_reg[7]_0\,
      O => \exclude_winning_or_locked_req[7]_i_1_n_0\
    );
\exclude_winning_or_locked_req[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I5 => \^exclude_winning_or_locked_req_reg[8]_0\,
      O => \exclude_winning_or_locked_req[8]_i_1_n_0\
    );
\exclude_winning_or_locked_req[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \exclude_winning_or_locked_req_reg[15]_1\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(1),
      I2 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(0),
      I3 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(3),
      I4 => \LOCKED_BUFFER_INDEX_I_reg[4]_0\(2),
      I5 => \^exclude_winning_or_locked_req_reg[9]_0\,
      O => \exclude_winning_or_locked_req[9]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[0]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[0]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[10]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[10]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[11]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[11]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[12]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[12]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[13]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[13]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[14]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[14]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[15]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[15]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[16]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[16]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[17]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[17]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[18]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[18]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[19]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[19]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[1]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[1]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[20]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[20]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[21]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[21]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[22]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[22]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[23]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[23]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[24]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[24]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[25]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[25]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[26]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[26]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[27]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[27]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[28]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[28]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[29]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[29]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[2]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[2]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[30]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[30]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[31]_i_2_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[31]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[3]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[3]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[4]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[4]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[5]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[5]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[6]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[6]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[7]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[7]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[8]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[8]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
\exclude_winning_or_locked_req_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \exclude_winning_or_locked_req[9]_i_1_n_0\,
      Q => \^exclude_winning_or_locked_req_reg[9]_0\,
      R => \exclude_winning_or_locked_req[31]_i_1_n_0\
    );
index_valid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => index_valid_d1_reg_0,
      Q => index_valid_d1,
      R => winning_or_locked_index_cancel_req_reg_1
    );
index_valid_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => index_valid_d1,
      Q => index_valid_d2,
      R => winning_or_locked_index_cancel_req_reg_1
    );
index_valid_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => index_valid_d2,
      Q => index_valid_d3,
      R => winning_or_locked_index_cancel_req_reg_1
    );
index_valid_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => index_valid_d3,
      Q => index_valid_d4,
      R => winning_or_locked_index_cancel_req_reg_1
    );
trig_pulse_1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => trig_pulse_10,
      Q => trig_pulse_1,
      R => winning_or_locked_index_cancel_req_reg_1
    );
trig_pulse_2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => trig_pulse_20,
      Q => trig_pulse_2,
      R => winning_or_locked_index_cancel_req_reg_1
    );
winning_or_locked_index_cancel_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8AAA800"
    )
        port map (
      I0 => BUFFER_LOCKED_D1_reg_0,
      I1 => winning_or_locked_index_cancel_req_i_2_n_0,
      I2 => winning_or_locked_index_cancel_req_i_3_n_0,
      I3 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[4]\,
      I4 => winning_or_locked_index_cancel_req_i_4_n_0,
      I5 => winning_or_locked_index_cancel_req_reg_2,
      O => winning_or_locked_index_cancel_req0
    );
winning_or_locked_index_cancel_req_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A0A800A8A008000"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_17_n_0,
      I1 => IC_REG_TCR_I(20),
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I3 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I4 => IC_REG_TCR_I(16),
      I5 => IC_REG_TCR_I(12),
      O => winning_or_locked_index_cancel_req_i_10_n_0
    );
winning_or_locked_index_cancel_req_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A0A800A8A008000"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_6_n_0,
      I1 => IC_REG_TCR_I(10),
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I3 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I4 => IC_REG_TCR_I(6),
      I5 => IC_REG_TCR_I(2),
      O => winning_or_locked_index_cancel_req_i_11_n_0
    );
winning_or_locked_index_cancel_req_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08A0080A080008"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_17_n_0,
      I1 => IC_REG_TCR_I(0),
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I3 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I4 => IC_REG_TCR_I(4),
      I5 => IC_REG_TCR_I(8),
      O => winning_or_locked_index_cancel_req_i_12_n_0
    );
winning_or_locked_index_cancel_req_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF32020000"
    )
        port map (
      I0 => IC_REG_TCR_I(3),
      I1 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I3 => IC_REG_TCR_I(7),
      I4 => winning_or_locked_index_cancel_req_i_18_n_0,
      I5 => winning_or_locked_index_cancel_req_i_19_n_0,
      O => winning_or_locked_index_cancel_req_i_14_n_0
    );
winning_or_locked_index_cancel_req_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => winning_or_locked_index_cancel_req_i_15_n_0
    );
winning_or_locked_index_cancel_req_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800800008000000"
    )
        port map (
      I0 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => IC_REG_TCR_I(21),
      I5 => IC_REG_TCR_I(23),
      O => winning_or_locked_index_cancel_req_i_16_n_0
    );
winning_or_locked_index_cancel_req_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => winning_or_locked_index_cancel_req_i_17_n_0
    );
winning_or_locked_index_cancel_req_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => winning_or_locked_index_cancel_req_i_18_n_0
    );
winning_or_locked_index_cancel_req_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF32020000"
    )
        port map (
      I0 => IC_REG_TCR_I(1),
      I1 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I3 => IC_REG_TCR_I(5),
      I4 => winning_or_locked_index_cancel_req_i_15_n_0,
      I5 => winning_or_locked_index_cancel_req_i_20_n_0,
      O => winning_or_locked_index_cancel_req_i_19_n_0
    );
winning_or_locked_index_cancel_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A08800AAA0880000"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_6_n_0,
      I1 => IC_REG_TCR_I(18),
      I2 => IC_REG_TCR_I(22),
      I3 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I4 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I5 => IC_REG_TCR_I(14),
      O => winning_or_locked_index_cancel_req_i_2_n_0
    );
winning_or_locked_index_cancel_req_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800800008000000"
    )
        port map (
      I0 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I1 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => IC_REG_TCR_I(9),
      I5 => IC_REG_TCR_I(11),
      O => winning_or_locked_index_cancel_req_i_20_n_0
    );
winning_or_locked_index_cancel_req_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEFEE"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_7_n_0,
      I1 => winning_or_locked_index_cancel_req_i_8_n_0,
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I3 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I4 => winning_or_locked_index_cancel_req_reg_4,
      I5 => winning_or_locked_index_cancel_req_i_10_n_0,
      O => winning_or_locked_index_cancel_req_i_3_n_0
    );
winning_or_locked_index_cancel_req_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEFEE"
    )
        port map (
      I0 => winning_or_locked_index_cancel_req_i_11_n_0,
      I1 => winning_or_locked_index_cancel_req_i_12_n_0,
      I2 => winning_or_locked_index_cancel_req_reg_3,
      I3 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I4 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I5 => winning_or_locked_index_cancel_req_i_14_n_0,
      O => winning_or_locked_index_cancel_req_i_4_n_0
    );
winning_or_locked_index_cancel_req_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => winning_or_locked_index_cancel_req_i_6_n_0
    );
winning_or_locked_index_cancel_req_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF32020000"
    )
        port map (
      I0 => IC_REG_TCR_I(13),
      I1 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I2 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I3 => IC_REG_TCR_I(17),
      I4 => winning_or_locked_index_cancel_req_i_15_n_0,
      I5 => winning_or_locked_index_cancel_req_i_16_n_0,
      O => winning_or_locked_index_cancel_req_i_7_n_0
    );
winning_or_locked_index_cancel_req_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000808800008000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => IC_REG_TCR_I(19),
      I3 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[3]\,
      I4 => \LOCKED_BUFFER_INDEX_I_reg_n_0_[2]\,
      I5 => IC_REG_TCR_I(15),
      O => winning_or_locked_index_cancel_req_i_8_n_0
    );
winning_or_locked_index_cancel_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => winning_or_locked_index_cancel_req0,
      Q => winning_or_locked_index_cancel_req_reg_0,
      R => winning_or_locked_index_cancel_req_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_clkdiv is
  port (
    CLKM_EN_reg_0 : out STD_LOGIC;
    \CLKD_COUNTER_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \CLKD_COUNTER_I_reg[2]_0\ : out STD_LOGIC;
    \CLKD_COUNTER_I_reg[3]_0\ : out STD_LOGIC;
    CLKM_EN_reg_1 : out STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    CLKD_CMP_I : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    \CLKD_COUNTER_I_reg[0]_1\ : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BRS_EN_I : in STD_LOGIC;
    \CLKD_COUNTER_I_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \CLKD_COUNTER_I_reg[7]_1\ : in STD_LOGIC;
    \CLKD_COUNTER_I_reg[7]_2\ : in STD_LOGIC;
    \CLKD_COUNTER_I_reg[7]_3\ : in STD_LOGIC;
    IC_REG_BRPR : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRS_EN_BTR : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_clkdiv;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_clkdiv is
  signal \CLKD_COUNTER_I[0]_i_1_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[0]_i_3_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[0]_i_4_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[1]_i_1_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[1]_i_2_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[2]_i_1_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[2]_i_2_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[3]_i_1_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[3]_i_2_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[4]_i_1_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[4]_i_2_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[5]_i_1_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[5]_i_2_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[6]_i_1_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[7]_i_1_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[7]_i_2_n_0\ : STD_LOGIC;
  signal CLKD_COUNTER_I_reg : STD_LOGIC_VECTOR ( 2 to 5 );
  signal \^clkd_counter_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^clkd_counter_i_reg[2]_0\ : STD_LOGIC;
  signal \^clkd_counter_i_reg[3]_0\ : STD_LOGIC;
  signal \^clkm_en_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[2]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[3]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[4]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[5]_i_2\ : label is "soft_lutpair254";
  attribute EXTRACT_RESET : boolean;
  attribute EXTRACT_RESET of \CLKD_COUNTER_I_reg[0]\ : label is std.standard.false;
  attribute EXTRACT_RESET of \CLKD_COUNTER_I_reg[1]\ : label is std.standard.false;
  attribute EXTRACT_RESET of \CLKD_COUNTER_I_reg[2]\ : label is std.standard.false;
  attribute EXTRACT_RESET of \CLKD_COUNTER_I_reg[3]\ : label is std.standard.false;
  attribute EXTRACT_RESET of \CLKD_COUNTER_I_reg[4]\ : label is std.standard.false;
  attribute EXTRACT_RESET of \CLKD_COUNTER_I_reg[5]\ : label is std.standard.false;
  attribute EXTRACT_RESET of \CLKD_COUNTER_I_reg[6]\ : label is std.standard.false;
  attribute EXTRACT_RESET of \CLKD_COUNTER_I_reg[7]\ : label is std.standard.false;
begin
  \CLKD_COUNTER_I_reg[0]_0\(5 downto 0) <= \^clkd_counter_i_reg[0]_0\(5 downto 0);
  \CLKD_COUNTER_I_reg[2]_0\ <= \^clkd_counter_i_reg[2]_0\;
  \CLKD_COUNTER_I_reg[3]_0\ <= \^clkd_counter_i_reg[3]_0\;
  CLKM_EN_reg_0 <= \^clkm_en_reg_0\;
BRSD_P_ERR_1TQ_FD_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^clkm_en_reg_0\,
      I1 => BRS_EN_BTR,
      O => CLKM_EN_reg_1
    );
\CLKD_COUNTER_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0000000000FE00"
    )
        port map (
      I0 => \CLKD_COUNTER_I_reg[0]_1\,
      I1 => \^clkd_counter_i_reg[2]_0\,
      I2 => \CLKD_COUNTER_I[0]_i_3_n_0\,
      I3 => dest_arst,
      I4 => \CLKD_COUNTER_I[0]_i_4_n_0\,
      I5 => \^clkd_counter_i_reg[0]_0\(5),
      O => \CLKD_COUNTER_I[0]_i_1_n_0\
    );
\CLKD_COUNTER_I[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF656A656AFFFF"
    )
        port map (
      I0 => \^clkd_counter_i_reg[0]_0\(5),
      I1 => Q(3),
      I2 => BRS_EN_I,
      I3 => \CLKD_COUNTER_I_reg[7]_0\(3),
      I4 => \^clkd_counter_i_reg[0]_0\(4),
      I5 => \CLKD_COUNTER_I_reg[7]_1\,
      O => \CLKD_COUNTER_I[0]_i_3_n_0\
    );
\CLKD_COUNTER_I[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \CLKD_COUNTER_I[1]_i_2_n_0\,
      I1 => \^clkd_counter_i_reg[0]_0\(4),
      O => \CLKD_COUNTER_I[0]_i_4_n_0\
    );
\CLKD_COUNTER_I[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0000000000FE00"
    )
        port map (
      I0 => \CLKD_COUNTER_I_reg[0]_1\,
      I1 => \^clkd_counter_i_reg[2]_0\,
      I2 => \CLKD_COUNTER_I[0]_i_3_n_0\,
      I3 => dest_arst,
      I4 => \CLKD_COUNTER_I[1]_i_2_n_0\,
      I5 => \^clkd_counter_i_reg[0]_0\(4),
      O => \CLKD_COUNTER_I[1]_i_1_n_0\
    );
\CLKD_COUNTER_I[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(5),
      I1 => \^clkd_counter_i_reg[0]_0\(1),
      I2 => \^clkd_counter_i_reg[0]_0\(0),
      I3 => \^clkd_counter_i_reg[0]_0\(2),
      I4 => \^clkd_counter_i_reg[0]_0\(3),
      I5 => CLKD_COUNTER_I_reg(2),
      O => \CLKD_COUNTER_I[1]_i_2_n_0\
    );
\CLKD_COUNTER_I[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE00FE000000"
    )
        port map (
      I0 => \CLKD_COUNTER_I_reg[0]_1\,
      I1 => \^clkd_counter_i_reg[2]_0\,
      I2 => \CLKD_COUNTER_I[0]_i_3_n_0\,
      I3 => dest_arst,
      I4 => \CLKD_COUNTER_I[2]_i_2_n_0\,
      I5 => CLKD_COUNTER_I_reg(2),
      O => \CLKD_COUNTER_I[2]_i_1_n_0\
    );
\CLKD_COUNTER_I[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^clkd_counter_i_reg[0]_0\(3),
      I1 => \^clkd_counter_i_reg[0]_0\(2),
      I2 => \^clkd_counter_i_reg[0]_0\(0),
      I3 => \^clkd_counter_i_reg[0]_0\(1),
      I4 => CLKD_COUNTER_I_reg(5),
      O => \CLKD_COUNTER_I[2]_i_2_n_0\
    );
\CLKD_COUNTER_I[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0000000000FE00"
    )
        port map (
      I0 => \CLKD_COUNTER_I_reg[0]_1\,
      I1 => \^clkd_counter_i_reg[2]_0\,
      I2 => \CLKD_COUNTER_I[0]_i_3_n_0\,
      I3 => dest_arst,
      I4 => \CLKD_COUNTER_I[3]_i_2_n_0\,
      I5 => \^clkd_counter_i_reg[0]_0\(3),
      O => \CLKD_COUNTER_I[3]_i_1_n_0\
    );
\CLKD_COUNTER_I[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(5),
      I1 => \^clkd_counter_i_reg[0]_0\(1),
      I2 => \^clkd_counter_i_reg[0]_0\(0),
      I3 => \^clkd_counter_i_reg[0]_0\(2),
      O => \CLKD_COUNTER_I[3]_i_2_n_0\
    );
\CLKD_COUNTER_I[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0000000000FE00"
    )
        port map (
      I0 => \CLKD_COUNTER_I_reg[0]_1\,
      I1 => \^clkd_counter_i_reg[2]_0\,
      I2 => \CLKD_COUNTER_I[0]_i_3_n_0\,
      I3 => dest_arst,
      I4 => \CLKD_COUNTER_I[4]_i_2_n_0\,
      I5 => \^clkd_counter_i_reg[0]_0\(2),
      O => \CLKD_COUNTER_I[4]_i_1_n_0\
    );
\CLKD_COUNTER_I[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^clkd_counter_i_reg[0]_0\(0),
      I1 => \^clkd_counter_i_reg[0]_0\(1),
      I2 => CLKD_COUNTER_I_reg(5),
      O => \CLKD_COUNTER_I[4]_i_2_n_0\
    );
\CLKD_COUNTER_I[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0000000000FE00"
    )
        port map (
      I0 => \CLKD_COUNTER_I_reg[0]_1\,
      I1 => \^clkd_counter_i_reg[2]_0\,
      I2 => \CLKD_COUNTER_I[0]_i_3_n_0\,
      I3 => dest_arst,
      I4 => \CLKD_COUNTER_I[5]_i_2_n_0\,
      I5 => CLKD_COUNTER_I_reg(5),
      O => \CLKD_COUNTER_I[5]_i_1_n_0\
    );
\CLKD_COUNTER_I[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^clkd_counter_i_reg[0]_0\(1),
      I1 => \^clkd_counter_i_reg[0]_0\(0),
      O => \CLKD_COUNTER_I[5]_i_2_n_0\
    );
\CLKD_COUNTER_I[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE00FE000000"
    )
        port map (
      I0 => \CLKD_COUNTER_I_reg[0]_1\,
      I1 => \^clkd_counter_i_reg[2]_0\,
      I2 => \CLKD_COUNTER_I[0]_i_3_n_0\,
      I3 => dest_arst,
      I4 => \^clkd_counter_i_reg[0]_0\(0),
      I5 => \^clkd_counter_i_reg[0]_0\(1),
      O => \CLKD_COUNTER_I[6]_i_1_n_0\
    );
\CLKD_COUNTER_I[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA8"
    )
        port map (
      I0 => dest_arst,
      I1 => \CLKD_COUNTER_I[0]_i_3_n_0\,
      I2 => \^clkd_counter_i_reg[2]_0\,
      I3 => \CLKD_COUNTER_I[7]_i_2_n_0\,
      I4 => \^clkd_counter_i_reg[3]_0\,
      I5 => \^clkd_counter_i_reg[0]_0\(0),
      O => \CLKD_COUNTER_I[7]_i_1_n_0\
    );
\CLKD_COUNTER_I[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF656A656AFFFF"
    )
        port map (
      I0 => \^clkd_counter_i_reg[0]_0\(1),
      I1 => Q(0),
      I2 => BRS_EN_I,
      I3 => \CLKD_COUNTER_I_reg[7]_0\(0),
      I4 => \^clkd_counter_i_reg[0]_0\(0),
      I5 => \CLKD_COUNTER_I_reg[7]_2\,
      O => \CLKD_COUNTER_I[7]_i_2_n_0\
    );
\CLKD_COUNTER_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \CLKD_COUNTER_I[0]_i_1_n_0\,
      Q => \^clkd_counter_i_reg[0]_0\(5),
      R => '0'
    );
\CLKD_COUNTER_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \CLKD_COUNTER_I[1]_i_1_n_0\,
      Q => \^clkd_counter_i_reg[0]_0\(4),
      R => '0'
    );
\CLKD_COUNTER_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \CLKD_COUNTER_I[2]_i_1_n_0\,
      Q => CLKD_COUNTER_I_reg(2),
      R => '0'
    );
\CLKD_COUNTER_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \CLKD_COUNTER_I[3]_i_1_n_0\,
      Q => \^clkd_counter_i_reg[0]_0\(3),
      R => '0'
    );
\CLKD_COUNTER_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \CLKD_COUNTER_I[4]_i_1_n_0\,
      Q => \^clkd_counter_i_reg[0]_0\(2),
      R => '0'
    );
\CLKD_COUNTER_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \CLKD_COUNTER_I[5]_i_1_n_0\,
      Q => CLKD_COUNTER_I_reg(5),
      R => '0'
    );
\CLKD_COUNTER_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \CLKD_COUNTER_I[6]_i_1_n_0\,
      Q => \^clkd_counter_i_reg[0]_0\(1),
      R => '0'
    );
\CLKD_COUNTER_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \CLKD_COUNTER_I[7]_i_1_n_0\,
      Q => \^clkd_counter_i_reg[0]_0\(0),
      R => '0'
    );
CLKM_EN_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6F6FF6F6F6"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(2),
      I1 => IC_REG_BRPR(0),
      I2 => CLKD_COUNTER_I_reg(5),
      I3 => Q(1),
      I4 => BRS_EN_I,
      I5 => \CLKD_COUNTER_I_reg[7]_0\(1),
      O => \^clkd_counter_i_reg[2]_0\
    );
CLKM_EN_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF656A656AFFFF"
    )
        port map (
      I0 => \^clkd_counter_i_reg[0]_0\(3),
      I1 => Q(2),
      I2 => BRS_EN_I,
      I3 => \CLKD_COUNTER_I_reg[7]_0\(2),
      I4 => \^clkd_counter_i_reg[0]_0\(2),
      I5 => \CLKD_COUNTER_I_reg[7]_3\,
      O => \^clkd_counter_i_reg[3]_0\
    );
CLKM_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => CLKD_CMP_I,
      Q => \^clkm_en_reg_0\,
      R => SYNC_RST_TL
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_tdc is
  port (
    TXING_BRS_EN_BTR_D1 : out STD_LOGIC;
    TDC_SSP_SAMP_PT_reg_0 : out STD_LOGIC;
    TDC_SSP_SAMP_PT_D1 : out STD_LOGIC;
    SSP_RCVD_RXBIT : out STD_LOGIC;
    SSP_BTL_TXBIT_I : out STD_LOGIC;
    \MEM_reg[3]_0\ : out STD_LOGIC;
    RSYNC_FLG_I_reg : out STD_LOGIC;
    RSYNC_FLG_I_reg_0 : out STD_LOGIC;
    RSYNC_FLG_I_reg_1 : out STD_LOGIC;
    HSYNC_FLG_I_reg : out STD_LOGIC;
    BTL_TRNSMT_EN_FD1_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \PIPELINED_BITS_reg[0]_0\ : out STD_LOGIC;
    \PIPELINED_BITS_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BRS_EN_BTR_D1_reg : out STD_LOGIC;
    BRS_EN_BTR_D1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arststages_ff_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \BTL_COUNTER_I_REG_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \BTL_COUNTER_I_REG_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \BTL_COUNTER_I1__0\ : out STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    BRS_EN_BTR_D1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ERR_TXBERR_I_FD_SSP_EN_1_reg_0 : out STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    TXING_BRS_EN_BTR_D1_reg_0 : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    FAST_TRANSMT_PT : in STD_LOGIC;
    SSP_RCVD_RXBIT_reg_0 : in STD_LOGIC;
    SSP_BTL_TXBIT_I_reg_0 : in STD_LOGIC;
    \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_arst : in STD_LOGIC;
    RSYNC_FLG_I : in STD_LOGIC;
    RSYNC_FLG_I_reg_2 : in STD_LOGIC;
    RSYNC_FLG_I_reg_3 : in STD_LOGIC;
    RSYNC_FLG_I_reg_4 : in STD_LOGIC;
    RSYNC_FLG_I_reg_5 : in STD_LOGIC;
    SSP_EN_D1 : in STD_LOGIC;
    SSP_EN : in STD_LOGIC;
    RSYNC_FLG_I_reg_6 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    FAST_TRANSMT_PT_D1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    FAST_TRANSMT_PT_D1_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    FAST_TRANSMT_PT_D1_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    FAST_TRANSMT_PT_D1_reg_3 : in STD_LOGIC;
    BTL_TRNSMT_EN_FD1 : in STD_LOGIC;
    HSYNC_FLG_I_reg_0 : in STD_LOGIC;
    HSYNC_FLG_I_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_TRNSMT_EN_FD1_i_2 : in STD_LOGIC;
    HSYNC_FLG_I_reg_2 : in STD_LOGIC;
    HSYNC_FLG_I_reg_3 : in STD_LOGIC;
    TDC_TRIG_COND_D1 : in STD_LOGIC;
    \MEM_reg[0]_0\ : in STD_LOGIC;
    \TDC_COUNTER_reg[6]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \TDC_COUNTER_reg[0]_0\ : in STD_LOGIC;
    \TDC_COUNTER_reg[0]_1\ : in STD_LOGIC;
    CAN_PHY_RX_I_NEG_FLOP : in STD_LOGIC;
    FAST_TRANSMT_PT_D1_i_3_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    FAST_TRANSMT_PT_D1_i_3_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BTL_COUNTER_I_REG_reg[8]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    CAN_PHY_TX_POS_FLOP_X27 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BTL_COUNTER_I_REG_reg[0]\ : in STD_LOGIC;
    BRS_EN_BTR : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BTL_COUNTER_I0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \BTL_COUNTER_I_REG_reg[0]_0\ : in STD_LOGIC;
    \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BTL_COUNTER_I_REG_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \BTL_COUNTER_I_REG_reg[0]_1\ : in STD_LOGIC;
    \TDC_COUNTER_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \PIPELINED_BITS_reg[0]_1\ : in STD_LOGIC;
    FIRST_FAST_TRANSMT_PT_FLG_reg_0 : in STD_LOGIC;
    \RD_PTR_reg[1]_0\ : in STD_LOGIC;
    \WR_PTR_reg[1]_0\ : in STD_LOGIC;
    ERR_TXBERR_I_FD_SSP_EN_1_reg_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_tdc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_tdc is
  signal \^brs_en_btr_d1_reg\ : STD_LOGIC;
  signal \^btl_counter_i1__0\ : STD_LOGIC;
  signal \^btl_counter_i_reg_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ERR_TXBERR_I_FD_SSP_EN_1_i_1_n_0 : STD_LOGIC;
  signal \^err_txberr_i_fd_ssp_en_1_reg_0\ : STD_LOGIC;
  signal FAST_BIT_TIME_IN_CAN_CLK_COUNTS0 : STD_LOGIC;
  signal \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_3_n_0\ : STD_LOGIC;
  signal FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal FAST_TRANSMT_PT_D1 : STD_LOGIC;
  signal FAST_TRANSMT_PT_D1_i_5_n_0 : STD_LOGIC;
  signal FIRST_FAST_TRANSMT_PT_FLG : STD_LOGIC;
  signal FIRST_FAST_TRANSMT_PT_FLG_i_1_n_0 : STD_LOGIC;
  signal \^hsync_flg_i_reg\ : STD_LOGIC;
  signal MEM : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \MEM[0]_i_1_n_0\ : STD_LOGIC;
  signal \MEM[1]_i_1_n_0\ : STD_LOGIC;
  signal \MEM[2]_i_1_n_0\ : STD_LOGIC;
  signal \MEM[3]_i_1_n_0\ : STD_LOGIC;
  signal \PIPELINED_BITS[0]_i_1_n_0\ : STD_LOGIC;
  signal \PIPELINED_BITS[1]_i_1_n_0\ : STD_LOGIC;
  signal \^pipelined_bits_reg[0]_0\ : STD_LOGIC;
  signal \^pipelined_bits_reg[1]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_PTR : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \RD_PTR[0]_i_1_n_0\ : STD_LOGIC;
  signal \RD_PTR[1]_i_2_n_0\ : STD_LOGIC;
  signal RSYNC_FLG_I0 : STD_LOGIC;
  signal \^rsync_flg_i_reg_0\ : STD_LOGIC;
  signal SECOND_FAST_TRANSMT_PT_FLG : STD_LOGIC;
  signal SECOND_FAST_TRANSMT_PT_FLG_i_1_n_0 : STD_LOGIC;
  signal \^ssp_btl_txbit_i\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN1__5\ : STD_LOGIC;
  signal SSP_COUNT_DOWN1_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \SSP_COUNT_DOWN[1]_i_2_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[1]_i_3_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_10_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_11_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_12_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_13_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_15_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_2_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_4_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_5_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_6_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_7_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_8_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN[6]_i_9_n_0\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN_reg_n_0_[0]\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN_reg_n_0_[1]\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN_reg_n_0_[2]\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN_reg_n_0_[3]\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN_reg_n_0_[4]\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN_reg_n_0_[5]\ : STD_LOGIC;
  signal \SSP_COUNT_DOWN_reg_n_0_[6]\ : STD_LOGIC;
  signal \^ssp_rcvd_rxbit\ : STD_LOGIC;
  signal TDC_COUNTER : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \TDC_COUNTER[3]_i_2_n_0\ : STD_LOGIC;
  signal \TDC_COUNTER[4]_i_2_n_0\ : STD_LOGIC;
  signal \TDC_COUNTER[6]_i_1_n_0\ : STD_LOGIC;
  signal \TDC_COUNTER[6]_i_3_n_0\ : STD_LOGIC;
  signal \TDC_COUNTER[6]_i_4_n_0\ : STD_LOGIC;
  signal \TDC_COUNTER[6]_i_5_n_0\ : STD_LOGIC;
  signal TDC_COUNTING_START : STD_LOGIC;
  signal TDC_COUNTING_START_D1 : STD_LOGIC;
  signal \TDC_COUNTING_START_RE__0\ : STD_LOGIC;
  signal TDC_SSP_SAMP_PT0 : STD_LOGIC;
  signal \^tdc_ssp_samp_pt_reg_0\ : STD_LOGIC;
  signal \^txing_brs_en_btr_d1\ : STD_LOGIC;
  signal WR_PTR : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \WR_PTR[0]_i_1_n_0\ : STD_LOGIC;
  signal \WR_PTR[1]_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__5_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[0]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[2]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[3]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[4]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of FIRST_FAST_TRANSMT_PT_FLG_i_1 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \PIPELINED_BITS[0]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \PIPELINED_BITS[1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \RD_PTR[0]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \RD_PTR[1]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[2]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[3]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[4]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[5]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[6]_i_13\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[6]_i_14\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[6]_i_15\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[6]_i_5\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \SSP_COUNT_DOWN[6]_i_6\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \TDC_COUNTER[0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \TDC_COUNTER[1]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \TDC_COUNTER[2]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \TDC_COUNTER[3]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \TDC_COUNTER[6]_i_3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of TDC_COUNTING_START_D1_i_1 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of TDC_SSP_SAMP_PT_i_1 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \WR_PTR[0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \WR_PTR[1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \i__carry_i_7__6\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \i__carry_i_8__5\ : label is "soft_lutpair234";
begin
  BRS_EN_BTR_D1_reg <= \^brs_en_btr_d1_reg\;
  \BTL_COUNTER_I1__0\ <= \^btl_counter_i1__0\;
  \BTL_COUNTER_I_REG_reg[2]\(2 downto 0) <= \^btl_counter_i_reg_reg[2]\(2 downto 0);
  DI(3 downto 0) <= \^di\(3 downto 0);
  ERR_TXBERR_I_FD_SSP_EN_1_reg_0 <= \^err_txberr_i_fd_ssp_en_1_reg_0\;
  HSYNC_FLG_I_reg <= \^hsync_flg_i_reg\;
  \PIPELINED_BITS_reg[0]_0\ <= \^pipelined_bits_reg[0]_0\;
  \PIPELINED_BITS_reg[1]_0\ <= \^pipelined_bits_reg[1]_0\;
  Q(6 downto 0) <= \^q\(6 downto 0);
  RSYNC_FLG_I_reg_0 <= \^rsync_flg_i_reg_0\;
  SSP_BTL_TXBIT_I <= \^ssp_btl_txbit_i\;
  SSP_RCVD_RXBIT <= \^ssp_rcvd_rxbit\;
  TDC_SSP_SAMP_PT_reg_0 <= \^tdc_ssp_samp_pt_reg_0\;
  TXING_BRS_EN_BTR_D1 <= \^txing_brs_en_btr_d1\;
\BTL_COUNTER_I_REG[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FAAC3C3AA"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[8]_0\(1),
      I1 => \BTL_COUNTER_I_REG_reg[0]_1\,
      I2 => \BTL_COUNTER_I_REG_reg[2]_0\(0),
      I3 => BRS_EN_BTR,
      I4 => \BTL_COUNTER_I_REG_reg[0]\,
      I5 => \BTL_COUNTER_I_REG_reg[0]_0\,
      O => \^btl_counter_i_reg_reg[2]\(1)
    );
\BTL_COUNTER_I_REG[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFF690"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[0]\,
      I1 => BRS_EN_BTR,
      I2 => \BTL_COUNTER_I_REG_reg[8]_0\(0),
      I3 => \BTL_COUNTER_I_REG_reg[0]_1\,
      I4 => \BTL_COUNTER_I_REG_reg[0]_0\,
      O => \^btl_counter_i_reg_reg[2]\(0)
    );
\BTL_COUNTER_I_REG[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33CC33CCF30CAAAA"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[8]_0\(2),
      I1 => \BTL_COUNTER_I_REG_reg[2]_0\(0),
      I2 => \BTL_COUNTER_I_REG_reg[0]_1\,
      I3 => \BTL_COUNTER_I_REG_reg[2]_0\(1),
      I4 => \^btl_counter_i1__0\,
      I5 => \BTL_COUNTER_I_REG_reg[0]_0\,
      O => \^btl_counter_i_reg_reg[2]\(2)
    );
\BTL_COUNTER_I_REG[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[0]\,
      I1 => BRS_EN_BTR,
      O => \^btl_counter_i1__0\
    );
\BTL_COUNTER_I_REG[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAF0F0AA"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[8]_0\(3),
      I1 => \BTL_COUNTER_I_REG_reg[8]\(0),
      I2 => BTL_COUNTER_I0(0),
      I3 => BRS_EN_BTR,
      I4 => \BTL_COUNTER_I_REG_reg[0]\,
      I5 => \BTL_COUNTER_I_REG_reg[0]_0\,
      O => \^di\(0)
    );
\BTL_COUNTER_I_REG[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAF0F0AA"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[8]_0\(4),
      I1 => \BTL_COUNTER_I_REG_reg[8]\(1),
      I2 => BTL_COUNTER_I0(1),
      I3 => BRS_EN_BTR,
      I4 => \BTL_COUNTER_I_REG_reg[0]\,
      I5 => \BTL_COUNTER_I_REG_reg[0]_0\,
      O => \^di\(1)
    );
\BTL_COUNTER_I_REG[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAF0F0AA"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[8]_0\(6),
      I1 => \BTL_COUNTER_I_REG_reg[8]\(3),
      I2 => BTL_COUNTER_I0(3),
      I3 => BRS_EN_BTR,
      I4 => \BTL_COUNTER_I_REG_reg[0]\,
      I5 => \BTL_COUNTER_I_REG_reg[0]_0\,
      O => \^di\(3)
    );
\BTL_COUNTER_I_REG[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF6900000F690"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[0]\,
      I1 => BRS_EN_BTR,
      I2 => \BTL_COUNTER_I_REG_reg[8]_0\(7),
      I3 => BTL_COUNTER_I0(4),
      I4 => \BTL_COUNTER_I_REG_reg[0]_0\,
      I5 => \BTL_COUNTER_I_REG_reg[8]\(4),
      O => \^brs_en_btr_d1_reg\
    );
\BTL_COUNTER_I_REG[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAF0F0AA"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[8]_0\(5),
      I1 => \BTL_COUNTER_I_REG_reg[8]\(2),
      I2 => BTL_COUNTER_I0(2),
      I3 => BRS_EN_BTR,
      I4 => \BTL_COUNTER_I_REG_reg[0]\,
      I5 => \BTL_COUNTER_I_REG_reg[0]_0\,
      O => \^di\(2)
    );
ERR_TXBERR_I_FD_SSP_EN_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAA000000000000"
    )
        port map (
      I0 => \^err_txberr_i_fd_ssp_en_1_reg_0\,
      I1 => \^ssp_rcvd_rxbit\,
      I2 => \^ssp_btl_txbit_i\,
      I3 => ERR_TXBERR_I_FD_SSP_EN_1_reg_1,
      I4 => TXING_BRS_EN_BTR_D1_reg_0,
      I5 => dest_arst,
      O => ERR_TXBERR_I_FD_SSP_EN_1_i_1_n_0
    );
ERR_TXBERR_I_FD_SSP_EN_1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => ERR_TXBERR_I_FD_SSP_EN_1_i_1_n_0,
      Q => \^err_txberr_i_fd_ssp_en_1_reg_0\,
      R => '0'
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      O => p_0_in(0)
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      I1 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(1),
      O => p_0_in(1)
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      I1 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(1),
      I2 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(2),
      O => p_0_in(2)
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(2),
      I1 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(1),
      I2 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      I3 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(3),
      O => p_0_in(3)
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(3),
      I1 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      I2 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(1),
      I3 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(2),
      I4 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(4),
      O => p_0_in(4)
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(4),
      I1 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(2),
      I2 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(1),
      I3 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      I4 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(3),
      I5 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(5),
      O => p_0_in(5)
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FIRST_FAST_TRANSMT_PT_FLG,
      I1 => SECOND_FAST_TRANSMT_PT_FLG,
      O => FAST_BIT_TIME_IN_CAN_CLK_COUNTS0
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(5),
      I1 => \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_3_n_0\,
      I2 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(6),
      O => p_0_in(6)
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(3),
      I1 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      I2 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(1),
      I3 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(2),
      I4 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(4),
      O => \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_3_n_0\
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => FAST_BIT_TIME_IN_CAN_CLK_COUNTS0,
      D => p_0_in(0),
      Q => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      R => \RD_PTR_reg[1]_0\
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => FAST_BIT_TIME_IN_CAN_CLK_COUNTS0,
      D => p_0_in(1),
      Q => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(1),
      R => \RD_PTR_reg[1]_0\
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => FAST_BIT_TIME_IN_CAN_CLK_COUNTS0,
      D => p_0_in(2),
      Q => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(2),
      R => \RD_PTR_reg[1]_0\
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => FAST_BIT_TIME_IN_CAN_CLK_COUNTS0,
      D => p_0_in(3),
      Q => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(3),
      R => \RD_PTR_reg[1]_0\
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => FAST_BIT_TIME_IN_CAN_CLK_COUNTS0,
      D => p_0_in(4),
      Q => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(4),
      R => \RD_PTR_reg[1]_0\
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => FAST_BIT_TIME_IN_CAN_CLK_COUNTS0,
      D => p_0_in(5),
      Q => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(5),
      R => \RD_PTR_reg[1]_0\
    );
\FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => FAST_BIT_TIME_IN_CAN_CLK_COUNTS0,
      D => p_0_in(6),
      Q => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(6),
      R => \RD_PTR_reg[1]_0\
    );
FAST_TRANSMT_PT_D1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA20"
    )
        port map (
      I0 => CO(0),
      I1 => FAST_TRANSMT_PT_D1_reg_0(0),
      I2 => \^rsync_flg_i_reg_0\,
      I3 => \^hsync_flg_i_reg\,
      I4 => FAST_TRANSMT_PT_D1_reg_1(0),
      O => RSYNC_FLG_I_reg_1
    );
FAST_TRANSMT_PT_D1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA8880"
    )
        port map (
      I0 => FAST_TRANSMT_PT_D1_reg_2(0),
      I1 => \^rsync_flg_i_reg_0\,
      I2 => FAST_TRANSMT_PT_D1_i_5_n_0,
      I3 => FAST_TRANSMT_PT_D1_reg_3,
      I4 => \^hsync_flg_i_reg\,
      I5 => BTL_TRNSMT_EN_FD1,
      O => BTL_TRNSMT_EN_FD1_reg
    );
FAST_TRANSMT_PT_D1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => RSYNC_FLG_I,
      I1 => HSYNC_FLG_I_reg_0,
      I2 => HSYNC_FLG_I_reg_1,
      I3 => D(0),
      I4 => BTL_TRNSMT_EN_FD1_i_2,
      O => \^rsync_flg_i_reg_0\
    );
FAST_TRANSMT_PT_D1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => FAST_TRANSMT_PT_D1_i_3_0(0),
      I1 => FAST_TRANSMT_PT_D1_i_3_1(0),
      O => FAST_TRANSMT_PT_D1_i_5_n_0
    );
FAST_TRANSMT_PT_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => FAST_TRANSMT_PT,
      Q => FAST_TRANSMT_PT_D1,
      R => SYNC_RST_TL
    );
FIRST_FAST_TRANSMT_PT_FLG_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => FIRST_FAST_TRANSMT_PT_FLG,
      I1 => FAST_TRANSMT_PT_D1,
      I2 => BRS_EN_BTR,
      I3 => FIRST_FAST_TRANSMT_PT_FLG_reg_0,
      I4 => dest_arst,
      O => FIRST_FAST_TRANSMT_PT_FLG_i_1_n_0
    );
FIRST_FAST_TRANSMT_PT_FLG_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => FIRST_FAST_TRANSMT_PT_FLG_i_1_n_0,
      Q => FIRST_FAST_TRANSMT_PT_FLG,
      R => '0'
    );
HSYNC_FLG_I_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => HSYNC_FLG_I_reg_2,
      I1 => HSYNC_FLG_I_reg_0,
      I2 => HSYNC_FLG_I_reg_1,
      I3 => D(0),
      I4 => HSYNC_FLG_I_reg_3,
      O => \^hsync_flg_i_reg\
    );
\MEM[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \MEM_reg[0]_0\,
      I1 => WR_PTR(1),
      I2 => \WR_PTR_reg[1]_0\,
      I3 => WR_PTR(0),
      I4 => MEM(0),
      O => \MEM[0]_i_1_n_0\
    );
\MEM[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \MEM_reg[0]_0\,
      I1 => WR_PTR(1),
      I2 => \WR_PTR_reg[1]_0\,
      I3 => WR_PTR(0),
      I4 => MEM(1),
      O => \MEM[1]_i_1_n_0\
    );
\MEM[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \MEM_reg[0]_0\,
      I1 => \WR_PTR_reg[1]_0\,
      I2 => WR_PTR(1),
      I3 => WR_PTR(0),
      I4 => MEM(2),
      O => \MEM[2]_i_1_n_0\
    );
\MEM[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \MEM_reg[0]_0\,
      I1 => \WR_PTR_reg[1]_0\,
      I2 => WR_PTR(1),
      I3 => WR_PTR(0),
      I4 => MEM(3),
      O => \MEM[3]_i_1_n_0\
    );
\MEM_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \MEM[0]_i_1_n_0\,
      Q => MEM(0),
      R => SYNC_RST_TL
    );
\MEM_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \MEM[1]_i_1_n_0\,
      Q => MEM(1),
      R => SYNC_RST_TL
    );
\MEM_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \MEM[2]_i_1_n_0\,
      Q => MEM(2),
      R => SYNC_RST_TL
    );
\MEM_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \MEM[3]_i_1_n_0\,
      Q => MEM(3),
      R => SYNC_RST_TL
    );
\PIPELINED_BITS[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AD4A"
    )
        port map (
      I0 => \^pipelined_bits_reg[0]_0\,
      I1 => \^pipelined_bits_reg[1]_0\,
      I2 => \^tdc_ssp_samp_pt_reg_0\,
      I3 => FAST_TRANSMT_PT_D1,
      I4 => \PIPELINED_BITS_reg[0]_1\,
      O => \PIPELINED_BITS[0]_i_1_n_0\
    );
\PIPELINED_BITS[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F2B0"
    )
        port map (
      I0 => FAST_TRANSMT_PT_D1,
      I1 => \^tdc_ssp_samp_pt_reg_0\,
      I2 => \^pipelined_bits_reg[1]_0\,
      I3 => \^pipelined_bits_reg[0]_0\,
      I4 => \PIPELINED_BITS_reg[0]_1\,
      O => \PIPELINED_BITS[1]_i_1_n_0\
    );
\PIPELINED_BITS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \PIPELINED_BITS[0]_i_1_n_0\,
      Q => \^pipelined_bits_reg[0]_0\,
      R => '0'
    );
\PIPELINED_BITS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \PIPELINED_BITS[1]_i_1_n_0\,
      Q => \^pipelined_bits_reg[1]_0\,
      R => '0'
    );
\RD_PTR[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tdc_ssp_samp_pt_reg_0\,
      I1 => RD_PTR(0),
      O => \RD_PTR[0]_i_1_n_0\
    );
\RD_PTR[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => RD_PTR(0),
      I1 => \^tdc_ssp_samp_pt_reg_0\,
      I2 => RD_PTR(1),
      O => \RD_PTR[1]_i_2_n_0\
    );
\RD_PTR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \RD_PTR[0]_i_1_n_0\,
      Q => RD_PTR(0),
      R => \RD_PTR_reg[1]_0\
    );
\RD_PTR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \RD_PTR[1]_i_2_n_0\,
      Q => RD_PTR(1),
      R => \RD_PTR_reg[1]_0\
    );
RSYNC_FLG_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E000E000E"
    )
        port map (
      I0 => RSYNC_FLG_I,
      I1 => RSYNC_FLG_I0,
      I2 => RSYNC_FLG_I_reg_2,
      I3 => RSYNC_FLG_I_reg_3,
      I4 => RSYNC_FLG_I_reg_4,
      I5 => RSYNC_FLG_I_reg_5,
      O => RSYNC_FLG_I_reg
    );
RSYNC_FLG_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004454"
    )
        port map (
      I0 => \^rsync_flg_i_reg_0\,
      I1 => SSP_EN_D1,
      I2 => \^txing_brs_en_btr_d1\,
      I3 => TXING_BRS_EN_BTR_D1_reg_0,
      I4 => SSP_EN,
      I5 => RSYNC_FLG_I_reg_6,
      O => RSYNC_FLG_I0
    );
SECOND_FAST_TRANSMT_PT_FLG_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00000000000000"
    )
        port map (
      I0 => SECOND_FAST_TRANSMT_PT_FLG,
      I1 => FAST_TRANSMT_PT_D1,
      I2 => FIRST_FAST_TRANSMT_PT_FLG,
      I3 => BRS_EN_BTR,
      I4 => FIRST_FAST_TRANSMT_PT_FLG_reg_0,
      I5 => dest_arst,
      O => SECOND_FAST_TRANSMT_PT_FLG_i_1_n_0
    );
SECOND_FAST_TRANSMT_PT_FLG_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => SECOND_FAST_TRANSMT_PT_FLG_i_1_n_0,
      Q => SECOND_FAST_TRANSMT_PT_FLG,
      R => '0'
    );
SSP_BTL_TXBIT_I0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MEM(3),
      I1 => MEM(2),
      I2 => RD_PTR(1),
      I3 => MEM(1),
      I4 => RD_PTR(0),
      I5 => MEM(0),
      O => \MEM_reg[3]_0\
    );
SSP_BTL_TXBIT_I_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => SSP_BTL_TXBIT_I_reg_0,
      Q => \^ssp_btl_txbit_i\,
      S => SYNC_RST_TL
    );
\SSP_COUNT_DOWN[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[1]_i_3_n_0\,
      O => SSP_COUNT_DOWN1_in(0)
    );
\SSP_COUNT_DOWN[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[1]_i_2_n_0\,
      I1 => \SSP_COUNT_DOWN[1]_i_3_n_0\,
      O => SSP_COUNT_DOWN1_in(1)
    );
\SSP_COUNT_DOWN[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \SSP_COUNT_DOWN_reg_n_0_[1]\,
      I1 => \SSP_COUNT_DOWN[6]_i_5_n_0\,
      I2 => \SSP_COUNT_DOWN[6]_i_13_n_0\,
      I3 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(1),
      I4 => \^q\(1),
      I5 => \SSP_COUNT_DOWN1__5\,
      O => \SSP_COUNT_DOWN[1]_i_2_n_0\
    );
\SSP_COUNT_DOWN[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \SSP_COUNT_DOWN_reg_n_0_[0]\,
      I1 => \SSP_COUNT_DOWN[6]_i_5_n_0\,
      I2 => \SSP_COUNT_DOWN[6]_i_13_n_0\,
      I3 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(0),
      I4 => \^q\(0),
      I5 => \SSP_COUNT_DOWN1__5\,
      O => \SSP_COUNT_DOWN[1]_i_3_n_0\
    );
\SSP_COUNT_DOWN[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_7_n_0\,
      I1 => \SSP_COUNT_DOWN[6]_i_6_n_0\,
      O => SSP_COUNT_DOWN1_in(2)
    );
\SSP_COUNT_DOWN[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_6_n_0\,
      I1 => \SSP_COUNT_DOWN[6]_i_7_n_0\,
      I2 => \SSP_COUNT_DOWN[6]_i_8_n_0\,
      O => SSP_COUNT_DOWN1_in(3)
    );
\SSP_COUNT_DOWN[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_6_n_0\,
      I1 => \SSP_COUNT_DOWN[6]_i_7_n_0\,
      I2 => \SSP_COUNT_DOWN[6]_i_8_n_0\,
      I3 => \SSP_COUNT_DOWN[6]_i_10_n_0\,
      O => SSP_COUNT_DOWN1_in(4)
    );
\SSP_COUNT_DOWN[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_6_n_0\,
      I1 => \SSP_COUNT_DOWN[6]_i_7_n_0\,
      I2 => \SSP_COUNT_DOWN[6]_i_8_n_0\,
      I3 => \SSP_COUNT_DOWN[6]_i_9_n_0\,
      I4 => \SSP_COUNT_DOWN[6]_i_10_n_0\,
      O => SSP_COUNT_DOWN1_in(5)
    );
\SSP_COUNT_DOWN[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \SSP_COUNT_DOWN_reg_n_0_[4]\,
      I1 => \SSP_COUNT_DOWN[6]_i_5_n_0\,
      I2 => \SSP_COUNT_DOWN[6]_i_13_n_0\,
      I3 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(4),
      I4 => \^q\(4),
      I5 => \SSP_COUNT_DOWN1__5\,
      O => \SSP_COUNT_DOWN[6]_i_10_n_0\
    );
\SSP_COUNT_DOWN[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \SSP_COUNT_DOWN_reg_n_0_[6]\,
      I1 => \SSP_COUNT_DOWN[6]_i_5_n_0\,
      I2 => \SSP_COUNT_DOWN[6]_i_13_n_0\,
      I3 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(6),
      I4 => \^q\(6),
      I5 => \SSP_COUNT_DOWN1__5\,
      O => \SSP_COUNT_DOWN[6]_i_11_n_0\
    );
\SSP_COUNT_DOWN[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040554000"
    )
        port map (
      I0 => \SSP_COUNT_DOWN_reg_n_0_[0]\,
      I1 => SECOND_FAST_TRANSMT_PT_FLG,
      I2 => FIRST_FAST_TRANSMT_PT_FLG,
      I3 => TXING_BRS_EN_BTR_D1_reg_0,
      I4 => \SSP_COUNT_DOWN[6]_i_15_n_0\,
      I5 => \SSP_COUNT_DOWN[6]_i_4_n_0\,
      O => \SSP_COUNT_DOWN[6]_i_12_n_0\
    );
\SSP_COUNT_DOWN[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_12_n_0\,
      I1 => FIRST_FAST_TRANSMT_PT_FLG,
      I2 => FAST_TRANSMT_PT_D1,
      O => \SSP_COUNT_DOWN[6]_i_13_n_0\
    );
\SSP_COUNT_DOWN[6]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FAST_TRANSMT_PT_D1,
      I1 => FIRST_FAST_TRANSMT_PT_FLG,
      O => \SSP_COUNT_DOWN1__5\
    );
\SSP_COUNT_DOWN[6]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^pipelined_bits_reg[0]_0\,
      I1 => \^pipelined_bits_reg[1]_0\,
      O => \SSP_COUNT_DOWN[6]_i_15_n_0\
    );
\SSP_COUNT_DOWN[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_4_n_0\,
      I1 => \SSP_COUNT_DOWN_reg_n_0_[0]\,
      I2 => \SSP_COUNT_DOWN[6]_i_5_n_0\,
      O => \SSP_COUNT_DOWN[6]_i_2_n_0\
    );
\SSP_COUNT_DOWN[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[6]_i_6_n_0\,
      I1 => \SSP_COUNT_DOWN[6]_i_7_n_0\,
      I2 => \SSP_COUNT_DOWN[6]_i_8_n_0\,
      I3 => \SSP_COUNT_DOWN[6]_i_9_n_0\,
      I4 => \SSP_COUNT_DOWN[6]_i_10_n_0\,
      I5 => \SSP_COUNT_DOWN[6]_i_11_n_0\,
      O => SSP_COUNT_DOWN1_in(6)
    );
\SSP_COUNT_DOWN[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \SSP_COUNT_DOWN_reg_n_0_[4]\,
      I1 => \SSP_COUNT_DOWN_reg_n_0_[6]\,
      I2 => \SSP_COUNT_DOWN_reg_n_0_[1]\,
      I3 => \SSP_COUNT_DOWN_reg_n_0_[5]\,
      I4 => \SSP_COUNT_DOWN_reg_n_0_[3]\,
      I5 => \SSP_COUNT_DOWN_reg_n_0_[2]\,
      O => \SSP_COUNT_DOWN[6]_i_4_n_0\
    );
\SSP_COUNT_DOWN[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => FIRST_FAST_TRANSMT_PT_FLG,
      I1 => FAST_TRANSMT_PT_D1,
      I2 => \SSP_COUNT_DOWN[6]_i_12_n_0\,
      O => \SSP_COUNT_DOWN[6]_i_5_n_0\
    );
\SSP_COUNT_DOWN[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \SSP_COUNT_DOWN[1]_i_3_n_0\,
      I1 => \SSP_COUNT_DOWN[1]_i_2_n_0\,
      O => \SSP_COUNT_DOWN[6]_i_6_n_0\
    );
\SSP_COUNT_DOWN[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \SSP_COUNT_DOWN_reg_n_0_[2]\,
      I1 => \SSP_COUNT_DOWN[6]_i_5_n_0\,
      I2 => \SSP_COUNT_DOWN[6]_i_13_n_0\,
      I3 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(2),
      I4 => \^q\(2),
      I5 => \SSP_COUNT_DOWN1__5\,
      O => \SSP_COUNT_DOWN[6]_i_7_n_0\
    );
\SSP_COUNT_DOWN[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \SSP_COUNT_DOWN_reg_n_0_[3]\,
      I1 => \SSP_COUNT_DOWN[6]_i_5_n_0\,
      I2 => \SSP_COUNT_DOWN[6]_i_13_n_0\,
      I3 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(3),
      I4 => \^q\(3),
      I5 => \SSP_COUNT_DOWN1__5\,
      O => \SSP_COUNT_DOWN[6]_i_8_n_0\
    );
\SSP_COUNT_DOWN[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \SSP_COUNT_DOWN_reg_n_0_[5]\,
      I1 => \SSP_COUNT_DOWN[6]_i_5_n_0\,
      I2 => \SSP_COUNT_DOWN[6]_i_13_n_0\,
      I3 => FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg(5),
      I4 => \^q\(5),
      I5 => \SSP_COUNT_DOWN1__5\,
      O => \SSP_COUNT_DOWN[6]_i_9_n_0\
    );
\SSP_COUNT_DOWN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \SSP_COUNT_DOWN[6]_i_2_n_0\,
      D => SSP_COUNT_DOWN1_in(0),
      Q => \SSP_COUNT_DOWN_reg_n_0_[0]\,
      R => \TDC_COUNTER_reg[6]_1\(0)
    );
\SSP_COUNT_DOWN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \SSP_COUNT_DOWN[6]_i_2_n_0\,
      D => SSP_COUNT_DOWN1_in(1),
      Q => \SSP_COUNT_DOWN_reg_n_0_[1]\,
      R => \TDC_COUNTER_reg[6]_1\(0)
    );
\SSP_COUNT_DOWN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \SSP_COUNT_DOWN[6]_i_2_n_0\,
      D => SSP_COUNT_DOWN1_in(2),
      Q => \SSP_COUNT_DOWN_reg_n_0_[2]\,
      R => \TDC_COUNTER_reg[6]_1\(0)
    );
\SSP_COUNT_DOWN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \SSP_COUNT_DOWN[6]_i_2_n_0\,
      D => SSP_COUNT_DOWN1_in(3),
      Q => \SSP_COUNT_DOWN_reg_n_0_[3]\,
      R => \TDC_COUNTER_reg[6]_1\(0)
    );
\SSP_COUNT_DOWN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \SSP_COUNT_DOWN[6]_i_2_n_0\,
      D => SSP_COUNT_DOWN1_in(4),
      Q => \SSP_COUNT_DOWN_reg_n_0_[4]\,
      R => \TDC_COUNTER_reg[6]_1\(0)
    );
\SSP_COUNT_DOWN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \SSP_COUNT_DOWN[6]_i_2_n_0\,
      D => SSP_COUNT_DOWN1_in(5),
      Q => \SSP_COUNT_DOWN_reg_n_0_[5]\,
      R => \TDC_COUNTER_reg[6]_1\(0)
    );
\SSP_COUNT_DOWN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \SSP_COUNT_DOWN[6]_i_2_n_0\,
      D => SSP_COUNT_DOWN1_in(6),
      Q => \SSP_COUNT_DOWN_reg_n_0_[6]\,
      R => \TDC_COUNTER_reg[6]_1\(0)
    );
SSP_RCVD_RXBIT_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => SSP_RCVD_RXBIT_reg_0,
      Q => \^ssp_rcvd_rxbit\,
      S => SYNC_RST_TL
    );
\TDC_COUNTER[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55455575"
    )
        port map (
      I0 => \^q\(0),
      I1 => TDC_COUNTING_START_D1,
      I2 => TDC_TRIG_COND_D1,
      I3 => \MEM_reg[0]_0\,
      I4 => \TDC_COUNTER_reg[6]_0\(0),
      O => TDC_COUNTER(0)
    );
\TDC_COUNTER[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \TDC_COUNTER_reg[6]_0\(0),
      I2 => \^q\(1),
      I3 => \TDC_COUNTING_START_RE__0\,
      I4 => \TDC_COUNTER_reg[6]_0\(1),
      O => TDC_COUNTER(1)
    );
\TDC_COUNTER[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => p_0_out(0),
      I1 => \TDC_COUNTER_reg[6]_0\(1),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \TDC_COUNTING_START_RE__0\,
      I5 => \TDC_COUNTER_reg[6]_0\(2),
      O => TDC_COUNTER(2)
    );
\TDC_COUNTER[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \TDC_COUNTER_reg[6]_0\(0),
      I1 => \MEM_reg[0]_0\,
      I2 => TDC_TRIG_COND_D1,
      I3 => TDC_COUNTING_START_D1,
      I4 => \^q\(0),
      O => p_0_out(0)
    );
\TDC_COUNTER[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => \TDC_COUNTER_reg[6]_0\(2),
      I1 => \^q\(2),
      I2 => \TDC_COUNTER[3]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \TDC_COUNTING_START_RE__0\,
      I5 => \TDC_COUNTER_reg[6]_0\(3),
      O => TDC_COUNTER(3)
    );
\TDC_COUNTER[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \TDC_COUNTER_reg[6]_0\(1),
      I2 => \^q\(0),
      I3 => \TDC_COUNTING_START_RE__0\,
      I4 => \TDC_COUNTER_reg[6]_0\(0),
      O => \TDC_COUNTER[3]_i_2_n_0\
    );
\TDC_COUNTER[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => \TDC_COUNTER_reg[6]_0\(3),
      I1 => \^q\(3),
      I2 => \TDC_COUNTER[4]_i_2_n_0\,
      I3 => \^q\(4),
      I4 => \TDC_COUNTING_START_RE__0\,
      I5 => \TDC_COUNTER_reg[6]_0\(4),
      O => TDC_COUNTER(4)
    );
\TDC_COUNTER[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FFFFFFF5FFF"
    )
        port map (
      I0 => p_0_out(0),
      I1 => \TDC_COUNTER_reg[6]_0\(1),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \TDC_COUNTING_START_RE__0\,
      I5 => \TDC_COUNTER_reg[6]_0\(2),
      O => \TDC_COUNTER[4]_i_2_n_0\
    );
\TDC_COUNTER[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55455575AABAAA8A"
    )
        port map (
      I0 => \^q\(5),
      I1 => TDC_COUNTING_START_D1,
      I2 => TDC_TRIG_COND_D1,
      I3 => \MEM_reg[0]_0\,
      I4 => \TDC_COUNTER_reg[6]_0\(5),
      I5 => \TDC_COUNTER[6]_i_5_n_0\,
      O => TDC_COUNTER(5)
    );
\TDC_COUNTER[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF70F0F0F0"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \TDC_COUNTER[6]_i_3_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \TDC_COUNTER[6]_i_4_n_0\,
      O => \TDC_COUNTER[6]_i_1_n_0\
    );
\TDC_COUNTER[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F06A006A"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \TDC_COUNTER[6]_i_5_n_0\,
      I3 => \TDC_COUNTING_START_RE__0\,
      I4 => \TDC_COUNTER_reg[6]_0\(5),
      O => TDC_COUNTER(6)
    );
\TDC_COUNTER[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => \MEM_reg[0]_0\,
      I1 => TDC_TRIG_COND_D1,
      I2 => \TDC_COUNTER_reg[0]_0\,
      I3 => \TDC_COUNTER_reg[0]_1\,
      I4 => CAN_PHY_RX_I_NEG_FLOP,
      O => \TDC_COUNTER[6]_i_3_n_0\
    );
\TDC_COUNTER[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F0FFF0"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \TDC_COUNTING_START_RE__0\,
      I3 => \TDC_COUNTER[6]_i_3_n_0\,
      I4 => \^q\(4),
      O => \TDC_COUNTER[6]_i_4_n_0\
    );
\TDC_COUNTER[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0AAC000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \TDC_COUNTER_reg[6]_0\(4),
      I2 => \TDC_COUNTER_reg[6]_0\(3),
      I3 => \TDC_COUNTING_START_RE__0\,
      I4 => \^q\(3),
      I5 => \TDC_COUNTER[4]_i_2_n_0\,
      O => \TDC_COUNTER[6]_i_5_n_0\
    );
\TDC_COUNTER[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \MEM_reg[0]_0\,
      I1 => TDC_TRIG_COND_D1,
      I2 => TDC_COUNTING_START_D1,
      O => \TDC_COUNTING_START_RE__0\
    );
\TDC_COUNTER_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TDC_COUNTER[6]_i_1_n_0\,
      D => TDC_COUNTER(0),
      Q => \^q\(0),
      R => \TDC_COUNTER_reg[6]_1\(0)
    );
\TDC_COUNTER_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TDC_COUNTER[6]_i_1_n_0\,
      D => TDC_COUNTER(1),
      Q => \^q\(1),
      R => \TDC_COUNTER_reg[6]_1\(0)
    );
\TDC_COUNTER_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TDC_COUNTER[6]_i_1_n_0\,
      D => TDC_COUNTER(2),
      Q => \^q\(2),
      R => \TDC_COUNTER_reg[6]_1\(0)
    );
\TDC_COUNTER_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TDC_COUNTER[6]_i_1_n_0\,
      D => TDC_COUNTER(3),
      Q => \^q\(3),
      R => \TDC_COUNTER_reg[6]_1\(0)
    );
\TDC_COUNTER_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TDC_COUNTER[6]_i_1_n_0\,
      D => TDC_COUNTER(4),
      Q => \^q\(4),
      R => \TDC_COUNTER_reg[6]_1\(0)
    );
\TDC_COUNTER_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TDC_COUNTER[6]_i_1_n_0\,
      D => TDC_COUNTER(5),
      Q => \^q\(5),
      R => \TDC_COUNTER_reg[6]_1\(0)
    );
\TDC_COUNTER_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TDC_COUNTER[6]_i_1_n_0\,
      D => TDC_COUNTER(6),
      Q => \^q\(6),
      R => \TDC_COUNTER_reg[6]_1\(0)
    );
TDC_COUNTING_START_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TDC_TRIG_COND_D1,
      I1 => \MEM_reg[0]_0\,
      O => TDC_COUNTING_START
    );
TDC_COUNTING_START_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TDC_COUNTING_START,
      Q => TDC_COUNTING_START_D1,
      R => SYNC_RST_TL
    );
TDC_SSP_SAMP_PT_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^tdc_ssp_samp_pt_reg_0\,
      Q => TDC_SSP_SAMP_PT_D1,
      R => SYNC_RST_TL
    );
TDC_SSP_SAMP_PT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \SSP_COUNT_DOWN_reg_n_0_[0]\,
      I1 => \^pipelined_bits_reg[0]_0\,
      I2 => \^pipelined_bits_reg[1]_0\,
      I3 => \SSP_COUNT_DOWN[6]_i_4_n_0\,
      O => TDC_SSP_SAMP_PT0
    );
TDC_SSP_SAMP_PT_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TDC_SSP_SAMP_PT0,
      Q => \^tdc_ssp_samp_pt_reg_0\,
      R => SYNC_RST_TL
    );
TXING_BRS_EN_BTR_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXING_BRS_EN_BTR_D1_reg_0,
      Q => \^txing_brs_en_btr_d1\,
      R => SYNC_RST_TL
    );
\WR_PTR[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \WR_PTR_reg[1]_0\,
      I1 => WR_PTR(0),
      O => \WR_PTR[0]_i_1_n_0\
    );
\WR_PTR[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => WR_PTR(0),
      I1 => \WR_PTR_reg[1]_0\,
      I2 => WR_PTR(1),
      O => \WR_PTR[1]_i_1_n_0\
    );
\WR_PTR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \WR_PTR[0]_i_1_n_0\,
      Q => WR_PTR(0),
      R => \RD_PTR_reg[1]_0\
    );
\WR_PTR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \WR_PTR[1]_i_1_n_0\,
      Q => WR_PTR(1),
      R => \RD_PTR_reg[1]_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X27(6),
      I1 => \^brs_en_btr_d1_reg\,
      O => BRS_EN_BTR_D1_reg_0(0)
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^brs_en_btr_d1_reg\,
      I1 => CAN_PHY_TX_POS_FLOP_X27(6),
      O => BRS_EN_BTR_D1_reg_1(0)
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^di\(2),
      I1 => \BTL_COUNTER_I_REG_reg[8]\(2),
      I2 => \^di\(3),
      I3 => \BTL_COUNTER_I_REG_reg[8]\(3),
      I4 => \BTL_COUNTER_I_REG_reg[8]\(4),
      I5 => \^brs_en_btr_d1_reg\,
      O => S(0)
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8400004400008444"
    )
        port map (
      I0 => \^brs_en_btr_d1_reg\,
      I1 => \i__carry_i_4__3_n_0\,
      I2 => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0\(0),
      I3 => dest_arst,
      I4 => \^di\(3),
      I5 => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry\(3),
      O => \arststages_ff_reg[1]\(2)
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X27(5),
      I1 => \^di\(3),
      I2 => CAN_PHY_TX_POS_FLOP_X27(4),
      I3 => \^di\(2),
      O => \BTL_COUNTER_I_REG_reg[7]_0\(2)
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X27(3),
      I1 => \^di\(1),
      I2 => CAN_PHY_TX_POS_FLOP_X27(2),
      I3 => \^di\(0),
      O => \BTL_COUNTER_I_REG_reg[7]_0\(1)
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8400004400008444"
    )
        port map (
      I0 => \^di\(1),
      I1 => \i__carry_i_6__6_n_0\,
      I2 => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry\(1),
      I3 => dest_arst,
      I4 => \^di\(0),
      I5 => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry\(0),
      O => \arststages_ff_reg[1]\(1)
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8400004400008444"
    )
        port map (
      I0 => \^btl_counter_i_reg_reg[2]\(2),
      I1 => \i__carry_i_7__6_n_0\,
      I2 => O(2),
      I3 => dest_arst,
      I4 => \^btl_counter_i_reg_reg[2]\(1),
      I5 => O(1),
      O => \arststages_ff_reg[1]\(0)
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556599A956669AAA"
    )
        port map (
      I0 => \i__carry_i_8__5_n_0\,
      I1 => \BTL_COUNTER_I_REG_reg[0]_0\,
      I2 => \^btl_counter_i1__0\,
      I3 => BTL_COUNTER_I0(2),
      I4 => \BTL_COUNTER_I_REG_reg[8]\(2),
      I5 => \BTL_COUNTER_I_REG_reg[8]_0\(5),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X27(1),
      I1 => \^btl_counter_i_reg_reg[2]\(1),
      I2 => CAN_PHY_TX_POS_FLOP_X27(0),
      I3 => \^btl_counter_i_reg_reg[2]\(0),
      O => \BTL_COUNTER_I_REG_reg[7]_0\(0)
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^di\(3),
      I1 => CAN_PHY_TX_POS_FLOP_X27(5),
      I2 => \^di\(2),
      I3 => CAN_PHY_TX_POS_FLOP_X27(4),
      O => \BTL_COUNTER_I_REG_reg[7]\(3)
    );
\i__carry_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^di\(1),
      I1 => CAN_PHY_TX_POS_FLOP_X27(3),
      I2 => \^di\(0),
      I3 => CAN_PHY_TX_POS_FLOP_X27(2),
      O => \BTL_COUNTER_I_REG_reg[7]\(2)
    );
\i__carry_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => dest_arst,
      I1 => O(3),
      I2 => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_0\(0),
      O => \i__carry_i_6__6_n_0\
    );
\i__carry_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^btl_counter_i_reg_reg[2]\(2),
      I1 => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry\(0),
      I2 => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_0\(0),
      I3 => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry\(1),
      O => \BTL_COUNTER_I_REG_reg[7]\(1)
    );
\i__carry_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => dest_arst,
      I1 => O(0),
      I2 => \^btl_counter_i_reg_reg[2]\(0),
      O => \i__carry_i_7__6_n_0\
    );
\i__carry_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^btl_counter_i_reg_reg[2]\(1),
      I1 => CAN_PHY_TX_POS_FLOP_X27(1),
      I2 => \^btl_counter_i_reg_reg[2]\(0),
      I3 => CAN_PHY_TX_POS_FLOP_X27(0),
      O => \BTL_COUNTER_I_REG_reg[7]\(0)
    );
\i__carry_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry\(2),
      I1 => dest_arst,
      O => \i__carry_i_8__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync is
  port (
    \SINGLE_BIT.s_level_out_d2_reg_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    DAR_ENABLED_FS2_D1 : in STD_LOGIC;
    dest_arst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
transmit_mode_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => DAR_ENABLED_FS2_D1,
      I2 => dest_arst,
      O => \SINGLE_BIT.s_level_out_d2_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync_5 is
  port (
    \out\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    IC_REG_MSR_DAR : in STD_LOGIC;
    can_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync_5 : entity is "canfd_v2_0_1_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync_5 is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d2;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_MSR_DAR,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => SR(0)
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    can_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized0\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized0\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
begin
  D(5 downto 0) <= s_level_out_bus_d2(5 downto 0);
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\ : in STD_LOGIC;
    wr_index_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized1\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized1\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
begin
  D(5 downto 0) <= s_level_out_bus_d4(5 downto 0);
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_i_reg(0),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    can_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
begin
  D(6 downto 0) <= s_level_out_bus_d2(6 downto 0);
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2_8\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    can_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2_8\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2_8\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
begin
  D(6 downto 0) <= s_level_out_bus_d2(6 downto 0);
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
\MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\ : in STD_LOGIC;
    wr_index_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
begin
  D(6 downto 0) <= s_level_out_bus_d4(6 downto 0);
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_i_reg(0),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3_9\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\ : in STD_LOGIC;
    wr_index_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3_9\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3_9\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[6]\ : label is "yes";
begin
  D(6 downto 0) <= s_level_out_bus_d4(6 downto 0);
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_i_reg(0),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ : in STD_LOGIC;
    BSP_IN_EOF : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BSP_IN_EOF,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_0\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ : in STD_LOGIC;
    BSP_IN_IFSPACE : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_0\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_0\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BSP_IN_IFSPACE,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_1\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ : in STD_LOGIC;
    CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_1\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_1\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_10\ is
  port (
    \out\ : out STD_LOGIC;
    IC_REG_ESR_ACKER_FS3_reg : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_ACKER : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_REG_ESR_ACKER_FS3 : in STD_LOGIC;
    IC_REG_ESR_FMER_FS3 : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_i_2 : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_i_2_0 : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_i_2_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_10\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_10\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_ISR_ERROR_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => IC_REG_ESR_ACKER_FS3,
      I1 => s_level_out_d4,
      I2 => IC_REG_ESR_FMER_FS3,
      I3 => IC_REG_ISR_ERROR_I_i_2,
      I4 => IC_REG_ISR_ERROR_I_i_2_0,
      I5 => IC_REG_ISR_ERROR_I_i_2_1,
      O => IC_REG_ESR_ACKER_FS3_reg
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_ACKER,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_11\ is
  port (
    \out\ : out STD_LOGIC;
    IC_REG_ESR_BERR_FS3_reg : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_BERR : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_REG_ESR_BERR_FS3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_11\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_11\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_ISR_ERROR_I_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => IC_REG_ESR_BERR_FS3,
      I1 => s_level_out_d4,
      O => IC_REG_ESR_BERR_FS3_reg
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_BERR,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_12\ is
  port (
    \out\ : out STD_LOGIC;
    IC_REG_SR_BIDLE_I0 : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_SR_BIDLE : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_REG_SR_BIDLE_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_12\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_12\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_SR_BIDLE_I_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => IC_REG_SR_BIDLE_I_reg,
      O => IC_REG_SR_BIDLE_I0
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_SR_BIDLE,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_13\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_SR_BSFR : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_13\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_13\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_SR_BSFR,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_14\ is
  port (
    \out\ : out STD_LOGIC;
    IC_REG_ISR_BSOFF_FS3_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ISR_BSOFF : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_REG_ISR_BSOFF_FS3 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    IC_REG_MSR_SLEEP_I077_out : in STD_LOGIC;
    p_3_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IC_REG_SR_ESTAT_I_reg[1]\ : in STD_LOGIC;
    \IC_REG_SR_ESTAT_I_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_14\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_14\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_MSR_SBR_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF55C000"
    )
        port map (
      I0 => IC_REG_ISR_BSOFF_FS3,
      I1 => s_axi_wdata(0),
      I2 => IC_REG_MSR_SLEEP_I077_out,
      I3 => s_level_out_d4,
      I4 => p_3_in(0),
      I5 => \SINGLE_BIT.s_level_out_d6_reg_0\,
      O => IC_REG_ISR_BSOFF_FS3_reg
    );
\IC_REG_SR_ESTAT_I[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => \IC_REG_SR_ESTAT_I_reg[1]\,
      I2 => \IC_REG_SR_ESTAT_I_reg[1]_0\(0),
      O => D(0)
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ISR_BSOFF,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_15\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_CRCER : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_reg : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_STER_FS3 : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_reg_1 : in STD_LOGIC;
    IC_REG_ESR_F_FMER_FS3 : in STD_LOGIC;
    IC_REG_ESR_CRCER_FS3 : in STD_LOGIC;
    IC_REG_ESR_F_BERR_FS3 : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_i_2_0 : in STD_LOGIC;
    IC_REG_ESR_F_CRCER_FS3 : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_i_2_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_15\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_15\ is
  signal IC_REG_ISR_ERROR_I_i_3_n_0 : STD_LOGIC;
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_ISR_ERROR_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => IC_REG_ISR_ERROR_I_i_3_n_0,
      I1 => IC_REG_ISR_ERROR_I_reg,
      I2 => IC_REG_ISR_ERROR_I_reg_0,
      I3 => IC_REG_ESR_STER_FS3,
      I4 => IC_REG_ISR_ERROR_I_reg_1,
      I5 => IC_REG_ESR_F_FMER_FS3,
      O => \SINGLE_BIT.s_level_out_d4_reg_0\
    );
IC_REG_ISR_ERROR_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => IC_REG_ESR_CRCER_FS3,
      I2 => IC_REG_ESR_F_BERR_FS3,
      I3 => IC_REG_ISR_ERROR_I_i_2_0,
      I4 => IC_REG_ESR_F_CRCER_FS3,
      I5 => IC_REG_ISR_ERROR_I_i_2_1,
      O => IC_REG_ISR_ERROR_I_i_3_n_0
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_CRCER,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_16\ is
  port (
    \out\ : out STD_LOGIC;
    IC_SYNC_ECR_ACK_I_reg : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ECR_WEN : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_SYNC_ECR_ACK_I_reg_0 : in STD_LOGIC;
    IC_SYNC_ECR_WEN_FS3 : in STD_LOGIC;
    IC_SYNC_ECR_ACK_I_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_16\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_16\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_SYNC_ECR_ACK_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009600"
    )
        port map (
      I0 => IC_SYNC_ECR_ACK_I_reg_0,
      I1 => IC_SYNC_ECR_WEN_FS3,
      I2 => s_level_out_d4,
      I3 => IC_SYNC_ECR_ACK_I_reg_1,
      I4 => \SINGLE_BIT.s_level_out_d6_reg_0\,
      O => IC_SYNC_ECR_ACK_I_reg
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ECR_WEN,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_17\ is
  port (
    IC_REG_SR_ERRWRN_I0 : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_SR_ERRWRN : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    IC_REG_SR_ERRWRN_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_17\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_17\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
IC_REG_SR_ERRWRN_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => \out\,
      I2 => IC_REG_SR_ERRWRN_I_reg,
      O => IC_REG_SR_ERRWRN_I0
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_SR_ERRWRN,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_18\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_FMER : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_18\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_18\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_FMER,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_19\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_F_BERR : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_19\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_19\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_F_BERR,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_2\ is
  port (
    \out\ : out STD_LOGIC;
    ID_MATCH_EN_FS_D1_reg : out STD_LOGIC;
    ID_MATCH_EN_OL : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ : in STD_LOGIC;
    ID_MATCH_EN : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ID_MATCH_EN_FS_D1 : in STD_LOGIC;
    RXMNF_SET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_2\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_2\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\FSM_sequential_imm_cs[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF6"
    )
        port map (
      I0 => ID_MATCH_EN_FS_D1,
      I1 => s_level_out_d4,
      I2 => RXMNF_SET,
      I3 => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\,
      O => ID_MATCH_EN_FS_D1_reg
    );
ID_MATCH_EN_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => ID_MATCH_EN_FS_D1,
      O => ID_MATCH_EN_OL
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ID_MATCH_EN,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_20\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_F_CRCER : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_20\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_20\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_F_CRCER,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_21\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_F_FMER : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_21\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_21\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_F_FMER,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_22\ is
  port (
    \out\ : out STD_LOGIC;
    IC_REG_ESR_F_STER_FS3_reg : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_F_STER : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_REG_ESR_F_STER_FS3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_22\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_22\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_ISR_ERROR_I_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => IC_REG_ESR_F_STER_FS3,
      I1 => s_level_out_d4,
      O => IC_REG_ESR_F_STER_FS3_reg
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_F_STER,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_23\ is
  port (
    \out\ : out STD_LOGIC;
    IC_REG_SR_LBACK_I0 : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_SR_LBACK : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_REG_SR_LBACK_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_23\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_23\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_SR_LBACK_I_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => IC_REG_SR_LBACK_I_reg,
      O => IC_REG_SR_LBACK_I0
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_SR_LBACK,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_24\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_24\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_24\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ISR_MSGLST,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_25\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_F1 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_25\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_25\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ISR_MSGLST_F1,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_26\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_TXE : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_26\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_26\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ISR_MSGLST_TXE,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_27\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_SR_PEE : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_27\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_27\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_SR_PEE,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_28\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ISR_RXOK : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_28\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_28\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ISR_RXOK,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_29\ is
  port (
    \out\ : out STD_LOGIC;
    E_RST_I_reg : out STD_LOGIC;
    IC_REG_SR_NORMAL_I0 : out STD_LOGIC;
    IC_REG_SR_SLEEP_I0 : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_SR_SLEEP : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    IC_REG_MSR_SLEEP_I077_out : in STD_LOGIC;
    IC_REG_MSR_SLEEP_I_reg : in STD_LOGIC;
    IC_REG_SR_SLEEP_FS3 : in STD_LOGIC;
    IC_REG_SR_NORMAL_I_reg : in STD_LOGIC;
    IC_REG_SR_NORMAL_I_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_29\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_29\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_MSR_SLEEP_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000045404540"
    )
        port map (
      I0 => \SINGLE_BIT.s_level_out_d6_reg_0\,
      I1 => s_axi_wdata(0),
      I2 => IC_REG_MSR_SLEEP_I077_out,
      I3 => IC_REG_MSR_SLEEP_I_reg,
      I4 => s_level_out_d4,
      I5 => IC_REG_SR_SLEEP_FS3,
      O => E_RST_I_reg
    );
IC_REG_SR_NORMAL_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => IC_REG_SR_NORMAL_I_reg,
      I2 => IC_REG_SR_NORMAL_I_reg_0,
      O => IC_REG_SR_NORMAL_I0
    );
IC_REG_SR_SLEEP_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => IC_REG_SR_NORMAL_I_reg,
      I2 => IC_REG_SR_NORMAL_I_reg_0,
      O => IC_REG_SR_SLEEP_I0
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_SR_SLEEP,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_3\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    MSG_ON_CAN_BUS_AXI_reg : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ : in STD_LOGIC;
    MSG_ON_CAN_BUS : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    MSG_ON_CAN_BUS_AXI : in STD_LOGIC;
    MSG_ON_CAN_BUS_OL_D1 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_3\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_3\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
MSG_ON_CAN_BUS_AXI_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B0"
    )
        port map (
      I0 => MSG_ON_CAN_BUS_AXI,
      I1 => MSG_ON_CAN_BUS_OL_D1,
      I2 => s_level_out_d4,
      I3 => \out\,
      I4 => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\,
      O => MSG_ON_CAN_BUS_AXI_reg
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => MSG_ON_CAN_BUS,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_30\ is
  port (
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_ESR_STER : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_30\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_30\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ESR_STER,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_31\ is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    TDCV_CNT_REG_WEN : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    TDCV_CNT_REG_WEN_FS3 : in STD_LOGIC;
    \IC_REG_SR_TDCV_I_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_31\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_31\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
\IC_REG_SR_TDCV_I[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => TDCV_CNT_REG_WEN_FS3,
      I1 => \IC_REG_SR_TDCV_I_reg[0]\,
      I2 => s_level_out_d4,
      O => E(0)
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => TDCV_CNT_REG_WEN,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_32\ is
  port (
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_TSR_WEN : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_32\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_32\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= s_level_out_d4;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_TSR_WEN,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized5\ is
  port (
    \out\ : out STD_LOGIC;
    IC_REG_SR_BBSY_I0 : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : in STD_LOGIC;
    IC_SYNC_SR_RSTST : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_REG_SR_BBSY_I_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized5\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized5\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \out\ <= s_level_out_d4;
IC_REG_SR_BBSY_I_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => IC_REG_SR_BBSY_I_reg,
      O => IC_REG_SR_BBSY_I0
    );
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_SR_RSTST,
      Q => s_level_out_d1_cdc_to,
      S => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      S => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      S => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      S => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      S => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      S => \SINGLE_BIT.s_level_out_d6_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \IC_REG_SR_ESTAT_I_reg[0]\ : in STD_LOGIC;
    \MULTI_BIT.s_level_out_bus_d4_reg[0]_1\ : in STD_LOGIC;
    \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized6\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized6\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \MULTI_BIT.s_level_out_bus_d6_reg[1]\ : label is "yes";
begin
  D(0) <= s_level_out_bus_d4(1);
\IC_REG_SR_ESTAT_I[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => \out\,
      I2 => \IC_REG_SR_ESTAT_I_reg[0]\,
      O => \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\(0)
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => s_level_out_bus_d1_cdc_to(0),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_1\
    );
\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]_0\(0),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_1\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_1\
    );
\MULTI_BIT.s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_1\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_1\
    );
\MULTI_BIT.s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_1\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_1\
    );
\MULTI_BIT.s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_1\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_1\
    );
\MULTI_BIT.s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_1\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_1\
    );
\MULTI_BIT.s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => \MULTI_BIT.s_level_out_bus_d4_reg[0]_1\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7\ is
  port (
    \SINGLE_BIT.s_level_out_d6_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_1\ : in STD_LOGIC;
    IC_SYNC_ISR_ARBLST : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d6_reg_0\ <= s_level_out_d6;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ISR_ARBLST,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7_33\ is
  port (
    \SINGLE_BIT.s_level_out_d6_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_1\ : in STD_LOGIC;
    IC_SYNC_ISR_TXOK : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7_33\ : entity is "canfd_v2_0_1_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7_33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7_33\ is
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d2_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d3_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d3_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d4_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d4_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d5_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d5_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \SINGLE_BIT.s_level_out_d6_reg\ : label is std.standard.true;
  attribute KEEP of \SINGLE_BIT.s_level_out_d6_reg\ : label is "yes";
begin
  \SINGLE_BIT.s_level_out_d6_reg_0\ <= s_level_out_d6;
\SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_SYNC_ISR_TXOK,
      Q => s_level_out_d1_cdc_to,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d4_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d5_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\SINGLE_BIT.s_level_out_d6_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "independent_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "blockram";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 65536;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 1;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 2;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 2;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 32;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 1;
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is 32;
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "no_change";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram : entity is "TRUE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 11;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 11;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 1;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 2047;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 32;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 2;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 65536;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 1;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 1;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 2;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base_inst : label is 2;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 2;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 32;
begin
  dbiterrb <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => NLW_xpm_memory_base_inst_douta_UNCONNECTED(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "independent_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "blockram";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 65536;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "xpm_memory_sdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 2;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 2;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 32;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 1;
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is 32;
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "no_change";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 11;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 11;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 1;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 2047;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 32;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 2;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 65536;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 1;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 1;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 2;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base_inst : label is 2;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 2;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 32;
begin
  dbiterrb <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => NLW_xpm_memory_base_inst_douta_UNCONNECTED(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "independent_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "blockram";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 32768;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "xpm_memory_sdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 2;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 2;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 32;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 1;
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is 32;
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "no_change";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 10;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 10;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 1;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 32;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 2;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 1;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 1;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 2;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base_inst : label is 2;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 2;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 32;
begin
  dbiterrb <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => addrb(9 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => NLW_xpm_memory_base_inst_douta_UNCONNECTED(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "independent_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "blockram";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 32768;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "xpm_memory_sdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 2;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 2;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 32;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 1;
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is 32;
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "no_change";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 10;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 10;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 1;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 32;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 2;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 1;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 1;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 2;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base_inst : label is 2;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 2;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 32;
begin
  dbiterrb <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => addrb(9 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => NLW_xpm_memory_base_inst_douta_UNCONNECTED(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ic_main is
  port (
    \SINGLE_BIT.s_level_out_d4_reg\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_1\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_2\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_3\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_4\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_5\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_6\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_7\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_8\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_9\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_10\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_11\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_12\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_13\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_14\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_15\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_16\ : out STD_LOGIC;
    IC_IPSIG_WRITE_I_reg_0 : out STD_LOGIC;
    IC_REG_SR_SLEEP_FS3 : out STD_LOGIC;
    IC_REG_MSR_LBACK_I_reg_0 : out STD_LOGIC;
    p_3_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    IC_REG_MSR_BRSD_I_reg_0 : out STD_LOGIC;
    IC_REG_MSR_DAR_I_reg_0 : out STD_LOGIC;
    IC_REG_MSR_DPEE_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_BSOFF_FS3 : out STD_LOGIC;
    IC_SYNC_ECR_WEN_FS3 : out STD_LOGIC;
    IC_REG_ESR_CRCER_FS3 : out STD_LOGIC;
    IC_REG_ESR_FMER_FS3 : out STD_LOGIC;
    IC_REG_ESR_STER_FS3 : out STD_LOGIC;
    IC_REG_ESR_BERR_FS3 : out STD_LOGIC;
    IC_REG_ESR_ACKER_FS3 : out STD_LOGIC;
    IC_REG_ESR_F_CRCER_FS3 : out STD_LOGIC;
    IC_REG_ESR_F_FMER_FS3 : out STD_LOGIC;
    IC_REG_ESR_F_STER_FS3 : out STD_LOGIC;
    IC_REG_ESR_F_BERR_FS3 : out STD_LOGIC;
    p_14_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    IC_REG_SR_SNOOP_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_ARBLST_FS3 : out STD_LOGIC;
    IC_REG_ISR_TXOK_FS3 : out STD_LOGIC;
    RXOK_FS3 : out STD_LOGIC;
    IC_SYNC_TSR_WEN_FS3 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_FS3 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_FS3_F1 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_FS3_TXE : out STD_LOGIC;
    IC_REG_SR_RSTST_I : out STD_LOGIC;
    IC_REG_SR_LBACK_I : out STD_LOGIC;
    IC_REG_SR_BBSY_I : out STD_LOGIC;
    IC_REG_SR_ERRWRN_I : out STD_LOGIC;
    ip2bus_intrevent : out STD_LOGIC;
    IC_REG_SBR_I_reg_0 : out STD_LOGIC;
    IC_REG_MSR_SLEEP_reg_0 : out STD_LOGIC;
    IC_REG_SRR_SRST_I_reg_0 : out STD_LOGIC;
    IC_REG_SRR_CEN_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_ARBLST_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_TXOK_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_PEE_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_BSFRD_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_RXOK_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_TSCNT_OFLW_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_ERROR_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_BSOFF_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_SLEEP_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_WKUP_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_RXWM_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_TXTRS_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_TXCRS_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_I_F1_reg_0 : out STD_LOGIC;
    IC_REG_ISR_RXWM_I_F1_reg_0 : out STD_LOGIC;
    IC_REG_ISR_RXMNF_I_reg_0 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_I_TXE_reg_0 : out STD_LOGIC;
    IC_REG_ISR_TXEWM_I_reg_0 : out STD_LOGIC;
    IC_REG_ESR_CRCER_I : out STD_LOGIC;
    IC_REG_ESR_FMER_I : out STD_LOGIC;
    IC_REG_ESR_STER_I : out STD_LOGIC;
    IC_REG_ESR_BERR_I : out STD_LOGIC;
    IC_REG_ESR_ACKER_I : out STD_LOGIC;
    IC_REG_ESR_F_CRCER_I : out STD_LOGIC;
    IC_REG_ESR_F_FMER_I : out STD_LOGIC;
    IC_REG_ESR_F_STER_I : out STD_LOGIC;
    IC_REG_ESR_F_BERR_I : out STD_LOGIC;
    IC_TIMESTAMP_RST_reg_0 : out STD_LOGIC;
    IC_SYNC_ECR_ACK_I_reg_0 : out STD_LOGIC;
    IC_IPIC_COUNTER_I : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \IC_IPIC_COUNTER_I_reg[1]_0\ : out STD_LOGIC;
    \IC_REG_IECRS_I_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \IC_REG_IETRS_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \IC_REG_IECRS_I_reg[17]_0\ : out STD_LOGIC;
    \IC_REG_N_BTR_TS2_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \IC_REG_IECRS_I_reg[18]_0\ : out STD_LOGIC;
    IC_REG_ISR_BSOFF_I_reg_1 : out STD_LOGIC;
    IC_REG_ISR_ERROR_I_reg_1 : out STD_LOGIC;
    \IC_REG_SR_ESTAT_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_REG_ISR_RXOK_I_reg_1 : out STD_LOGIC;
    \RX_FIFO_IERBUF.IC_REG_IER_I_reg[28]_0\ : out STD_LOGIC;
    \RX_FIFO_IERBUF.IC_REG_IER_I_reg[29]_0\ : out STD_LOGIC;
    \IC_REG_IECRS_I_reg[2]_0\ : out STD_LOGIC;
    \IC_REG_TSR_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \IC_REG_IECRS_I_reg[12]_0\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[15]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[16]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[17]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[20]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[21]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[22]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[24]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[27]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[13]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[11]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[9]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[7]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[6]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[5]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[4]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[3]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[2]\ : out STD_LOGIC;
    \exclude_winning_or_locked_req_reg[0]\ : out STD_LOGIC;
    IC_REG_MSR_DAR_I_reg_1 : out STD_LOGIC;
    \num_reg_reg[4]\ : out STD_LOGIC;
    G_RST_SRST_CEN_I0 : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_17\ : out STD_LOGIC;
    IC_REG_ISR_TSCNT_OFLW_I0 : out STD_LOGIC;
    IC_REG_SR_SNOOP_I_reg_1 : out STD_LOGIC;
    \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_wdata_31_sp_1 : out STD_LOGIC;
    s_axi_wdata_30_sp_1 : out STD_LOGIC;
    s_axi_wdata_29_sp_1 : out STD_LOGIC;
    s_axi_wdata_28_sp_1 : out STD_LOGIC;
    s_axi_wdata_26_sp_1 : out STD_LOGIC;
    s_axi_wdata_25_sp_1 : out STD_LOGIC;
    s_axi_wdata_23_sp_1 : out STD_LOGIC;
    s_axi_wdata_19_sp_1 : out STD_LOGIC;
    s_axi_wdata_18_sp_1 : out STD_LOGIC;
    s_axi_wdata_14_sp_1 : out STD_LOGIC;
    s_axi_wdata_12_sp_1 : out STD_LOGIC;
    s_axi_wdata_10_sp_1 : out STD_LOGIC;
    s_axi_wdata_8_sp_1 : out STD_LOGIC;
    s_axi_wdata_1_sp_1 : out STD_LOGIC;
    \IC_REG_IFF_EN_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \IC_REG_BRPR_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \IC_REG_ECR_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \IC_REG_F_BRPR_I_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \IC_REG_F_BTR_TS1_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \IC_REG_F_BTR_TS2_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \IC_REG_F_BTR_SJW_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \IC_REG_N_BTR_TS1_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \IC_REG_N_BTR_SJW_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \IC_REG_SR_TDCV_I_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \SINGLE_BIT.s_level_out_d6_reg_1\ : in STD_LOGIC;
    IC_SYNC_SR_RSTST : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IC_SYNC_SR_PEE : in STD_LOGIC;
    IC_SYNC_SR_BSFR : in STD_LOGIC;
    IC_SYNC_SR_LBACK : in STD_LOGIC;
    IC_SYNC_SR_BIDLE : in STD_LOGIC;
    IC_SYNC_SR_ERRWRN : in STD_LOGIC;
    IC_SYNC_ESR_F_CRCER : in STD_LOGIC;
    IC_SYNC_ESR_F_FMER : in STD_LOGIC;
    IC_SYNC_ESR_F_STER : in STD_LOGIC;
    IC_SYNC_ESR_F_BERR : in STD_LOGIC;
    TDCV_CNT_REG_WEN : in STD_LOGIC;
    IC_SYNC_TSR_WEN : in STD_LOGIC;
    IC_SYNC_ECR_WEN : in STD_LOGIC;
    IC_SYNC_ESR_CRCER : in STD_LOGIC;
    IC_SYNC_ESR_FMER : in STD_LOGIC;
    IC_SYNC_ESR_STER : in STD_LOGIC;
    IC_SYNC_ESR_BERR : in STD_LOGIC;
    IC_SYNC_ESR_ACKER : in STD_LOGIC;
    IC_SYNC_SR_SLEEP : in STD_LOGIC;
    IC_SYNC_ISR_ARBLST : in STD_LOGIC;
    IC_SYNC_ISR_TXOK : in STD_LOGIC;
    IC_SYNC_ISR_RXOK : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_F1 : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_TXE : in STD_LOGIC;
    IC_SYNC_ISR_BSOFF : in STD_LOGIC;
    IC_IPSIG_WRITE_I0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IC_REG_SRR_SRST_I_reg_1 : in STD_LOGIC;
    IC_REG_SRR_CEN_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_ARBLST_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_TXOK_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_PEE_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_BSFRD_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_RXOK_I_reg_2 : in STD_LOGIC;
    IC_REG_ISR_TSCNT_OFLW_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_MSGLST_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_reg_2 : in STD_LOGIC;
    IC_REG_ISR_BSOFF_I_reg_2 : in STD_LOGIC;
    IC_REG_ISR_SLEEP_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_WKUP_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_RXWM_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_TXTRS_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_TXCRS_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_MSGLST_I_F1_reg_1 : in STD_LOGIC;
    IC_REG_ISR_RXWM_I_F1_reg_1 : in STD_LOGIC;
    IC_REG_ISR_RXMNF_I_reg_1 : in STD_LOGIC;
    IC_REG_ISR_MSGLST_I_TXE_reg_1 : in STD_LOGIC;
    IC_REG_ISR_TXEWM_I_reg_1 : in STD_LOGIC;
    IC_REG_ESR_CRCER_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_FMER_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_STER_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_BERR_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_ACKER_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_F_CRCER_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_F_FMER_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_F_STER_I_reg_0 : in STD_LOGIC;
    IC_REG_ESR_F_BERR_I_reg_0 : in STD_LOGIC;
    IC_TIMESTAMP_RST_reg_1 : in STD_LOGIC;
    \IC_IPIC_COUNTER_I_reg[0]_0\ : in STD_LOGIC;
    \IC_IPIC_COUNTER_I_reg[1]_1\ : in STD_LOGIC;
    Bus2IP_CS : in STD_LOGIC;
    \IC_IPIC_COUNTER_I_reg[1]_2\ : in STD_LOGIC;
    IC_REG_MSR_SLEEP_I077_out : in STD_LOGIC;
    E_INTR_reg_0 : in STD_LOGIC;
    \RD_DATA_RET_reg[0]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[0]_0\ : in STD_LOGIC;
    IC_REG_TCR_I : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RD_DATA_RET[17]_i_4\ : in STD_LOGIC;
    \RD_DATA_RET[17]_i_4_0\ : in STD_LOGIC;
    \RD_DATA_RET[17]_i_4_1\ : in STD_LOGIC;
    \RD_DATA_RET_reg[12]\ : in STD_LOGIC;
    \RD_DATA_RET[2]_i_3\ : in STD_LOGIC;
    \RD_DATA_RET_reg[12]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[12]_1\ : in STD_LOGIC;
    exclude_winning_or_locked_req : in STD_LOGIC_VECTOR ( 31 downto 0 );
    MSG_ON_CAN_BUS_AXI : in STD_LOGIC;
    \exclude_winning_or_locked_req_reg[0]_0\ : in STD_LOGIC;
    CANCEL_BUFFER_OL2TL_D1 : in STD_LOGIC;
    \FSM_sequential_imm_cs_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    TRR_REG_WRITE_PULSE0 : in STD_LOGIC;
    IC_REG_TRR_I : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \TRR_i_reg[31]\ : in STD_LOGIC;
    \TRR_i_reg[30]\ : in STD_LOGIC;
    \TRR_i_reg[29]\ : in STD_LOGIC;
    \TRR_i_reg[28]\ : in STD_LOGIC;
    \TRR_i_reg[26]\ : in STD_LOGIC;
    \TRR_i_reg[25]\ : in STD_LOGIC;
    \TRR_i_reg[23]\ : in STD_LOGIC;
    \TRR_i_reg[19]\ : in STD_LOGIC;
    \TRR_i_reg[18]\ : in STD_LOGIC;
    \TRR_i_reg[14]\ : in STD_LOGIC;
    \TRR_i_reg[12]\ : in STD_LOGIC;
    \TRR_i_reg[10]\ : in STD_LOGIC;
    \TRR_i_reg[8]\ : in STD_LOGIC;
    \TRR_i_reg[1]\ : in STD_LOGIC;
    \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IC_REG_BRPR_I_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_sync_ecr_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IC_REG_ECR_I_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \time_stamp_cnt_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IC_REG_TSR_I_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IC_REG_F_BRPR_I_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IC_REG_F_BTR_TS1_I_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IC_REG_IETRS_I_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IC_REG_IECRS_I_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IC_REG_N_BTR_TS1_I_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ic_main;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ic_main is
  signal ACKER_2S_CDC_TO_n_1 : STD_LOGIC;
  signal BERR_2S_CDC_TO_n_1 : STD_LOGIC;
  signal BSOFF_2S_CDC_TO_n_1 : STD_LOGIC;
  signal ECRWEN_2S_CDC_TO_n_1 : STD_LOGIC;
  signal E_INTR0 : STD_LOGIC;
  signal E_INTR_i_10_n_0 : STD_LOGIC;
  signal E_INTR_i_11_n_0 : STD_LOGIC;
  signal E_INTR_i_3_n_0 : STD_LOGIC;
  signal E_INTR_i_4_n_0 : STD_LOGIC;
  signal E_INTR_i_5_n_0 : STD_LOGIC;
  signal E_INTR_i_6_n_0 : STD_LOGIC;
  signal E_INTR_i_7_n_0 : STD_LOGIC;
  signal E_INTR_i_8_n_0 : STD_LOGIC;
  signal E_INTR_i_9_n_0 : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_imm_cs_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal F_STER_2S_CDC_TO_n_1 : STD_LOGIC;
  signal IC_INTR_CLR_FS : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_10_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_11_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_12_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_2_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_3_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_4_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_5_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_6_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_7_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_8_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_FS_i_9_n_0 : STD_LOGIC;
  signal IC_INTR_CLR_IC : STD_LOGIC;
  signal \^ic_ipic_counter_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \IC_IPIC_COUNTER_I[1]_i_1_n_0\ : STD_LOGIC;
  signal IC_REG_AFR : STD_LOGIC_VECTOR ( 0 to 18 );
  signal \^ic_reg_esr_acker_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_acker_i\ : STD_LOGIC;
  signal \^ic_reg_esr_berr_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_berr_i\ : STD_LOGIC;
  signal \^ic_reg_esr_crcer_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_fmer_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_f_berr_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_f_crcer_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_f_crcer_i\ : STD_LOGIC;
  signal \^ic_reg_esr_f_fmer_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_f_fmer_i\ : STD_LOGIC;
  signal \^ic_reg_esr_f_ster_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_ster_fs3\ : STD_LOGIC;
  signal \^ic_reg_esr_ster_i\ : STD_LOGIC;
  signal \^ic_reg_ietrs_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ic_reg_isr_arblst_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_bsfrd_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_bsoff_fs3\ : STD_LOGIC;
  signal \^ic_reg_isr_bsoff_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_error_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_msglst_i_f1_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_msglst_i_txe_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_msglst_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_pee_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_rxmnf_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_rxok_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_rxwm_i_f1_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_rxwm_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_sleep_i_reg_0\ : STD_LOGIC;
  signal IC_REG_ISR_TSCNT_OFLW_I_i_3_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TSCNT_OFLW_I_i_4_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TSCNT_OFLW_I_i_5_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TSCNT_OFLW_I_i_6_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TSCNT_OFLW_I_i_7_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TSCNT_OFLW_I_i_8_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TSCNT_OFLW_I_i_9_n_0 : STD_LOGIC;
  signal \^ic_reg_isr_tscnt_oflw_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_txcrs_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_txewm_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_txok_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_txtrs_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_isr_wkup_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_msr_dar_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_msr_lback_i_reg_0\ : STD_LOGIC;
  signal IC_REG_MSR_SLEEP0 : STD_LOGIC;
  signal \^ic_reg_n_btr_ts2_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal IC_REG_SBR_I0 : STD_LOGIC;
  signal \^ic_reg_srr_cen_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_srr_srst_i_reg_0\ : STD_LOGIC;
  signal IC_REG_SR_BBSY_I0 : STD_LOGIC;
  signal IC_REG_SR_BIDLE_FS2 : STD_LOGIC;
  signal IC_REG_SR_BIDLE_I : STD_LOGIC;
  signal IC_REG_SR_BIDLE_I0 : STD_LOGIC;
  signal IC_REG_SR_ERRWRN_I0 : STD_LOGIC;
  signal IC_REG_SR_ESTAT_FS2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal IC_REG_SR_ESTAT_I : STD_LOGIC_VECTOR ( 1 to 1 );
  signal IC_REG_SR_LBACK_FS2 : STD_LOGIC;
  signal IC_REG_SR_LBACK_I0 : STD_LOGIC;
  signal IC_REG_SR_NORMAL_I : STD_LOGIC;
  signal IC_REG_SR_NORMAL_I0 : STD_LOGIC;
  signal IC_REG_SR_RSTST_FS2 : STD_LOGIC;
  signal \^ic_reg_sr_sleep_fs3\ : STD_LOGIC;
  signal IC_REG_SR_SLEEP_I : STD_LOGIC;
  signal IC_REG_SR_SLEEP_I0 : STD_LOGIC;
  signal IC_REG_SR_SNOOP_I0 : STD_LOGIC;
  signal \^ic_reg_sr_snoop_i_reg_0\ : STD_LOGIC;
  signal \^ic_reg_sr_snoop_i_reg_1\ : STD_LOGIC;
  signal IC_REG_SR_TDCV_I0 : STD_LOGIC;
  signal IC_REG_TSR_I_D : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \^ic_reg_tsr_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^ic_sync_ecr_ack_i_reg_0\ : STD_LOGIC;
  signal \^ic_sync_ecr_wen_fs3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[23]\ : STD_LOGIC;
  signal \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[27]\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_0\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_1\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_10\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_11\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_12\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_13\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_14\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_15\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_16\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_2\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_3\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_4\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_5\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_6\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_7\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_8\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_9\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d6_reg\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d6_reg_0\ : STD_LOGIC;
  signal SLEEP_2S_CDC_TO_n_1 : STD_LOGIC;
  signal TDCV_CNT_REG_WEN_FS2 : STD_LOGIC;
  signal TDCV_CNT_REG_WEN_FS3 : STD_LOGIC;
  signal \TRR_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \TRR_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \TRR_i[14]_i_2_n_0\ : STD_LOGIC;
  signal \TRR_i[18]_i_2_n_0\ : STD_LOGIC;
  signal \TRR_i[19]_i_2_n_0\ : STD_LOGIC;
  signal \TRR_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \TRR_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \TRR_i[25]_i_2_n_0\ : STD_LOGIC;
  signal \TRR_i[26]_i_2_n_0\ : STD_LOGIC;
  signal \TRR_i[28]_i_2_n_0\ : STD_LOGIC;
  signal \TRR_i[29]_i_2_n_0\ : STD_LOGIC;
  signal \TRR_i[30]_i_2_n_0\ : STD_LOGIC;
  signal \TRR_i[31]_i_3_n_0\ : STD_LOGIC;
  signal \TRR_i[8]_i_2_n_0\ : STD_LOGIC;
  signal ic_reg_sr_tdcv_cdc_tig : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ic_sync_ecr_cdc_tig : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \^out\ : STD_LOGIC;
  signal \p_10_in__0\ : STD_LOGIC;
  signal p_11_in : STD_LOGIC_VECTOR ( 29 downto 19 );
  signal \^p_14_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_3_in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_axi_wdata_10_sn_1 : STD_LOGIC;
  signal s_axi_wdata_12_sn_1 : STD_LOGIC;
  signal s_axi_wdata_14_sn_1 : STD_LOGIC;
  signal s_axi_wdata_18_sn_1 : STD_LOGIC;
  signal s_axi_wdata_19_sn_1 : STD_LOGIC;
  signal s_axi_wdata_1_sn_1 : STD_LOGIC;
  signal s_axi_wdata_23_sn_1 : STD_LOGIC;
  signal s_axi_wdata_25_sn_1 : STD_LOGIC;
  signal s_axi_wdata_26_sn_1 : STD_LOGIC;
  signal s_axi_wdata_28_sn_1 : STD_LOGIC;
  signal s_axi_wdata_29_sn_1 : STD_LOGIC;
  signal s_axi_wdata_30_sn_1 : STD_LOGIC;
  signal s_axi_wdata_31_sn_1 : STD_LOGIC;
  signal s_axi_wdata_8_sn_1 : STD_LOGIC;
  signal time_stamp_cnt_cdc_tig : STD_LOGIC_VECTOR ( 0 to 15 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of E_INTR_i_8 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of IC_INTR_CLR_FS_i_12 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of IC_REG_MSR_SLEEP_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of IC_REG_SR_SNOOP_I_i_1 : label is "soft_lutpair7";
begin
  IC_IPIC_COUNTER_I(1 downto 0) <= \^ic_ipic_counter_i\(1 downto 0);
  IC_REG_ESR_ACKER_FS3 <= \^ic_reg_esr_acker_fs3\;
  IC_REG_ESR_ACKER_I <= \^ic_reg_esr_acker_i\;
  IC_REG_ESR_BERR_FS3 <= \^ic_reg_esr_berr_fs3\;
  IC_REG_ESR_BERR_I <= \^ic_reg_esr_berr_i\;
  IC_REG_ESR_CRCER_FS3 <= \^ic_reg_esr_crcer_fs3\;
  IC_REG_ESR_FMER_FS3 <= \^ic_reg_esr_fmer_fs3\;
  IC_REG_ESR_F_BERR_FS3 <= \^ic_reg_esr_f_berr_fs3\;
  IC_REG_ESR_F_CRCER_FS3 <= \^ic_reg_esr_f_crcer_fs3\;
  IC_REG_ESR_F_CRCER_I <= \^ic_reg_esr_f_crcer_i\;
  IC_REG_ESR_F_FMER_FS3 <= \^ic_reg_esr_f_fmer_fs3\;
  IC_REG_ESR_F_FMER_I <= \^ic_reg_esr_f_fmer_i\;
  IC_REG_ESR_F_STER_FS3 <= \^ic_reg_esr_f_ster_fs3\;
  IC_REG_ESR_STER_FS3 <= \^ic_reg_esr_ster_fs3\;
  IC_REG_ESR_STER_I <= \^ic_reg_esr_ster_i\;
  \IC_REG_IETRS_I_reg[0]_0\(31 downto 0) <= \^ic_reg_ietrs_i_reg[0]_0\(31 downto 0);
  IC_REG_ISR_ARBLST_I_reg_0 <= \^ic_reg_isr_arblst_i_reg_0\;
  IC_REG_ISR_BSFRD_I_reg_0 <= \^ic_reg_isr_bsfrd_i_reg_0\;
  IC_REG_ISR_BSOFF_FS3 <= \^ic_reg_isr_bsoff_fs3\;
  IC_REG_ISR_BSOFF_I_reg_0 <= \^ic_reg_isr_bsoff_i_reg_0\;
  IC_REG_ISR_ERROR_I_reg_0 <= \^ic_reg_isr_error_i_reg_0\;
  IC_REG_ISR_MSGLST_I_F1_reg_0 <= \^ic_reg_isr_msglst_i_f1_reg_0\;
  IC_REG_ISR_MSGLST_I_TXE_reg_0 <= \^ic_reg_isr_msglst_i_txe_reg_0\;
  IC_REG_ISR_MSGLST_I_reg_0 <= \^ic_reg_isr_msglst_i_reg_0\;
  IC_REG_ISR_PEE_I_reg_0 <= \^ic_reg_isr_pee_i_reg_0\;
  IC_REG_ISR_RXMNF_I_reg_0 <= \^ic_reg_isr_rxmnf_i_reg_0\;
  IC_REG_ISR_RXOK_I_reg_0 <= \^ic_reg_isr_rxok_i_reg_0\;
  IC_REG_ISR_RXWM_I_F1_reg_0 <= \^ic_reg_isr_rxwm_i_f1_reg_0\;
  IC_REG_ISR_RXWM_I_reg_0 <= \^ic_reg_isr_rxwm_i_reg_0\;
  IC_REG_ISR_SLEEP_I_reg_0 <= \^ic_reg_isr_sleep_i_reg_0\;
  IC_REG_ISR_TSCNT_OFLW_I_reg_0 <= \^ic_reg_isr_tscnt_oflw_i_reg_0\;
  IC_REG_ISR_TXCRS_I_reg_0 <= \^ic_reg_isr_txcrs_i_reg_0\;
  IC_REG_ISR_TXEWM_I_reg_0 <= \^ic_reg_isr_txewm_i_reg_0\;
  IC_REG_ISR_TXOK_I_reg_0 <= \^ic_reg_isr_txok_i_reg_0\;
  IC_REG_ISR_TXTRS_I_reg_0 <= \^ic_reg_isr_txtrs_i_reg_0\;
  IC_REG_ISR_WKUP_I_reg_0 <= \^ic_reg_isr_wkup_i_reg_0\;
  IC_REG_MSR_DAR_I_reg_0 <= \^ic_reg_msr_dar_i_reg_0\;
  IC_REG_MSR_LBACK_I_reg_0 <= \^ic_reg_msr_lback_i_reg_0\;
  \IC_REG_N_BTR_TS2_I_reg[0]_0\(6 downto 0) <= \^ic_reg_n_btr_ts2_i_reg[0]_0\(6 downto 0);
  IC_REG_SRR_CEN_I_reg_0 <= \^ic_reg_srr_cen_i_reg_0\;
  IC_REG_SRR_SRST_I_reg_0 <= \^ic_reg_srr_srst_i_reg_0\;
  IC_REG_SR_SLEEP_FS3 <= \^ic_reg_sr_sleep_fs3\;
  IC_REG_SR_SNOOP_I_reg_0 <= \^ic_reg_sr_snoop_i_reg_0\;
  IC_REG_SR_SNOOP_I_reg_1 <= \^ic_reg_sr_snoop_i_reg_1\;
  \IC_REG_TSR_I_reg[0]_0\(13 downto 0) <= \^ic_reg_tsr_i_reg[0]_0\(13 downto 0);
  IC_SYNC_ECR_ACK_I_reg_0 <= \^ic_sync_ecr_ack_i_reg_0\;
  IC_SYNC_ECR_WEN_FS3 <= \^ic_sync_ecr_wen_fs3\;
  Q(31 downto 0) <= \^q\(31 downto 0);
  \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(27 downto 0) <= \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(27 downto 0);
  \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(13 downto 0) <= \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(13 downto 0);
  \SINGLE_BIT.s_level_out_d4_reg\ <= \^single_bit.s_level_out_d4_reg\;
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= \^single_bit.s_level_out_d4_reg_0\;
  \SINGLE_BIT.s_level_out_d4_reg_1\ <= \^single_bit.s_level_out_d4_reg_1\;
  \SINGLE_BIT.s_level_out_d4_reg_10\ <= \^single_bit.s_level_out_d4_reg_10\;
  \SINGLE_BIT.s_level_out_d4_reg_11\ <= \^single_bit.s_level_out_d4_reg_11\;
  \SINGLE_BIT.s_level_out_d4_reg_12\ <= \^single_bit.s_level_out_d4_reg_12\;
  \SINGLE_BIT.s_level_out_d4_reg_13\ <= \^single_bit.s_level_out_d4_reg_13\;
  \SINGLE_BIT.s_level_out_d4_reg_14\ <= \^single_bit.s_level_out_d4_reg_14\;
  \SINGLE_BIT.s_level_out_d4_reg_15\ <= \^single_bit.s_level_out_d4_reg_15\;
  \SINGLE_BIT.s_level_out_d4_reg_16\ <= \^single_bit.s_level_out_d4_reg_16\;
  \SINGLE_BIT.s_level_out_d4_reg_2\ <= \^single_bit.s_level_out_d4_reg_2\;
  \SINGLE_BIT.s_level_out_d4_reg_3\ <= \^single_bit.s_level_out_d4_reg_3\;
  \SINGLE_BIT.s_level_out_d4_reg_4\ <= \^single_bit.s_level_out_d4_reg_4\;
  \SINGLE_BIT.s_level_out_d4_reg_5\ <= \^single_bit.s_level_out_d4_reg_5\;
  \SINGLE_BIT.s_level_out_d4_reg_6\ <= \^single_bit.s_level_out_d4_reg_6\;
  \SINGLE_BIT.s_level_out_d4_reg_7\ <= \^single_bit.s_level_out_d4_reg_7\;
  \SINGLE_BIT.s_level_out_d4_reg_8\ <= \^single_bit.s_level_out_d4_reg_8\;
  \SINGLE_BIT.s_level_out_d4_reg_9\ <= \^single_bit.s_level_out_d4_reg_9\;
  \SINGLE_BIT.s_level_out_d6_reg\ <= \^single_bit.s_level_out_d6_reg\;
  \SINGLE_BIT.s_level_out_d6_reg_0\ <= \^single_bit.s_level_out_d6_reg_0\;
  \out\ <= \^out\;
  p_14_in(1 downto 0) <= \^p_14_in\(1 downto 0);
  p_3_in(3 downto 0) <= \^p_3_in\(3 downto 0);
  s_axi_wdata_10_sp_1 <= s_axi_wdata_10_sn_1;
  s_axi_wdata_12_sp_1 <= s_axi_wdata_12_sn_1;
  s_axi_wdata_14_sp_1 <= s_axi_wdata_14_sn_1;
  s_axi_wdata_18_sp_1 <= s_axi_wdata_18_sn_1;
  s_axi_wdata_19_sp_1 <= s_axi_wdata_19_sn_1;
  s_axi_wdata_1_sp_1 <= s_axi_wdata_1_sn_1;
  s_axi_wdata_23_sp_1 <= s_axi_wdata_23_sn_1;
  s_axi_wdata_25_sp_1 <= s_axi_wdata_25_sn_1;
  s_axi_wdata_26_sp_1 <= s_axi_wdata_26_sn_1;
  s_axi_wdata_28_sp_1 <= s_axi_wdata_28_sn_1;
  s_axi_wdata_29_sp_1 <= s_axi_wdata_29_sn_1;
  s_axi_wdata_30_sp_1 <= s_axi_wdata_30_sn_1;
  s_axi_wdata_31_sp_1 <= s_axi_wdata_31_sn_1;
  s_axi_wdata_8_sp_1 <= s_axi_wdata_8_sn_1;
ACKER_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_10\
     port map (
      IC_REG_ESR_ACKER_FS3 => \^ic_reg_esr_acker_fs3\,
      IC_REG_ESR_ACKER_FS3_reg => ACKER_2S_CDC_TO_n_1,
      IC_REG_ESR_FMER_FS3 => \^ic_reg_esr_fmer_fs3\,
      IC_REG_ISR_ERROR_I_i_2 => \^single_bit.s_level_out_d4_reg_7\,
      IC_REG_ISR_ERROR_I_i_2_0 => F_STER_2S_CDC_TO_n_1,
      IC_REG_ISR_ERROR_I_i_2_1 => BERR_2S_CDC_TO_n_1,
      IC_SYNC_ESR_ACKER => IC_SYNC_ESR_ACKER,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_10\,
      s_axi_aclk => s_axi_aclk
    );
ARBLST_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7\
     port map (
      IC_SYNC_ISR_ARBLST => IC_SYNC_ISR_ARBLST,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \^single_bit.s_level_out_d6_reg\,
      \SINGLE_BIT.s_level_out_d6_reg_1\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
BERR_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_11\
     port map (
      IC_REG_ESR_BERR_FS3 => \^ic_reg_esr_berr_fs3\,
      IC_REG_ESR_BERR_FS3_reg => BERR_2S_CDC_TO_n_1,
      IC_SYNC_ESR_BERR => IC_SYNC_ESR_BERR,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_9\,
      s_axi_aclk => s_axi_aclk
    );
BIDLE_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_12\
     port map (
      IC_REG_SR_BIDLE_I0 => IC_REG_SR_BIDLE_I0,
      IC_REG_SR_BIDLE_I_reg => IC_REG_SR_RSTST_FS2,
      IC_SYNC_SR_BIDLE => IC_SYNC_SR_BIDLE,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => IC_REG_SR_BIDLE_FS2,
      s_axi_aclk => s_axi_aclk
    );
BSFR_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_13\
     port map (
      IC_SYNC_SR_BSFR => IC_SYNC_SR_BSFR,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \^single_bit.s_level_out_d4_reg_0\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
BSOFF_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_14\
     port map (
      D(0) => p_2_out(1),
      IC_REG_ISR_BSOFF_FS3 => \^ic_reg_isr_bsoff_fs3\,
      IC_REG_ISR_BSOFF_FS3_reg => BSOFF_2S_CDC_TO_n_1,
      IC_REG_MSR_SLEEP_I077_out => IC_REG_MSR_SLEEP_I077_out,
      \IC_REG_SR_ESTAT_I_reg[1]\ => IC_REG_SR_RSTST_FS2,
      \IC_REG_SR_ESTAT_I_reg[1]_0\(0) => IC_REG_SR_ESTAT_FS2(1),
      IC_SYNC_ISR_BSOFF => IC_SYNC_ISR_BSOFF,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_16\,
      p_3_in(0) => \^p_3_in\(2),
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(6)
    );
CRCER_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_15\
     port map (
      IC_REG_ESR_CRCER_FS3 => \^ic_reg_esr_crcer_fs3\,
      IC_REG_ESR_F_BERR_FS3 => \^ic_reg_esr_f_berr_fs3\,
      IC_REG_ESR_F_CRCER_FS3 => \^ic_reg_esr_f_crcer_fs3\,
      IC_REG_ESR_F_FMER_FS3 => \^ic_reg_esr_f_fmer_fs3\,
      IC_REG_ESR_STER_FS3 => \^ic_reg_esr_ster_fs3\,
      IC_REG_ISR_ERROR_I_i_2_0 => \^single_bit.s_level_out_d4_reg_3\,
      IC_REG_ISR_ERROR_I_i_2_1 => \^out\,
      IC_REG_ISR_ERROR_I_reg => ACKER_2S_CDC_TO_n_1,
      IC_REG_ISR_ERROR_I_reg_0 => \^single_bit.s_level_out_d4_reg_8\,
      IC_REG_ISR_ERROR_I_reg_1 => \^single_bit.s_level_out_d4_reg_1\,
      IC_SYNC_ESR_CRCER => IC_SYNC_ESR_CRCER,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \SINGLE_BIT.s_level_out_d4_reg_17\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_6\,
      s_axi_aclk => s_axi_aclk
    );
ECRWEN_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_16\
     port map (
      IC_SYNC_ECR_ACK_I_reg => ECRWEN_2S_CDC_TO_n_1,
      IC_SYNC_ECR_ACK_I_reg_0 => \^ic_sync_ecr_ack_i_reg_0\,
      IC_SYNC_ECR_ACK_I_reg_1 => \^ic_reg_srr_cen_i_reg_0\,
      IC_SYNC_ECR_WEN => IC_SYNC_ECR_WEN,
      IC_SYNC_ECR_WEN_FS3 => \^ic_sync_ecr_wen_fs3\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_5\,
      s_axi_aclk => s_axi_aclk
    );
ERRWRN_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_17\
     port map (
      IC_REG_SR_ERRWRN_I0 => IC_REG_SR_ERRWRN_I0,
      IC_REG_SR_ERRWRN_I_reg => IC_REG_SR_RSTST_FS2,
      IC_SYNC_SR_ERRWRN => IC_SYNC_SR_ERRWRN,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_16\,
      s_axi_aclk => s_axi_aclk
    );
ESTAT_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized6\
     port map (
      D(0) => IC_REG_SR_ESTAT_FS2(1),
      \IC_REG_SR_ESTAT_I_reg[0]\ => IC_REG_SR_RSTST_FS2,
      \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]_0\(0) => \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\(0),
      \MULTI_BIT.s_level_out_bus_d4_reg[0]_0\(0) => p_2_out(0),
      \MULTI_BIT.s_level_out_bus_d4_reg[0]_1\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_16\,
      s_axi_aclk => s_axi_aclk
    );
E_INTR_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD0DDDD"
    )
        port map (
      I0 => IC_INTR_CLR_FS,
      I1 => E_INTR_reg_0,
      I2 => E_INTR_i_3_n_0,
      I3 => E_INTR_i_4_n_0,
      I4 => E_INTR_i_5_n_0,
      O => E_INTR0
    );
E_INTR_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \p_10_in__0\,
      I1 => \^ic_reg_isr_bsoff_i_reg_0\,
      I2 => \^ic_reg_isr_txtrs_i_reg_0\,
      I3 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(7),
      O => E_INTR_i_10_n_0
    );
E_INTR_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[27]\,
      I1 => \^ic_reg_isr_rxok_i_reg_0\,
      I2 => \^ic_reg_isr_tscnt_oflw_i_reg_0\,
      I3 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(2),
      O => E_INTR_i_11_n_0
    );
E_INTR_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => p_17_in,
      I1 => \^ic_reg_isr_pee_i_reg_0\,
      I2 => \^ic_reg_isr_msglst_i_f1_reg_0\,
      I3 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(9),
      I4 => \^ic_reg_isr_rxwm_i_f1_reg_0\,
      I5 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(10),
      O => E_INTR_i_3_n_0
    );
E_INTR_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => E_INTR_i_6_n_0,
      I1 => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[23]\,
      I2 => \^ic_reg_isr_error_i_reg_0\,
      I3 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(4),
      I4 => \^ic_reg_isr_sleep_i_reg_0\,
      I5 => E_INTR_i_7_n_0,
      O => E_INTR_i_4_n_0
    );
E_INTR_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000151515"
    )
        port map (
      I0 => E_INTR_i_8_n_0,
      I1 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(3),
      I2 => \^ic_reg_isr_msglst_i_reg_0\,
      I3 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(0),
      I4 => \^ic_reg_isr_arblst_i_reg_0\,
      I5 => E_INTR_i_9_n_0,
      O => E_INTR_i_5_n_0
    );
E_INTR_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(11),
      I1 => \^ic_reg_isr_rxmnf_i_reg_0\,
      I2 => p_16_in,
      I3 => \^ic_reg_isr_bsfrd_i_reg_0\,
      O => E_INTR_i_6_n_0
    );
E_INTR_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^ic_reg_isr_txewm_i_reg_0\,
      I1 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(13),
      I2 => \^ic_reg_isr_txok_i_reg_0\,
      I3 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(1),
      I4 => E_INTR_i_10_n_0,
      O => E_INTR_i_7_n_0
    );
E_INTR_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(12),
      I1 => \^ic_reg_isr_msglst_i_txe_reg_0\,
      I2 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(8),
      I3 => \^ic_reg_isr_txcrs_i_reg_0\,
      O => E_INTR_i_8_n_0
    );
E_INTR_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(5),
      I1 => \^ic_reg_isr_wkup_i_reg_0\,
      I2 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(6),
      I3 => \^ic_reg_isr_rxwm_i_reg_0\,
      I4 => E_INTR_i_11_n_0,
      O => E_INTR_i_9_n_0
    );
E_INTR_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => E_INTR0,
      Q => ip2bus_intrevent,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
FMER_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_18\
     port map (
      IC_SYNC_ESR_FMER => IC_SYNC_ESR_FMER,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_7\,
      s_axi_aclk => s_axi_aclk
    );
\FSM_sequential_imm_cs[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5533000F5533FF0F"
    )
        port map (
      I0 => IC_REG_AFR(12),
      I1 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(15),
      I2 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(14),
      I3 => \FSM_sequential_imm_cs_reg[0]\(1),
      I4 => \FSM_sequential_imm_cs_reg[0]\(0),
      I5 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(16),
      O => \FSM_sequential_imm_cs[0]_i_10_n_0\
    );
\FSM_sequential_imm_cs[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(18),
      I1 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(20),
      I2 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(19),
      I3 => \FSM_sequential_imm_cs_reg[0]\(1),
      I4 => \FSM_sequential_imm_cs_reg[0]\(0),
      I5 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(17),
      O => \FSM_sequential_imm_cs[0]_i_11_n_0\
    );
\FSM_sequential_imm_cs[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(22),
      I1 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(23),
      I2 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(21),
      I3 => \FSM_sequential_imm_cs_reg[0]\(1),
      I4 => \FSM_sequential_imm_cs_reg[0]\(0),
      I5 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(24),
      O => \FSM_sequential_imm_cs[0]_i_12_n_0\
    );
\FSM_sequential_imm_cs[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(26),
      I1 => IC_REG_AFR(0),
      I2 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(25),
      I3 => \FSM_sequential_imm_cs_reg[0]\(1),
      I4 => \FSM_sequential_imm_cs_reg[0]\(0),
      I5 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(27),
      O => \FSM_sequential_imm_cs[0]_i_13_n_0\
    );
\FSM_sequential_imm_cs[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5533000F5533FF0F"
    )
        port map (
      I0 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(3),
      I1 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(1),
      I2 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(0),
      I3 => \FSM_sequential_imm_cs_reg[0]\(1),
      I4 => \FSM_sequential_imm_cs_reg[0]\(0),
      I5 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(2),
      O => \FSM_sequential_imm_cs[0]_i_14_n_0\
    );
\FSM_sequential_imm_cs[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(5),
      I1 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(7),
      I2 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(6),
      I3 => \FSM_sequential_imm_cs_reg[0]\(1),
      I4 => \FSM_sequential_imm_cs_reg[0]\(0),
      I5 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(4),
      O => \FSM_sequential_imm_cs[0]_i_15_n_0\
    );
\FSM_sequential_imm_cs[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \FSM_sequential_imm_cs_reg[0]_i_4_n_0\,
      I1 => \FSM_sequential_imm_cs_reg[0]_i_5_n_0\,
      I2 => \FSM_sequential_imm_cs_reg[0]\(4),
      I3 => \FSM_sequential_imm_cs_reg[0]\(3),
      I4 => \FSM_sequential_imm_cs_reg[0]_i_6_n_0\,
      I5 => \FSM_sequential_imm_cs_reg[0]_i_7_n_0\,
      O => \num_reg_reg[4]\
    );
\FSM_sequential_imm_cs[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5533000F5533FF0F"
    )
        port map (
      I0 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(11),
      I1 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(9),
      I2 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(8),
      I3 => \FSM_sequential_imm_cs_reg[0]\(1),
      I4 => \FSM_sequential_imm_cs_reg[0]\(0),
      I5 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(10),
      O => \FSM_sequential_imm_cs[0]_i_8_n_0\
    );
\FSM_sequential_imm_cs[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => IC_REG_AFR(18),
      I1 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(13),
      I2 => IC_REG_AFR(17),
      I3 => \FSM_sequential_imm_cs_reg[0]\(1),
      I4 => \FSM_sequential_imm_cs_reg[0]\(0),
      I5 => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(12),
      O => \FSM_sequential_imm_cs[0]_i_9_n_0\
    );
\FSM_sequential_imm_cs_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_imm_cs[0]_i_8_n_0\,
      I1 => \FSM_sequential_imm_cs[0]_i_9_n_0\,
      O => \FSM_sequential_imm_cs_reg[0]_i_4_n_0\,
      S => \FSM_sequential_imm_cs_reg[0]\(2)
    );
\FSM_sequential_imm_cs_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_imm_cs[0]_i_10_n_0\,
      I1 => \FSM_sequential_imm_cs[0]_i_11_n_0\,
      O => \FSM_sequential_imm_cs_reg[0]_i_5_n_0\,
      S => \FSM_sequential_imm_cs_reg[0]\(2)
    );
\FSM_sequential_imm_cs_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_imm_cs[0]_i_12_n_0\,
      I1 => \FSM_sequential_imm_cs[0]_i_13_n_0\,
      O => \FSM_sequential_imm_cs_reg[0]_i_6_n_0\,
      S => \FSM_sequential_imm_cs_reg[0]\(2)
    );
\FSM_sequential_imm_cs_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_imm_cs[0]_i_14_n_0\,
      I1 => \FSM_sequential_imm_cs[0]_i_15_n_0\,
      O => \FSM_sequential_imm_cs_reg[0]_i_7_n_0\,
      S => \FSM_sequential_imm_cs_reg[0]\(2)
    );
F_BERR_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_19\
     port map (
      IC_SYNC_ESR_F_BERR => IC_SYNC_ESR_F_BERR,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_3\,
      s_axi_aclk => s_axi_aclk
    );
F_CRCER_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_20\
     port map (
      IC_SYNC_ESR_F_CRCER => IC_SYNC_ESR_F_CRCER,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^out\,
      s_axi_aclk => s_axi_aclk
    );
F_FMER_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_21\
     port map (
      IC_SYNC_ESR_F_FMER => IC_SYNC_ESR_F_FMER,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
F_STER_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_22\
     port map (
      IC_REG_ESR_F_STER_FS3 => \^ic_reg_esr_f_ster_fs3\,
      IC_REG_ESR_F_STER_FS3_reg => F_STER_2S_CDC_TO_n_1,
      IC_SYNC_ESR_F_STER => IC_SYNC_ESR_F_STER,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_2\,
      s_axi_aclk => s_axi_aclk
    );
G_RST_SRST_CEN_I_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ic_reg_srr_srst_i_reg_0\,
      I1 => \^ic_reg_srr_cen_i_reg_0\,
      O => G_RST_SRST_CEN_I0
    );
ICRSTST_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized5\
     port map (
      IC_REG_SR_BBSY_I0 => IC_REG_SR_BBSY_I0,
      IC_REG_SR_BBSY_I_reg => IC_REG_SR_BIDLE_FS2,
      IC_SYNC_SR_RSTST => IC_SYNC_SR_RSTST,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => IC_REG_SR_RSTST_FS2,
      s_axi_aclk => s_axi_aclk
    );
IC_INTR_CLR_FS_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => IC_INTR_CLR_FS_i_2_n_0,
      I1 => s_axi_wdata(15),
      I2 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(9),
      I3 => \^ic_reg_isr_msglst_i_f1_reg_0\,
      I4 => IC_INTR_CLR_FS_i_3_n_0,
      O => IC_INTR_CLR_IC
    );
IC_INTR_CLR_FS_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^ic_reg_isr_txcrs_i_reg_0\,
      I1 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(8),
      I2 => s_axi_wdata(14),
      I3 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(7),
      I4 => \^ic_reg_isr_txtrs_i_reg_0\,
      I5 => s_axi_wdata(13),
      O => IC_INTR_CLR_FS_i_10_n_0
    );
IC_INTR_CLR_FS_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^ic_reg_isr_rxmnf_i_reg_0\,
      I1 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(11),
      I2 => s_axi_wdata(17),
      I3 => \^ic_reg_isr_rxwm_i_f1_reg_0\,
      I4 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(10),
      I5 => s_axi_wdata(16),
      O => IC_INTR_CLR_FS_i_11_n_0
    );
IC_INTR_CLR_FS_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(12),
      I2 => \^ic_reg_isr_msglst_i_txe_reg_0\,
      O => IC_INTR_CLR_FS_i_12_n_0
    );
IC_INTR_CLR_FS_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \^ic_reg_isr_tscnt_oflw_i_reg_0\,
      I2 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(2),
      I3 => IC_INTR_CLR_FS_i_4_n_0,
      I4 => IC_INTR_CLR_FS_i_5_n_0,
      I5 => IC_INTR_CLR_FS_i_6_n_0,
      O => IC_INTR_CLR_FS_i_2_n_0
    );
IC_INTR_CLR_FS_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => IC_INTR_CLR_FS_i_7_n_0,
      I1 => IC_INTR_CLR_FS_i_8_n_0,
      I2 => IC_INTR_CLR_FS_i_9_n_0,
      I3 => IC_INTR_CLR_FS_i_10_n_0,
      I4 => IC_INTR_CLR_FS_i_11_n_0,
      I5 => IC_INTR_CLR_FS_i_12_n_0,
      O => IC_INTR_CLR_FS_i_3_n_0
    );
IC_INTR_CLR_FS_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^ic_reg_isr_rxok_i_reg_0\,
      I1 => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[27]\,
      I2 => s_axi_wdata(4),
      I3 => \^ic_reg_isr_bsfrd_i_reg_0\,
      I4 => p_16_in,
      I5 => s_axi_wdata(3),
      O => IC_INTR_CLR_FS_i_4_n_0
    );
IC_INTR_CLR_FS_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^ic_reg_isr_error_i_reg_0\,
      I1 => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[23]\,
      I2 => s_axi_wdata(8),
      I3 => \^ic_reg_isr_msglst_i_reg_0\,
      I4 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(3),
      I5 => s_axi_wdata(6),
      O => IC_INTR_CLR_FS_i_5_n_0
    );
IC_INTR_CLR_FS_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^ic_reg_isr_bsoff_i_reg_0\,
      I1 => \p_10_in__0\,
      I2 => s_axi_wdata(9),
      I3 => \^ic_reg_isr_sleep_i_reg_0\,
      I4 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(4),
      I5 => s_axi_wdata(10),
      O => IC_INTR_CLR_FS_i_6_n_0
    );
IC_INTR_CLR_FS_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^ic_reg_isr_txewm_i_reg_0\,
      I1 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(13),
      I2 => s_axi_wdata(31),
      I3 => \^ic_reg_isr_arblst_i_reg_0\,
      I4 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(0),
      I5 => s_axi_wdata(0),
      O => IC_INTR_CLR_FS_i_7_n_0
    );
IC_INTR_CLR_FS_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^ic_reg_isr_txok_i_reg_0\,
      I1 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(1),
      I2 => s_axi_wdata(1),
      I3 => \^ic_reg_isr_pee_i_reg_0\,
      I4 => p_17_in,
      I5 => s_axi_wdata(2),
      O => IC_INTR_CLR_FS_i_8_n_0
    );
IC_INTR_CLR_FS_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(6),
      I1 => \^ic_reg_isr_rxwm_i_reg_0\,
      I2 => s_axi_wdata(12),
      I3 => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(5),
      I4 => \^ic_reg_isr_wkup_i_reg_0\,
      I5 => s_axi_wdata(11),
      O => IC_INTR_CLR_FS_i_9_n_0
    );
IC_INTR_CLR_FS_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_INTR_CLR_IC,
      Q => IC_INTR_CLR_FS,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_IPIC_COUNTER_I[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000060000000"
    )
        port map (
      I0 => \^ic_ipic_counter_i\(0),
      I1 => \^ic_ipic_counter_i\(1),
      I2 => \IC_IPIC_COUNTER_I_reg[1]_1\,
      I3 => Bus2IP_CS,
      I4 => \IC_IPIC_COUNTER_I_reg[1]_2\,
      I5 => \SINGLE_BIT.s_level_out_d6_reg_1\,
      O => \IC_IPIC_COUNTER_I[1]_i_1_n_0\
    );
\IC_IPIC_COUNTER_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IC_IPIC_COUNTER_I_reg[0]_0\,
      Q => \^ic_ipic_counter_i\(0),
      R => '0'
    );
\IC_IPIC_COUNTER_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IC_IPIC_COUNTER_I[1]_i_1_n_0\,
      Q => \^ic_ipic_counter_i\(1),
      R => '0'
    );
IC_IPSIG_WRITE_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_IPSIG_WRITE_I0,
      Q => IC_IPSIG_WRITE_I_reg_0,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_BRPR_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_BRPR_I_reg[0]_1\(0),
      D => s_axi_wdata(7),
      Q => \IC_REG_BRPR_I_reg[0]_0\(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_BRPR_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_BRPR_I_reg[0]_1\(0),
      D => s_axi_wdata(6),
      Q => \IC_REG_BRPR_I_reg[0]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_BRPR_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_BRPR_I_reg[0]_1\(0),
      D => s_axi_wdata(5),
      Q => \IC_REG_BRPR_I_reg[0]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_BRPR_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_BRPR_I_reg[0]_1\(0),
      D => s_axi_wdata(4),
      Q => \IC_REG_BRPR_I_reg[0]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_BRPR_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_BRPR_I_reg[0]_1\(0),
      D => s_axi_wdata(3),
      Q => \IC_REG_BRPR_I_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_BRPR_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_BRPR_I_reg[0]_1\(0),
      D => s_axi_wdata(2),
      Q => \IC_REG_BRPR_I_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_BRPR_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_BRPR_I_reg[0]_1\(0),
      D => s_axi_wdata(1),
      Q => \IC_REG_BRPR_I_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_BRPR_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_BRPR_I_reg[0]_1\(0),
      D => s_axi_wdata(0),
      Q => \IC_REG_BRPR_I_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_ECR_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(0),
      Q => \IC_REG_ECR_I_reg[0]_0\(15),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(10),
      Q => \IC_REG_ECR_I_reg[0]_0\(5),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(11),
      Q => \IC_REG_ECR_I_reg[0]_0\(4),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(12),
      Q => \IC_REG_ECR_I_reg[0]_0\(3),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(13),
      Q => \IC_REG_ECR_I_reg[0]_0\(2),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(14),
      Q => \IC_REG_ECR_I_reg[0]_0\(1),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(15),
      Q => \IC_REG_ECR_I_reg[0]_0\(0),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(1),
      Q => \IC_REG_ECR_I_reg[0]_0\(14),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(2),
      Q => \IC_REG_ECR_I_reg[0]_0\(13),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(3),
      Q => \IC_REG_ECR_I_reg[0]_0\(12),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(4),
      Q => \IC_REG_ECR_I_reg[0]_0\(11),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(5),
      Q => \IC_REG_ECR_I_reg[0]_0\(10),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(6),
      Q => \IC_REG_ECR_I_reg[0]_0\(9),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(7),
      Q => \IC_REG_ECR_I_reg[0]_0\(8),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(8),
      Q => \IC_REG_ECR_I_reg[0]_0\(7),
      R => SR(0)
    );
\IC_REG_ECR_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_ECR_I_reg[15]_0\(0),
      D => ic_sync_ecr_cdc_tig(9),
      Q => \IC_REG_ECR_I_reg[0]_0\(6),
      R => SR(0)
    );
IC_REG_ESR_ACKER_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_10\,
      Q => \^ic_reg_esr_acker_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_ACKER_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_ACKER_I_reg_0,
      Q => \^ic_reg_esr_acker_i\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_BERR_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_9\,
      Q => \^ic_reg_esr_berr_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_BERR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_BERR_I_reg_0,
      Q => \^ic_reg_esr_berr_i\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_CRCER_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_6\,
      Q => \^ic_reg_esr_crcer_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_CRCER_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_CRCER_I_reg_0,
      Q => IC_REG_ESR_CRCER_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_FMER_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_7\,
      Q => \^ic_reg_esr_fmer_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_FMER_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_FMER_I_reg_0,
      Q => IC_REG_ESR_FMER_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_F_BERR_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_3\,
      Q => \^ic_reg_esr_f_berr_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_F_BERR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_F_BERR_I_reg_0,
      Q => IC_REG_ESR_F_BERR_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_F_CRCER_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^out\,
      Q => \^ic_reg_esr_f_crcer_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_F_CRCER_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_F_CRCER_I_reg_0,
      Q => \^ic_reg_esr_f_crcer_i\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_F_FMER_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_1\,
      Q => \^ic_reg_esr_f_fmer_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_F_FMER_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_F_FMER_I_reg_0,
      Q => \^ic_reg_esr_f_fmer_i\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_F_STER_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_2\,
      Q => \^ic_reg_esr_f_ster_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_F_STER_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_F_STER_I_reg_0,
      Q => IC_REG_ESR_F_STER_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_STER_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_8\,
      Q => \^ic_reg_esr_ster_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ESR_STER_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ESR_STER_I_reg_0,
      Q => \^ic_reg_esr_ster_i\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_1\(0),
      D => s_axi_wdata(16),
      Q => \IC_REG_F_BRPR_I_reg[15]_0\(14),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_1\(0),
      D => s_axi_wdata(13),
      Q => \IC_REG_F_BRPR_I_reg[15]_0\(13),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_1\(0),
      D => s_axi_wdata(12),
      Q => \IC_REG_F_BRPR_I_reg[15]_0\(12),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_1\(0),
      D => s_axi_wdata(11),
      Q => \IC_REG_F_BRPR_I_reg[15]_0\(11),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_1\(0),
      D => s_axi_wdata(10),
      Q => \IC_REG_F_BRPR_I_reg[15]_0\(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_1\(0),
      D => s_axi_wdata(9),
      Q => \IC_REG_F_BRPR_I_reg[15]_0\(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_1\(0),
      D => s_axi_wdata(8),
      Q => \IC_REG_F_BRPR_I_reg[15]_0\(8),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_1\(0),
      D => s_axi_wdata(7),
      Q => \IC_REG_F_BRPR_I_reg[15]_0\(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_1\(0),
      D => s_axi_wdata(6),
      Q => \IC_REG_F_BRPR_I_reg[15]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_1\(0),
      D => s_axi_wdata(5),
      Q => \IC_REG_F_BRPR_I_reg[15]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_1\(0),
      D => s_axi_wdata(4),
      Q => \IC_REG_F_BRPR_I_reg[15]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_1\(0),
      D => s_axi_wdata(3),
      Q => \IC_REG_F_BRPR_I_reg[15]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_1\(0),
      D => s_axi_wdata(2),
      Q => \IC_REG_F_BRPR_I_reg[15]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_1\(0),
      D => s_axi_wdata(1),
      Q => \IC_REG_F_BRPR_I_reg[15]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BRPR_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BRPR_I_reg[15]_1\(0),
      D => s_axi_wdata(0),
      Q => \IC_REG_F_BRPR_I_reg[15]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_SJW_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(19),
      Q => \IC_REG_F_BTR_SJW_I_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_SJW_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(18),
      Q => \IC_REG_F_BTR_SJW_I_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_SJW_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(17),
      Q => \IC_REG_F_BTR_SJW_I_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_SJW_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(16),
      Q => \IC_REG_F_BTR_SJW_I_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS1_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(4),
      Q => \IC_REG_F_BTR_TS1_I_reg[0]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS1_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(3),
      Q => \IC_REG_F_BTR_TS1_I_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS1_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(2),
      Q => \IC_REG_F_BTR_TS1_I_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS1_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(1),
      Q => \IC_REG_F_BTR_TS1_I_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS1_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(0),
      Q => \IC_REG_F_BTR_TS1_I_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS2_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(11),
      Q => \IC_REG_F_BTR_TS2_I_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS2_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(10),
      Q => \IC_REG_F_BTR_TS2_I_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS2_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(9),
      Q => \IC_REG_F_BTR_TS2_I_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_F_BTR_TS2_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_F_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(8),
      Q => \IC_REG_F_BTR_TS2_I_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(31),
      Q => \^q\(31),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(21),
      Q => \^q\(21),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(20),
      Q => \^q\(20),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(19),
      Q => \^q\(19),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(18),
      Q => \^q\(18),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(17),
      Q => \^q\(17),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(16),
      Q => \^q\(16),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(15),
      Q => \^q\(15),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(14),
      Q => \^q\(14),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(13),
      Q => \^q\(13),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(12),
      Q => \^q\(12),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(30),
      Q => \^q\(30),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(11),
      Q => \^q\(11),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(10),
      Q => \^q\(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(9),
      Q => \^q\(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(8),
      Q => \^q\(8),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(5),
      Q => \^q\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(3),
      Q => \^q\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(2),
      Q => \^q\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(29),
      Q => \^q\(29),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(28),
      Q => \^q\(28),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(27),
      Q => \^q\(27),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(26),
      Q => \^q\(26),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(25),
      Q => \^q\(25),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(24),
      Q => \^q\(24),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(23),
      Q => \^q\(23),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IECRS_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IECRS_I_reg[0]_1\(0),
      D => s_axi_wdata(22),
      Q => \^q\(22),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(31),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(31),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(21),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(21),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(20),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(20),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(19),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(19),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(18),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(18),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(17),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(17),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(16),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(16),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(15),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(15),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(14),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(14),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(13),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(13),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(12),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(12),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(30),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(30),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(11),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(11),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(10),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(9),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(8),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(8),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(7),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(6),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(5),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(4),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(3),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(2),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(29),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(29),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(1),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(0),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(28),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(28),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(27),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(27),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(26),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(26),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(25),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(25),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(24),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(24),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(23),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(23),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IETRS_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_IETRS_I_reg[0]_1\(0),
      D => s_axi_wdata(22),
      Q => \^ic_reg_ietrs_i_reg[0]_0\(22),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IFF_EN_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(15),
      Q => \IC_REG_IFF_EN_I_reg[0]_0\(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IFF_EN_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(14),
      Q => \IC_REG_IFF_EN_I_reg[0]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IFF_EN_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(13),
      Q => \IC_REG_IFF_EN_I_reg[0]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IFF_EN_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(12),
      Q => \IC_REG_IFF_EN_I_reg[0]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IFF_EN_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(11),
      Q => \IC_REG_IFF_EN_I_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IFF_EN_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(10),
      Q => \IC_REG_IFF_EN_I_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IFF_EN_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(9),
      Q => \IC_REG_IFF_EN_I_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_IFF_EN_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(8),
      Q => \IC_REG_IFF_EN_I_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_ARBLST_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d6_reg\,
      Q => IC_REG_ISR_ARBLST_FS3,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_ARBLST_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_ARBLST_I_reg_1,
      Q => \^ic_reg_isr_arblst_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_BSFRD_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_BSFRD_I_reg_1,
      Q => \^ic_reg_isr_bsfrd_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_BSOFF_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_16\,
      Q => \^ic_reg_isr_bsoff_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_BSOFF_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_BSOFF_I_reg_2,
      Q => \^ic_reg_isr_bsoff_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_ERROR_I_reg_2,
      Q => \^ic_reg_isr_error_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_MSGLST_FS3_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_14\,
      Q => IC_REG_ISR_MSGLST_FS3_F1,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_MSGLST_FS3_TXE_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_15\,
      Q => IC_REG_ISR_MSGLST_FS3_TXE,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_MSGLST_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_13\,
      Q => IC_REG_ISR_MSGLST_FS3,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_MSGLST_I_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_MSGLST_I_F1_reg_1,
      Q => \^ic_reg_isr_msglst_i_f1_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_MSGLST_I_TXE_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_MSGLST_I_TXE_reg_1,
      Q => \^ic_reg_isr_msglst_i_txe_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_MSGLST_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_MSGLST_I_reg_1,
      Q => \^ic_reg_isr_msglst_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_PEE_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_PEE_I_reg_1,
      Q => \^ic_reg_isr_pee_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_RXMNF_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_RXMNF_I_reg_1,
      Q => \^ic_reg_isr_rxmnf_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_RXOK_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_12\,
      Q => RXOK_FS3,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_RXOK_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_RXOK_I_reg_2,
      Q => \^ic_reg_isr_rxok_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_RXWM_I_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_RXWM_I_F1_reg_1,
      Q => \^ic_reg_isr_rxwm_i_f1_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_RXWM_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_RXWM_I_reg_1,
      Q => \^ic_reg_isr_rxwm_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_SLEEP_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_SLEEP_I_reg_1,
      Q => \^ic_reg_isr_sleep_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_TSCNT_OFLW_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => IC_REG_ISR_TSCNT_OFLW_I_i_3_n_0,
      I1 => \^ic_reg_tsr_i_reg[0]_0\(3),
      I2 => \^ic_reg_tsr_i_reg[0]_0\(12),
      I3 => \^ic_reg_tsr_i_reg[0]_0\(8),
      I4 => IC_REG_ISR_TSCNT_OFLW_I_i_4_n_0,
      I5 => IC_REG_ISR_TSCNT_OFLW_I_i_5_n_0,
      O => IC_REG_ISR_TSCNT_OFLW_I0
    );
IC_REG_ISR_TSCNT_OFLW_I_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \^ic_reg_tsr_i_reg[0]_0\(11),
      I1 => IC_REG_TSR_I_D(12),
      I2 => IC_REG_TSR_I_D(6),
      I3 => IC_REG_TSR_I_D(9),
      I4 => IC_REG_ISR_TSCNT_OFLW_I_i_6_n_0,
      O => IC_REG_ISR_TSCNT_OFLW_I_i_3_n_0
    );
IC_REG_ISR_TSCNT_OFLW_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => IC_REG_ISR_TSCNT_OFLW_I_i_7_n_0,
      I1 => IC_REG_TSR_I_D(0),
      I2 => \^ic_reg_tsr_i_reg[0]_0\(2),
      I3 => IC_REG_TSR_I_D(5),
      I4 => \^ic_reg_tsr_i_reg[0]_0\(1),
      I5 => IC_REG_ISR_TSCNT_OFLW_I_i_8_n_0,
      O => IC_REG_ISR_TSCNT_OFLW_I_i_4_n_0
    );
IC_REG_ISR_TSCNT_OFLW_I_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => IC_REG_TSR_I_D(4),
      I1 => \^ic_reg_tsr_i_reg[0]_0\(5),
      I2 => p_11_in(29),
      I3 => IC_REG_TSR_I_D(8),
      I4 => \^ic_reg_tsr_i_reg[0]_0\(6),
      I5 => IC_REG_TSR_I_D(1),
      O => IC_REG_ISR_TSCNT_OFLW_I_i_5_n_0
    );
IC_REG_ISR_TSCNT_OFLW_I_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => IC_REG_TSR_I_D(15),
      I1 => \^ic_reg_srr_cen_i_reg_0\,
      I2 => IC_REG_TSR_I_D(10),
      I3 => \^ic_reg_tsr_i_reg[0]_0\(0),
      O => IC_REG_ISR_TSCNT_OFLW_I_i_6_n_0
    );
IC_REG_ISR_TSCNT_OFLW_I_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => IC_REG_TSR_I_D(14),
      I1 => \^ic_reg_tsr_i_reg[0]_0\(13),
      I2 => IC_REG_TSR_I_D(11),
      I3 => IC_REG_TSR_I_D(3),
      O => IC_REG_ISR_TSCNT_OFLW_I_i_7_n_0
    );
IC_REG_ISR_TSCNT_OFLW_I_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \^ic_reg_tsr_i_reg[0]_0\(4),
      I1 => IC_REG_TSR_I_D(2),
      I2 => \^ic_reg_tsr_i_reg[0]_0\(10),
      I3 => IC_REG_TSR_I_D(13),
      I4 => IC_REG_ISR_TSCNT_OFLW_I_i_9_n_0,
      O => IC_REG_ISR_TSCNT_OFLW_I_i_8_n_0
    );
IC_REG_ISR_TSCNT_OFLW_I_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => p_11_in(19),
      I1 => \^ic_reg_tsr_i_reg[0]_0\(9),
      I2 => IC_REG_TSR_I_D(7),
      I3 => \^ic_reg_tsr_i_reg[0]_0\(7),
      O => IC_REG_ISR_TSCNT_OFLW_I_i_9_n_0
    );
IC_REG_ISR_TSCNT_OFLW_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_TSCNT_OFLW_I_reg_1,
      Q => \^ic_reg_isr_tscnt_oflw_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_TXCRS_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_TXCRS_I_reg_1,
      Q => \^ic_reg_isr_txcrs_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_TXEWM_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_TXEWM_I_reg_1,
      Q => \^ic_reg_isr_txewm_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_TXOK_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d6_reg_0\,
      Q => IC_REG_ISR_TXOK_FS3,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_TXOK_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_TXOK_I_reg_1,
      Q => \^ic_reg_isr_txok_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_TXTRS_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_TXTRS_I_reg_1,
      Q => \^ic_reg_isr_txtrs_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_ISR_WKUP_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_ISR_WKUP_I_reg_1,
      Q => \^ic_reg_isr_wkup_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_MSR_ABR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => \^p_3_in\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_MSR_BRSD_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => IC_REG_MSR_BRSD_I_reg_0,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_MSR_DAR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => \^ic_reg_msr_dar_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_MSR_DPEE_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => IC_REG_MSR_DPEE_I_reg_0,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_MSR_LBACK_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => \^ic_reg_msr_lback_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_MSR_SBR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BSOFF_2S_CDC_TO_n_1,
      Q => \^p_3_in\(2),
      R => '0'
    );
IC_REG_MSR_SLEEP_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => SLEEP_2S_CDC_TO_n_1,
      Q => \^p_3_in\(0),
      R => '0'
    );
IC_REG_MSR_SLEEP_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_3_in\(0),
      I1 => \^ic_reg_msr_lback_i_reg_0\,
      O => IC_REG_MSR_SLEEP0
    );
IC_REG_MSR_SLEEP_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_MSR_SLEEP0,
      Q => IC_REG_MSR_SLEEP_reg_0,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_MSR_SNOOP_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => \^p_3_in\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_SJW_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(22),
      Q => \IC_REG_N_BTR_SJW_I_reg[0]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_SJW_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(21),
      Q => \IC_REG_N_BTR_SJW_I_reg[0]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_SJW_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(20),
      Q => \IC_REG_N_BTR_SJW_I_reg[0]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_SJW_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(19),
      Q => \IC_REG_N_BTR_SJW_I_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_SJW_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(18),
      Q => \IC_REG_N_BTR_SJW_I_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_SJW_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(17),
      Q => \IC_REG_N_BTR_SJW_I_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_SJW_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(16),
      Q => \IC_REG_N_BTR_SJW_I_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS1_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(7),
      Q => \IC_REG_N_BTR_TS1_I_reg[0]_0\(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS1_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(6),
      Q => \IC_REG_N_BTR_TS1_I_reg[0]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS1_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(5),
      Q => \IC_REG_N_BTR_TS1_I_reg[0]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS1_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(4),
      Q => \IC_REG_N_BTR_TS1_I_reg[0]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS1_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(3),
      Q => \IC_REG_N_BTR_TS1_I_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS1_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(2),
      Q => \IC_REG_N_BTR_TS1_I_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS1_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(1),
      Q => \IC_REG_N_BTR_TS1_I_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS1_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(0),
      Q => \IC_REG_N_BTR_TS1_I_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS2_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(14),
      Q => \^ic_reg_n_btr_ts2_i_reg[0]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS2_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(13),
      Q => \^ic_reg_n_btr_ts2_i_reg[0]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS2_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(12),
      Q => \^ic_reg_n_btr_ts2_i_reg[0]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS2_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(11),
      Q => \^ic_reg_n_btr_ts2_i_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS2_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(10),
      Q => \^ic_reg_n_btr_ts2_i_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS2_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(9),
      Q => \^ic_reg_n_btr_ts2_i_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_N_BTR_TS2_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_N_BTR_TS1_I_reg[0]_1\(0),
      D => s_axi_wdata(8),
      Q => \^ic_reg_n_btr_ts2_i_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SBR_I_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_3_in\(3),
      I1 => \^p_3_in\(2),
      O => IC_REG_SBR_I0
    );
IC_REG_SBR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SBR_I0,
      Q => IC_REG_SBR_I_reg_0,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SRR_CEN_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SRR_CEN_I_reg_1,
      Q => \^ic_reg_srr_cen_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SRR_SRST_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SRR_SRST_I_reg_1,
      Q => \^ic_reg_srr_srst_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_BBSY_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SR_BBSY_I0,
      Q => IC_REG_SR_BBSY_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_BIDLE_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SR_BIDLE_I0,
      Q => IC_REG_SR_BIDLE_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_BSFR_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_0\,
      Q => \^p_14_in\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_ERRWRN_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SR_ERRWRN_I0,
      Q => IC_REG_SR_ERRWRN_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_ESTAT_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_2_out(0),
      Q => \IC_REG_SR_ESTAT_I_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_ESTAT_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_2_out(1),
      Q => IC_REG_SR_ESTAT_I(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_LBACK_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SR_LBACK_I0,
      Q => IC_REG_SR_LBACK_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_NORMAL_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SR_NORMAL_I0,
      Q => IC_REG_SR_NORMAL_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_PEE_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg\,
      Q => \^p_14_in\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_RSTST_I_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SR_RSTST_FS2,
      Q => IC_REG_SR_RSTST_I,
      S => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_SLEEP_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_11\,
      Q => \^ic_reg_sr_sleep_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_SLEEP_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SR_SLEEP_I0,
      Q => IC_REG_SR_SLEEP_I,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_REG_SR_SNOOP_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ic_reg_msr_lback_i_reg_0\,
      I1 => \^p_3_in\(1),
      I2 => \^p_3_in\(0),
      O => IC_REG_SR_SNOOP_I0
    );
IC_REG_SR_SNOOP_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SR_SNOOP_I0,
      Q => \^ic_reg_sr_snoop_i_reg_0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_TDCV_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IC_REG_SR_TDCV_I0,
      D => ic_reg_sr_tdcv_cdc_tig(0),
      Q => \IC_REG_SR_TDCV_I_reg[6]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_TDCV_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IC_REG_SR_TDCV_I0,
      D => ic_reg_sr_tdcv_cdc_tig(1),
      Q => \IC_REG_SR_TDCV_I_reg[6]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_TDCV_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IC_REG_SR_TDCV_I0,
      D => ic_reg_sr_tdcv_cdc_tig(2),
      Q => \IC_REG_SR_TDCV_I_reg[6]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_TDCV_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IC_REG_SR_TDCV_I0,
      D => ic_reg_sr_tdcv_cdc_tig(3),
      Q => \IC_REG_SR_TDCV_I_reg[6]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_TDCV_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IC_REG_SR_TDCV_I0,
      D => ic_reg_sr_tdcv_cdc_tig(4),
      Q => \IC_REG_SR_TDCV_I_reg[6]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_TDCV_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IC_REG_SR_TDCV_I0,
      D => ic_reg_sr_tdcv_cdc_tig(5),
      Q => \IC_REG_SR_TDCV_I_reg[6]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_SR_TDCV_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IC_REG_SR_TDCV_I0,
      D => ic_reg_sr_tdcv_cdc_tig(6),
      Q => \IC_REG_SR_TDCV_I_reg[6]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(13),
      Q => IC_REG_TSR_I_D(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(4),
      Q => IC_REG_TSR_I_D(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(3),
      Q => IC_REG_TSR_I_D(11),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_11_in(19),
      Q => IC_REG_TSR_I_D(12),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(2),
      Q => IC_REG_TSR_I_D(13),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(1),
      Q => IC_REG_TSR_I_D(14),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(0),
      Q => IC_REG_TSR_I_D(15),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(12),
      Q => IC_REG_TSR_I_D(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_11_in(29),
      Q => IC_REG_TSR_I_D(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(11),
      Q => IC_REG_TSR_I_D(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(10),
      Q => IC_REG_TSR_I_D(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(9),
      Q => IC_REG_TSR_I_D(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(8),
      Q => IC_REG_TSR_I_D(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(7),
      Q => IC_REG_TSR_I_D(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(6),
      Q => IC_REG_TSR_I_D(8),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_D_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ic_reg_tsr_i_reg[0]_0\(5),
      Q => IC_REG_TSR_I_D(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\IC_REG_TSR_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(0),
      Q => \^ic_reg_tsr_i_reg[0]_0\(13),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(10),
      Q => \^ic_reg_tsr_i_reg[0]_0\(4),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(11),
      Q => \^ic_reg_tsr_i_reg[0]_0\(3),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(12),
      Q => p_11_in(19),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(13),
      Q => \^ic_reg_tsr_i_reg[0]_0\(2),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(14),
      Q => \^ic_reg_tsr_i_reg[0]_0\(1),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(15),
      Q => \^ic_reg_tsr_i_reg[0]_0\(0),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(1),
      Q => \^ic_reg_tsr_i_reg[0]_0\(12),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(2),
      Q => p_11_in(29),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(3),
      Q => \^ic_reg_tsr_i_reg[0]_0\(11),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(4),
      Q => \^ic_reg_tsr_i_reg[0]_0\(10),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(5),
      Q => \^ic_reg_tsr_i_reg[0]_0\(9),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(6),
      Q => \^ic_reg_tsr_i_reg[0]_0\(8),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(7),
      Q => \^ic_reg_tsr_i_reg[0]_0\(7),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(8),
      Q => \^ic_reg_tsr_i_reg[0]_0\(6),
      R => SR(0)
    );
\IC_REG_TSR_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \IC_REG_TSR_I_reg[15]_0\(0),
      D => time_stamp_cnt_cdc_tig(9),
      Q => \^ic_reg_tsr_i_reg[0]_0\(5),
      R => SR(0)
    );
IC_SYNC_ECR_ACK_I_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ECRWEN_2S_CDC_TO_n_1,
      Q => \^ic_sync_ecr_ack_i_reg_0\,
      R => '0'
    );
IC_SYNC_ECR_WEN_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_5\,
      Q => \^ic_sync_ecr_wen_fs3\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_SYNC_TSR_WEN_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_4\,
      Q => IC_SYNC_TSR_WEN_FS3,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
IC_TIMESTAMP_RST_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_TIMESTAMP_RST_reg_1,
      Q => IC_TIMESTAMP_RST_reg_0,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
LBACK_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_23\
     port map (
      IC_REG_SR_LBACK_I0 => IC_REG_SR_LBACK_I0,
      IC_REG_SR_LBACK_I_reg => IC_REG_SR_RSTST_FS2,
      IC_SYNC_SR_LBACK => IC_SYNC_SR_LBACK,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => IC_REG_SR_LBACK_FS2,
      s_axi_aclk => s_axi_aclk
    );
MSGLST_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_24\
     port map (
      IC_SYNC_ISR_MSGLST => IC_SYNC_ISR_MSGLST,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \^single_bit.s_level_out_d4_reg_13\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
MSGLST_F1_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_25\
     port map (
      IC_SYNC_ISR_MSGLST_F1 => IC_SYNC_ISR_MSGLST_F1,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \^single_bit.s_level_out_d4_reg_14\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
MSGLST_TXE_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_26\
     port map (
      IC_SYNC_ISR_MSGLST_TXE => IC_SYNC_ISR_MSGLST_TXE,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \^single_bit.s_level_out_d4_reg_15\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
PEE_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_27\
     port map (
      IC_SYNC_SR_PEE => IC_SYNC_SR_PEE,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \^single_bit.s_level_out_d4_reg\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
\RD_DATA_RET[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^ic_reg_ietrs_i_reg[0]_0\(31),
      I2 => IC_REG_AFR(0),
      I3 => \RD_DATA_RET_reg[0]\,
      I4 => \RD_DATA_RET_reg[0]_0\,
      I5 => IC_REG_TCR_I(1),
      O => \IC_REG_IECRS_I_reg[0]_0\
    );
\RD_DATA_RET[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDD0DDD00000DDD"
    )
        port map (
      I0 => \^q\(19),
      I1 => \RD_DATA_RET_reg[12]\,
      I2 => p_11_in(19),
      I3 => \RD_DATA_RET_reg[12]_0\,
      I4 => IC_REG_AFR(12),
      I5 => \RD_DATA_RET_reg[12]_1\,
      O => \IC_REG_IECRS_I_reg[12]_0\
    );
\RD_DATA_RET[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200F2FF2200F200"
    )
        port map (
      I0 => \^q\(14),
      I1 => \RD_DATA_RET[17]_i_4\,
      I2 => IC_REG_AFR(17),
      I3 => \RD_DATA_RET[17]_i_4_0\,
      I4 => \RD_DATA_RET[17]_i_4_1\,
      I5 => \^ic_reg_n_btr_ts2_i_reg[0]_0\(6),
      O => \IC_REG_IECRS_I_reg[17]_0\
    );
\RD_DATA_RET[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^ic_reg_ietrs_i_reg[0]_0\(13),
      I2 => IC_REG_AFR(18),
      I3 => \RD_DATA_RET_reg[0]\,
      I4 => \RD_DATA_RET_reg[0]_0\,
      I5 => IC_REG_TCR_I(0),
      O => \IC_REG_IECRS_I_reg[18]_0\
    );
\RD_DATA_RET[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ic_ipic_counter_i\(1),
      I1 => \^ic_ipic_counter_i\(0),
      O => \IC_IPIC_COUNTER_I_reg[1]_0\
    );
\RD_DATA_RET[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \^ic_reg_isr_bsoff_i_reg_0\,
      I1 => \^ic_reg_esr_f_fmer_i\,
      I2 => \p_10_in__0\,
      I3 => \RD_DATA_RET_reg[0]\,
      I4 => \RD_DATA_RET_reg[0]_0\,
      I5 => \^p_14_in\(0),
      O => IC_REG_ISR_BSOFF_I_reg_1
    );
\RD_DATA_RET[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \^ic_reg_isr_error_i_reg_0\,
      I1 => \^ic_reg_esr_f_crcer_i\,
      I2 => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[23]\,
      I3 => \RD_DATA_RET_reg[0]\,
      I4 => \RD_DATA_RET_reg[0]_0\,
      I5 => IC_REG_SR_ESTAT_I(1),
      O => IC_REG_ISR_ERROR_I_reg_1
    );
\RD_DATA_RET[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \^ic_reg_isr_rxok_i_reg_0\,
      I1 => \^ic_reg_esr_acker_i\,
      I2 => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[27]\,
      I3 => \RD_DATA_RET_reg[0]\,
      I4 => \RD_DATA_RET_reg[0]_0\,
      I5 => IC_REG_SR_BIDLE_I,
      O => IC_REG_ISR_RXOK_I_reg_1
    );
\RD_DATA_RET[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => p_16_in,
      I1 => IC_REG_SR_NORMAL_I,
      I2 => \^ic_reg_esr_berr_i\,
      I3 => \RD_DATA_RET_reg[0]_0\,
      I4 => \RD_DATA_RET_reg[0]\,
      I5 => \^ic_reg_isr_bsfrd_i_reg_0\,
      O => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[28]_0\
    );
\RD_DATA_RET[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => p_17_in,
      I1 => IC_REG_SR_SLEEP_I,
      I2 => \^ic_reg_esr_ster_i\,
      I3 => \RD_DATA_RET_reg[0]_0\,
      I4 => \RD_DATA_RET_reg[0]\,
      I5 => \^ic_reg_isr_pee_i_reg_0\,
      O => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[29]_0\
    );
\RD_DATA_RET[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DD0DDD0DDD0D"
    )
        port map (
      I0 => \^q\(29),
      I1 => \RD_DATA_RET_reg[12]\,
      I2 => \^ic_reg_ietrs_i_reg[0]_0\(29),
      I3 => \RD_DATA_RET[2]_i_3\,
      I4 => p_11_in(29),
      I5 => \RD_DATA_RET_reg[12]_0\,
      O => \IC_REG_IECRS_I_reg[2]_0\
    );
RXOK_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_28\
     port map (
      IC_SYNC_ISR_RXOK => IC_SYNC_ISR_RXOK,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \^single_bit.s_level_out_d4_reg_12\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(31),
      Q => IC_REG_AFR(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(21),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(18),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(20),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(17),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(19),
      Q => IC_REG_AFR(12),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(18),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(16),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(17),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(15),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(16),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(14),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(15),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(13),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(14),
      Q => IC_REG_AFR(17),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(13),
      Q => IC_REG_AFR(18),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(12),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(12),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(30),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(27),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(11),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(11),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(10),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(9),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(8),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(8),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(7),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(6),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(5),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(4),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(3),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(2),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(29),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(26),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(1),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(0),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(28),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(25),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(27),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(24),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(26),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(23),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(25),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(22),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(24),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(21),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(23),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(20),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_AFR.IC_REG_AFR_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0),
      D => s_axi_wdata(22),
      Q => \^rx_fifo_afr.ic_reg_afr_i_reg[1]_0\(19),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(31),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(13),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(17),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(11),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(16),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(15),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(14),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(8),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(13),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(12),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(30),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(12),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(11),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(10),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(9),
      Q => \p_10_in__0\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(8),
      Q => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[23]\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(6),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(5),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(4),
      Q => \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[27]\,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(3),
      Q => p_16_in,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(2),
      Q => p_17_in,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(1),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\RX_FIFO_IERBUF.IC_REG_IER_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0),
      D => s_axi_wdata(0),
      Q => \^rx_fifo_ierbuf.ic_reg_ier_i_reg[0]_0\(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
SLEEP_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_29\
     port map (
      E_RST_I_reg => SLEEP_2S_CDC_TO_n_1,
      IC_REG_MSR_SLEEP_I077_out => IC_REG_MSR_SLEEP_I077_out,
      IC_REG_MSR_SLEEP_I_reg => \^p_3_in\(0),
      IC_REG_SR_NORMAL_I0 => IC_REG_SR_NORMAL_I0,
      IC_REG_SR_NORMAL_I_reg => IC_REG_SR_LBACK_FS2,
      IC_REG_SR_NORMAL_I_reg_0 => IC_REG_SR_RSTST_FS2,
      IC_REG_SR_SLEEP_FS3 => \^ic_reg_sr_sleep_fs3\,
      IC_REG_SR_SLEEP_I0 => IC_REG_SR_SLEEP_I0,
      IC_SYNC_SR_SLEEP => IC_SYNC_SR_SLEEP,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_11\,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(0)
    );
STER_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_30\
     port map (
      IC_SYNC_ESR_STER => IC_SYNC_ESR_STER,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      \out\ => \^single_bit.s_level_out_d4_reg_8\,
      s_axi_aclk => s_axi_aclk
    );
TDCVWEN_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_31\
     port map (
      E(0) => IC_REG_SR_TDCV_I0,
      \IC_REG_SR_TDCV_I_reg[0]\ => \^ic_reg_srr_cen_i_reg_0\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      TDCV_CNT_REG_WEN => TDCV_CNT_REG_WEN,
      TDCV_CNT_REG_WEN_FS3 => TDCV_CNT_REG_WEN_FS3,
      \out\ => TDCV_CNT_REG_WEN_FS2,
      s_axi_aclk => s_axi_aclk
    );
TDCV_CNT_REG_WEN_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => TDCV_CNT_REG_WEN_FS2,
      Q => TDCV_CNT_REG_WEN_FS3,
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\TRR_i[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(0),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[0]\
    );
\TRR_i[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(10),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \TRR_i[10]_i_2_n_0\
    );
\TRR_i[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(11),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[11]\
    );
\TRR_i[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(12),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \TRR_i[12]_i_2_n_0\
    );
\TRR_i[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(13),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[13]\
    );
\TRR_i[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(14),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \TRR_i[14]_i_2_n_0\
    );
\TRR_i[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(15),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[15]\
    );
\TRR_i[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(16),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[16]\
    );
\TRR_i[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(17),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[17]\
    );
\TRR_i[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(18),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \TRR_i[18]_i_2_n_0\
    );
\TRR_i[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(19),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \TRR_i[19]_i_2_n_0\
    );
\TRR_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(1),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \TRR_i[1]_i_2_n_0\
    );
\TRR_i[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(20),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[20]\
    );
\TRR_i[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(21),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[21]\
    );
\TRR_i[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(22),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[22]\
    );
\TRR_i[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(23),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \TRR_i[23]_i_2_n_0\
    );
\TRR_i[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(24),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[24]\
    );
\TRR_i[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(25),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \TRR_i[25]_i_2_n_0\
    );
\TRR_i[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(26),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \TRR_i[26]_i_2_n_0\
    );
\TRR_i[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(27),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[27]\
    );
\TRR_i[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(28),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \TRR_i[28]_i_2_n_0\
    );
\TRR_i[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(29),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \TRR_i[29]_i_2_n_0\
    );
\TRR_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(2),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[2]\
    );
\TRR_i[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(30),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \TRR_i[30]_i_2_n_0\
    );
\TRR_i[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ic_reg_sr_snoop_i_reg_0\,
      I1 => \SINGLE_BIT.s_level_out_d6_reg_1\,
      O => \^ic_reg_sr_snoop_i_reg_1\
    );
\TRR_i[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(31),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \TRR_i[31]_i_3_n_0\
    );
\TRR_i[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(3),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[3]\
    );
\TRR_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(4),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[4]\
    );
\TRR_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(5),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[5]\
    );
\TRR_i[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(6),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[6]\
    );
\TRR_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(7),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[7]\
    );
\TRR_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(8),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \TRR_i[8]_i_2_n_0\
    );
\TRR_i[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202000"
    )
        port map (
      I0 => exclude_winning_or_locked_req(9),
      I1 => MSG_ON_CAN_BUS_AXI,
      I2 => \exclude_winning_or_locked_req_reg[0]_0\,
      I3 => CANCEL_BUFFER_OL2TL_D1,
      I4 => \^ic_reg_srr_cen_i_reg_0\,
      I5 => \^ic_reg_msr_dar_i_reg_0\,
      O => \exclude_winning_or_locked_req_reg[9]\
    );
TSRWEN_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_32\
     port map (
      IC_SYNC_TSR_WEN => IC_SYNC_TSR_WEN,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \^single_bit.s_level_out_d4_reg_4\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
TXOK_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7_33\
     port map (
      IC_SYNC_ISR_TXOK => IC_SYNC_ISR_TXOK,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \^single_bit.s_level_out_d6_reg_0\,
      \SINGLE_BIT.s_level_out_d6_reg_1\ => \SINGLE_BIT.s_level_out_d6_reg_1\,
      s_axi_aclk => s_axi_aclk
    );
\exclude_winning_or_locked_req[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF01FF"
    )
        port map (
      I0 => \^ic_reg_msr_dar_i_reg_0\,
      I1 => \^ic_reg_srr_cen_i_reg_0\,
      I2 => CANCEL_BUFFER_OL2TL_D1,
      I3 => \exclude_winning_or_locked_req_reg[0]_0\,
      I4 => MSG_ON_CAN_BUS_AXI,
      O => IC_REG_MSR_DAR_I_reg_1
    );
\ic_reg_sr_tdcv_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\(0),
      Q => ic_reg_sr_tdcv_cdc_tig(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_reg_sr_tdcv_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\(1),
      Q => ic_reg_sr_tdcv_cdc_tig(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_reg_sr_tdcv_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\(2),
      Q => ic_reg_sr_tdcv_cdc_tig(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_reg_sr_tdcv_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\(3),
      Q => ic_reg_sr_tdcv_cdc_tig(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_reg_sr_tdcv_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\(4),
      Q => ic_reg_sr_tdcv_cdc_tig(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_reg_sr_tdcv_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\(5),
      Q => ic_reg_sr_tdcv_cdc_tig(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_reg_sr_tdcv_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\(6),
      Q => ic_reg_sr_tdcv_cdc_tig(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(15),
      Q => ic_sync_ecr_cdc_tig(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(5),
      Q => ic_sync_ecr_cdc_tig(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(4),
      Q => ic_sync_ecr_cdc_tig(11),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(3),
      Q => ic_sync_ecr_cdc_tig(12),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(2),
      Q => ic_sync_ecr_cdc_tig(13),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(1),
      Q => ic_sync_ecr_cdc_tig(14),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(0),
      Q => ic_sync_ecr_cdc_tig(15),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(14),
      Q => ic_sync_ecr_cdc_tig(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(13),
      Q => ic_sync_ecr_cdc_tig(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(12),
      Q => ic_sync_ecr_cdc_tig(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(11),
      Q => ic_sync_ecr_cdc_tig(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(10),
      Q => ic_sync_ecr_cdc_tig(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(9),
      Q => ic_sync_ecr_cdc_tig(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(8),
      Q => ic_sync_ecr_cdc_tig(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(7),
      Q => ic_sync_ecr_cdc_tig(8),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ic_sync_ecr_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ic_sync_ecr_cdc_tig_reg[0]_0\(6),
      Q => ic_sync_ecr_cdc_tig(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\ol_txreg/TRR_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220003032200"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \^ic_reg_sr_snoop_i_reg_1\,
      I2 => \TRR_i[10]_i_2_n_0\,
      I3 => TRR_REG_WRITE_PULSE0,
      I4 => IC_REG_TRR_I(2),
      I5 => \TRR_i_reg[10]\,
      O => s_axi_wdata_10_sn_1
    );
\ol_txreg/TRR_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220003032200"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \^ic_reg_sr_snoop_i_reg_1\,
      I2 => \TRR_i[12]_i_2_n_0\,
      I3 => TRR_REG_WRITE_PULSE0,
      I4 => IC_REG_TRR_I(3),
      I5 => \TRR_i_reg[12]\,
      O => s_axi_wdata_12_sn_1
    );
\ol_txreg/TRR_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220003032200"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \^ic_reg_sr_snoop_i_reg_1\,
      I2 => \TRR_i[14]_i_2_n_0\,
      I3 => TRR_REG_WRITE_PULSE0,
      I4 => IC_REG_TRR_I(4),
      I5 => \TRR_i_reg[14]\,
      O => s_axi_wdata_14_sn_1
    );
\ol_txreg/TRR_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220003032200"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \^ic_reg_sr_snoop_i_reg_1\,
      I2 => \TRR_i[18]_i_2_n_0\,
      I3 => TRR_REG_WRITE_PULSE0,
      I4 => IC_REG_TRR_I(5),
      I5 => \TRR_i_reg[18]\,
      O => s_axi_wdata_18_sn_1
    );
\ol_txreg/TRR_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220003032200"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \^ic_reg_sr_snoop_i_reg_1\,
      I2 => \TRR_i[19]_i_2_n_0\,
      I3 => TRR_REG_WRITE_PULSE0,
      I4 => IC_REG_TRR_I(6),
      I5 => \TRR_i_reg[19]\,
      O => s_axi_wdata_19_sn_1
    );
\ol_txreg/TRR_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220003032200"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^ic_reg_sr_snoop_i_reg_1\,
      I2 => \TRR_i[1]_i_2_n_0\,
      I3 => TRR_REG_WRITE_PULSE0,
      I4 => IC_REG_TRR_I(0),
      I5 => \TRR_i_reg[1]\,
      O => s_axi_wdata_1_sn_1
    );
\ol_txreg/TRR_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220003032200"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \^ic_reg_sr_snoop_i_reg_1\,
      I2 => \TRR_i[23]_i_2_n_0\,
      I3 => TRR_REG_WRITE_PULSE0,
      I4 => IC_REG_TRR_I(7),
      I5 => \TRR_i_reg[23]\,
      O => s_axi_wdata_23_sn_1
    );
\ol_txreg/TRR_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220003032200"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \^ic_reg_sr_snoop_i_reg_1\,
      I2 => \TRR_i[25]_i_2_n_0\,
      I3 => TRR_REG_WRITE_PULSE0,
      I4 => IC_REG_TRR_I(8),
      I5 => \TRR_i_reg[25]\,
      O => s_axi_wdata_25_sn_1
    );
\ol_txreg/TRR_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220003032200"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \^ic_reg_sr_snoop_i_reg_1\,
      I2 => \TRR_i[26]_i_2_n_0\,
      I3 => TRR_REG_WRITE_PULSE0,
      I4 => IC_REG_TRR_I(9),
      I5 => \TRR_i_reg[26]\,
      O => s_axi_wdata_26_sn_1
    );
\ol_txreg/TRR_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220003032200"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \^ic_reg_sr_snoop_i_reg_1\,
      I2 => \TRR_i[28]_i_2_n_0\,
      I3 => TRR_REG_WRITE_PULSE0,
      I4 => IC_REG_TRR_I(10),
      I5 => \TRR_i_reg[28]\,
      O => s_axi_wdata_28_sn_1
    );
\ol_txreg/TRR_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220003032200"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \^ic_reg_sr_snoop_i_reg_1\,
      I2 => \TRR_i[29]_i_2_n_0\,
      I3 => TRR_REG_WRITE_PULSE0,
      I4 => IC_REG_TRR_I(11),
      I5 => \TRR_i_reg[29]\,
      O => s_axi_wdata_29_sn_1
    );
\ol_txreg/TRR_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220003032200"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \^ic_reg_sr_snoop_i_reg_1\,
      I2 => \TRR_i[30]_i_2_n_0\,
      I3 => TRR_REG_WRITE_PULSE0,
      I4 => IC_REG_TRR_I(12),
      I5 => \TRR_i_reg[30]\,
      O => s_axi_wdata_30_sn_1
    );
\ol_txreg/TRR_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220003032200"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \^ic_reg_sr_snoop_i_reg_1\,
      I2 => \TRR_i[31]_i_3_n_0\,
      I3 => TRR_REG_WRITE_PULSE0,
      I4 => IC_REG_TRR_I(13),
      I5 => \TRR_i_reg[31]\,
      O => s_axi_wdata_31_sn_1
    );
\ol_txreg/TRR_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220003032200"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \^ic_reg_sr_snoop_i_reg_1\,
      I2 => \TRR_i[8]_i_2_n_0\,
      I3 => TRR_REG_WRITE_PULSE0,
      I4 => IC_REG_TRR_I(1),
      I5 => \TRR_i_reg[8]\,
      O => s_axi_wdata_8_sn_1
    );
\time_stamp_cnt_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(15),
      Q => time_stamp_cnt_cdc_tig(0),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(5),
      Q => time_stamp_cnt_cdc_tig(10),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(4),
      Q => time_stamp_cnt_cdc_tig(11),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(3),
      Q => time_stamp_cnt_cdc_tig(12),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(2),
      Q => time_stamp_cnt_cdc_tig(13),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(1),
      Q => time_stamp_cnt_cdc_tig(14),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(0),
      Q => time_stamp_cnt_cdc_tig(15),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(14),
      Q => time_stamp_cnt_cdc_tig(1),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(13),
      Q => time_stamp_cnt_cdc_tig(2),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(12),
      Q => time_stamp_cnt_cdc_tig(3),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(11),
      Q => time_stamp_cnt_cdc_tig(4),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(10),
      Q => time_stamp_cnt_cdc_tig(5),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(9),
      Q => time_stamp_cnt_cdc_tig(6),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(8),
      Q => time_stamp_cnt_cdc_tig(7),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(7),
      Q => time_stamp_cnt_cdc_tig(8),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
\time_stamp_cnt_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \time_stamp_cnt_cdc_tig_reg[0]_0\(6),
      Q => time_stamp_cnt_cdc_tig(9),
      R => \SINGLE_BIT.s_level_out_d6_reg_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_glue is
  port (
    dest_arst : out STD_LOGIC;
    \arststages_ff_reg[1]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_1\ : out STD_LOGIC;
    E_RST_I_reg_0 : out STD_LOGIC;
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    BSP_IN_IFSPACE_OL : out STD_LOGIC;
    ID_MATCH_EN_FS_D1 : out STD_LOGIC;
    can_phy_rx_0 : out STD_LOGIC;
    \arststages_ff_reg[1]_0\ : out STD_LOGIC;
    addr_location_incr_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arststages_ff_reg[1]_1\ : out STD_LOGIC;
    addr_location_incr_count_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arststages_ff_reg[1]_2\ : out STD_LOGIC;
    sync_tl_rst_n_d2_reg_0 : out STD_LOGIC;
    \arststages_ff_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_NTQ_I : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    E_RST_I_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ID_MATCH_EN_FS_D1_reg_0 : out STD_LOGIC;
    ID_MATCH_EN_OL : out STD_LOGIC;
    E_RST_I_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E_RST_I_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    MSG_ON_CAN_BUS_AXI_reg : out STD_LOGIC;
    src_arst : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    BSP_IN_IFSPACE : in STD_LOGIC;
    BSP_IN_EOF : in STD_LOGIC;
    ID_MATCH_EN : in STD_LOGIC;
    MSG_ON_CAN_BUS : in STD_LOGIC;
    IC_REG_SRR_SRST : in STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    G_RST_SRST_CEN_I0 : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    can_phy_rx : in STD_LOGIC;
    RXE_FDF_I : in STD_LOGIC;
    RXE_RXMSG_INVAL_F1 : in STD_LOGIC;
    TS_RX_WEN_F1 : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F1 : in STD_LOGIC;
    RXE_RXMSG_INVAL_F0 : in STD_LOGIC;
    TS_RX_WEN : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_COUNTER_I17_carry_i_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXF_FULL_AXI : in STD_LOGIC;
    RXMNF_SET : in STD_LOGIC;
    RXF_FULL_AXI_1 : in STD_LOGIC;
    RXF_FULL_AXI_2 : in STD_LOGIC;
    IC_REG_SRR_CEN_I : in STD_LOGIC;
    MSG_ON_CAN_BUS_AXI : in STD_LOGIC;
    MSG_ON_CAN_BUS_OL_D1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_glue;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_glue is
  signal BSP_IN_IFSPACE_D1 : STD_LOGIC;
  signal BSP_IN_IFSPACE_SYNCED : STD_LOGIC;
  signal \^e_rst_i_reg_0\ : STD_LOGIC;
  signal E_RST_REG : STD_LOGIC;
  signal G_RST_SRST_CEN : STD_LOGIC;
  signal G_RST_SRST_CEN_I : STD_LOGIC;
  signal \^id_match_en_fs_d1\ : STD_LOGIC;
  signal \^single_bit.s_level_out_d4_reg_0\ : STD_LOGIC;
  signal \^arststages_ff_reg[1]\ : STD_LOGIC;
  signal \^dest_arst\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal src_arst0_n_0 : STD_LOGIC;
  signal sync_tl_rst_n_d1 : STD_LOGIC;
  signal sync_tl_rst_n_d2 : STD_LOGIC;
  signal \^syncstages_ff_reg[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CAN_PHY_RX_I_NEG_FLOP_X2_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \FILL_LEVEL[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \FILL_LEVEL[5]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \FILL_LEVEL[5]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \IC_REG_ECR_I[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of RXE_ESI_I_i_3 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of RXF_FULL_AT_MSG_BOUNDARY_i_2 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \RXF_FULL_AT_MSG_BOUNDARY_i_2__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \addr_location_incr_count[0]_i_4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \locked_id_loc_sig_fs2_d1[0]_i_1\ : label is "soft_lutpair103";
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_cdc_async_rst_inst_1 : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_async_rst_inst_1 : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_async_rst_inst_1 : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of xpm_cdc_async_rst_inst_1 : label is "1'b0";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of xpm_cdc_async_rst_inst_1 : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_async_rst_inst_1 : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_async_rst_inst_1 : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_async_rst_inst_1 : label is "TRUE";
  attribute DEF_VAL of xpm_cdc_async_rst_inst_2 : label is "1'b1";
  attribute DEST_SYNC_FF of xpm_cdc_async_rst_inst_2 : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_async_rst_inst_2 : label is 0;
  attribute INV_DEF_VAL of xpm_cdc_async_rst_inst_2 : label is "1'b0";
  attribute RST_ACTIVE_HIGH of xpm_cdc_async_rst_inst_2 : label is 0;
  attribute VERSION of xpm_cdc_async_rst_inst_2 : label is 0;
  attribute XPM_CDC of xpm_cdc_async_rst_inst_2 : label is "ASYNC_RST";
  attribute XPM_MODULE of xpm_cdc_async_rst_inst_2 : label is "TRUE";
begin
  E_RST_I_reg_0 <= \^e_rst_i_reg_0\;
  ID_MATCH_EN_FS_D1 <= \^id_match_en_fs_d1\;
  \SINGLE_BIT.s_level_out_d4_reg_0\ <= \^single_bit.s_level_out_d4_reg_0\;
  \arststages_ff_reg[1]\ <= \^arststages_ff_reg[1]\;
  dest_arst <= \^dest_arst\;
  \out\ <= \^out\;
  \syncstages_ff_reg[3]\ <= \^syncstages_ff_reg[3]\;
BSP_IN_EOF_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4\
     port map (
      BSP_IN_EOF => BSP_IN_EOF,
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ => \^e_rst_i_reg_0\,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \SINGLE_BIT.s_level_out_d4_reg\,
      s_axi_aclk => s_axi_aclk
    );
BSP_IN_IFSPACE_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_0\
     port map (
      BSP_IN_IFSPACE => BSP_IN_IFSPACE,
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ => \^e_rst_i_reg_0\,
      \out\ => BSP_IN_IFSPACE_SYNCED,
      s_axi_aclk => s_axi_aclk
    );
BSP_IN_IFSPACE_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BSP_IN_IFSPACE_SYNCED,
      Q => BSP_IN_IFSPACE_D1,
      R => \^e_rst_i_reg_0\
    );
BSP_IN_IFSPACE_D2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BSP_IN_IFSPACE_D1,
      Q => BSP_IN_IFSPACE_OL,
      R => \^e_rst_i_reg_0\
    );
BTL_COUNTER_I17_carry_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^arststages_ff_reg[1]\,
      I1 => CO(0),
      O => S(0)
    );
BTL_COUNTER_I17_carry_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^arststages_ff_reg[1]\,
      I1 => BTL_COUNTER_I17_carry_i_6(1),
      O => BTL_NTQ_I(1)
    );
BTL_COUNTER_I17_carry_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^arststages_ff_reg[1]\,
      I1 => BTL_COUNTER_I17_carry_i_6(0),
      O => BTL_NTQ_I(0)
    );
BTL_COUNTER_I17_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^arststages_ff_reg[1]\,
      I1 => O(0),
      O => BTL_NTQ_I(2)
    );
CANCEL_CONFIRMED_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_1\
     port map (
      CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL => CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ => \^e_rst_i_reg_0\,
      \out\ => \^out\,
      s_axi_aclk => s_axi_aclk
    );
CAN_PHY_RX_I_NEG_FLOP_X2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => can_phy_rx,
      I1 => \^arststages_ff_reg[1]\,
      O => can_phy_rx_0
    );
E_RST_I_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => E_RST_REG,
      Q => \^e_rst_i_reg_0\,
      S => \^syncstages_ff_reg[3]\
    );
E_RST_REG_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dest_rst,
      O => \^syncstages_ff_reg[3]\
    );
E_RST_REG_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IC_REG_SRR_SRST,
      Q => E_RST_REG,
      S => \^syncstages_ff_reg[3]\
    );
\FILL_LEVEL[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^e_rst_i_reg_0\,
      I1 => RXF_FULL_AXI,
      O => E_RST_I_reg_1(0)
    );
\FILL_LEVEL[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^e_rst_i_reg_0\,
      I1 => RXF_FULL_AXI_1,
      O => E_RST_I_reg_2(0)
    );
\FILL_LEVEL[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^e_rst_i_reg_0\,
      I1 => RXF_FULL_AXI_2,
      O => E_RST_I_reg_3(0)
    );
G_RST_SRST_CEN_I_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => G_RST_SRST_CEN_I0,
      Q => G_RST_SRST_CEN_I,
      S => \^syncstages_ff_reg[3]\
    );
G_RST_SRST_CEN_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => G_RST_SRST_CEN_I,
      Q => G_RST_SRST_CEN,
      S => \^syncstages_ff_reg[3]\
    );
\IC_REG_ECR_I[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^e_rst_i_reg_0\,
      I1 => IC_REG_SRR_CEN_I,
      O => SR(0)
    );
ID_MATCH_EN_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_2\
     port map (
      ID_MATCH_EN => ID_MATCH_EN,
      ID_MATCH_EN_FS_D1 => \^id_match_en_fs_d1\,
      ID_MATCH_EN_FS_D1_reg => ID_MATCH_EN_FS_D1_reg_0,
      ID_MATCH_EN_OL => ID_MATCH_EN_OL,
      RXMNF_SET => RXMNF_SET,
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ => \^e_rst_i_reg_0\,
      \out\ => \^single_bit.s_level_out_d4_reg_0\,
      s_axi_aclk => s_axi_aclk
    );
ID_MATCH_EN_FS_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^single_bit.s_level_out_d4_reg_0\,
      Q => \^id_match_en_fs_d1\,
      R => \^e_rst_i_reg_0\
    );
MSG_ON_CAN_BUS_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_3\
     port map (
      MSG_ON_CAN_BUS => MSG_ON_CAN_BUS,
      MSG_ON_CAN_BUS_AXI => MSG_ON_CAN_BUS_AXI,
      MSG_ON_CAN_BUS_AXI_reg => MSG_ON_CAN_BUS_AXI_reg,
      MSG_ON_CAN_BUS_OL_D1 => MSG_ON_CAN_BUS_OL_D1,
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ => \^e_rst_i_reg_0\,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \SINGLE_BIT.s_level_out_d4_reg_1\,
      \out\ => \^out\,
      s_axi_aclk => s_axi_aclk
    );
RXE_ESI_I_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^arststages_ff_reg[1]\,
      I1 => RXE_FDF_I,
      O => \arststages_ff_reg[1]_0\
    );
RXF_FULL_AT_MSG_BOUNDARY_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \^dest_arst\,
      I1 => sync_tl_rst_n_d1,
      I2 => sync_tl_rst_n_d2,
      I3 => RXE_RXMSG_INVAL_F1,
      O => \arststages_ff_reg[1]_1\
    );
\RXF_FULL_AT_MSG_BOUNDARY_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \^dest_arst\,
      I1 => sync_tl_rst_n_d1,
      I2 => sync_tl_rst_n_d2,
      I3 => RXE_RXMSG_INVAL_F0,
      O => \arststages_ff_reg[1]_2\
    );
\addr_location_incr_count[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => sync_tl_rst_n_d2,
      I1 => sync_tl_rst_n_d1,
      I2 => \^dest_arst\,
      O => sync_tl_rst_n_d2_reg_0
    );
\addr_location_incr_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF5D"
    )
        port map (
      I0 => \^dest_arst\,
      I1 => sync_tl_rst_n_d1,
      I2 => sync_tl_rst_n_d2,
      I3 => RXE_RXMSG_INVAL_F1,
      I4 => TS_RX_WEN_F1,
      I5 => RXE_MSGVAL_EARLY_F1,
      O => addr_location_incr_count(0)
    );
\addr_location_incr_count[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF5D"
    )
        port map (
      I0 => \^dest_arst\,
      I1 => sync_tl_rst_n_d1,
      I2 => sync_tl_rst_n_d2,
      I3 => RXE_RXMSG_INVAL_F0,
      I4 => TS_RX_WEN,
      I5 => RXE_MSGVAL_EARLY_F0,
      O => addr_location_incr_count_0(0)
    );
\locked_id_loc_sig_fs2_d1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dest_arst\,
      O => \arststages_ff_reg[1]_3\(0)
    );
src_arst0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => G_RST_SRST_CEN,
      O => src_arst0_n_0
    );
sync_tl_rst_n_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => '1',
      Q => sync_tl_rst_n_d1,
      R => SYNC_RST_TL
    );
sync_tl_rst_n_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => sync_tl_rst_n_d1,
      Q => sync_tl_rst_n_d2,
      R => SYNC_RST_TL
    );
xpm_cdc_async_rst_inst_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1\
     port map (
      dest_arst => \^dest_arst\,
      dest_clk => can_clk,
      src_arst => src_arst
    );
xpm_cdc_async_rst_inst_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
     port map (
      dest_arst => \^arststages_ff_reg[1]\,
      dest_clk => can_clk,
      src_arst => src_arst0_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl is
  port (
    RXF_FULL_AXI : out STD_LOGIC;
    RXWM_SET : out STD_LOGIC;
    RXF_FULL_I_reg_0 : out STD_LOGIC;
    \addr_location_incr_count_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    RXF_FULL_AT_MSG_BOUNDARY_reg_0 : out STD_LOGIC;
    \addr_location_incr_count_reg[0]_0\ : out STD_LOGIC;
    \RD_INDEX_reg[1]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_index_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_id_loc_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_id_loc_reg[0]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    RXF_FULL_I_reg_1 : out STD_LOGIC;
    \IC_REG_WMR_I2_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \FILL_LEVEL_reg[5]_0\ : out STD_LOGIC;
    \RXE_DATA_STORED_AT_DLC_reg[0]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    can_clk : in STD_LOGIC;
    addr_location_incr_count : in STD_LOGIC_VECTOR ( 0 to 0 );
    TS_RX_WEN : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F0 : in STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY_reg_1 : in STD_LOGIC;
    RXE_RXFIFO_WEN_FD2 : in STD_LOGIC;
    RXE_RXFIFO_WEN_FD1 : in STD_LOGIC;
    \wr_index_i_reg[1]_0\ : in STD_LOGIC;
    RXE_RXMSG_VAL_F0 : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    RXE_RXFIFO_WEN : in STD_LOGIC;
    \FILL_LEVEL_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \RD_INDEX_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl is
  signal \FILL_LEVEL[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_3_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_4_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_5_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_6_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[5]_i_2_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_2_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_4_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_5_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_6_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_7_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_8_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \^ic_reg_wmr_i2_reg[0]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_INDEX[0]_i_4_n_0\ : STD_LOGIC;
  signal \RD_INDEX[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \RD_INDEX[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \RD_INDEX[6]_i_1_n_0\ : STD_LOGIC;
  signal \^rd_index_reg[1]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal RXE_DATA_STORED_AT_DLC0 : STD_LOGIC;
  signal \RXF_FULL_AT_MSG_BOUNDARY_i_1__0_n_0\ : STD_LOGIC;
  signal \^rxf_full_at_msg_boundary_reg_0\ : STD_LOGIC;
  signal \^rxf_full_axi\ : STD_LOGIC;
  signal RXF_FULL_AXI0 : STD_LOGIC;
  signal \RXF_FULL_AXI_i_2__0_n_0\ : STD_LOGIC;
  signal \RXF_FULL_AXI_i_3__0_n_0\ : STD_LOGIC;
  signal RXF_FULL_AXI_i_4_n_0 : STD_LOGIC;
  signal RXF_FULL_I0 : STD_LOGIC;
  signal \RXF_FULL_I1__8\ : STD_LOGIC;
  signal \RXF_FULL_I_i_3__0_n_0\ : STD_LOGIC;
  signal \RXF_FULL_I_i_4__0_n_0\ : STD_LOGIC;
  signal \^rxf_full_i_reg_0\ : STD_LOGIC;
  signal RXWM_SET0_carry_i_1_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_i_2_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_i_3_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_i_4_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_i_5_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_i_6_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_i_7_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_n_1 : STD_LOGIC;
  signal RXWM_SET0_carry_n_2 : STD_LOGIC;
  signal RXWM_SET0_carry_n_3 : STD_LOGIC;
  signal RX_ADDR_M_CC : STD_LOGIC_VECTOR ( 3 to 3 );
  signal addr_location_incr_count0 : STD_LOGIC;
  signal \addr_location_incr_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \^addr_location_incr_count_reg[0]_0\ : STD_LOGIC;
  signal \^addr_location_incr_count_reg[1]_0\ : STD_LOGIC;
  signal \addr_location_incr_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \addr_location_incr_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \addr_location_incr_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_46_n_3\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_47_n_0\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_47_n_1\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_47_n_2\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_47_n_3\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_48_n_0\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_48_n_1\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_48_n_2\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_48_n_3\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_65_n_0\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_66_n_0\ : STD_LOGIC;
  signal \gen_fifo_rx0.u_rxxpm_1_i_67_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__8_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in38_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in11_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in15_in : STD_LOGIC;
  signal p_1_in17_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in25_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal rd_index_gray_reg : STD_LOGIC_VECTOR ( 0 to 6 );
  signal rd_index_gray_reg0 : STD_LOGIC;
  signal rd_index_gray_reg01_out : STD_LOGIC;
  signal rd_index_gray_reg03_out : STD_LOGIC;
  signal rd_index_gray_reg05_out : STD_LOGIC;
  signal rd_index_gray_reg07_out : STD_LOGIC;
  signal rd_index_gray_reg09_out : STD_LOGIC;
  signal rd_index_gray_synced_fs2 : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal wr_index_binary_synced_fs3 : STD_LOGIC_VECTOR ( 2 to 6 );
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal wr_index_gray_2msb_xor_axi : STD_LOGIC;
  signal wr_index_gray_reg : STD_LOGIC_VECTOR ( 1 to 6 );
  signal wr_index_gray_reg0 : STD_LOGIC;
  signal wr_index_gray_reg012_out : STD_LOGIC;
  signal wr_index_gray_reg014_out : STD_LOGIC;
  signal wr_index_gray_reg016_out : STD_LOGIC;
  signal wr_index_gray_reg018_out : STD_LOGIC;
  signal wr_index_gray_reg020_out : STD_LOGIC;
  signal \wr_index_gray_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal wr_index_gray_synced_fs3 : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal wr_index_i_reg : STD_LOGIC_VECTOR ( 0 to 5 );
  signal \^wr_index_i_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wr_index_id_loc[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_index_id_loc[0]_i_3_n_0\ : STD_LOGIC;
  signal \wr_index_id_loc[0]_i_4_n_0\ : STD_LOGIC;
  signal wr_index_id_loc_reg : STD_LOGIC_VECTOR ( 0 to 8 );
  signal \^wr_index_id_loc_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FILL_LEVEL_reg[6]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FILL_LEVEL_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_RXWM_SET0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_fifo_rx0.u_rxxpm_1_i_46_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_fifo_rx0.u_rxxpm_1_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_fifo_rx0.u_rxxpm_1_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RD_INDEX[0]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \RD_INDEX[2]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \RD_INDEX[3]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \RD_INDEX[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \RXF_FULL_AT_MSG_BOUNDARY_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \RXF_FULL_AXI_i_3__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of RXF_FULL_AXI_i_4 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \addr_location_incr_count[1]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \addr_location_incr_count[2]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \addr_location_incr_count[3]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \addr_location_incr_count[4]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \addr_location_incr_count[4]_i_4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[2]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[3]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[4]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[5]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[1]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[3]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[4]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[1]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[4]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[5]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \wr_index_i[0]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \wr_index_i[3]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \wr_index_i[4]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \wr_index_i[5]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \wr_index_id_loc[0]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \wr_index_id_loc[1]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \wr_index_id_loc[2]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \wr_index_id_loc[3]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \wr_index_id_loc[5]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \wr_index_id_loc[6]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \wr_index_id_loc[7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \wr_index_id_loc[8]_i_1\ : label is "soft_lutpair49";
begin
  \IC_REG_WMR_I2_reg[0]_0\(5 downto 0) <= \^ic_reg_wmr_i2_reg[0]_0\(5 downto 0);
  Q(6 downto 0) <= \^q\(6 downto 0);
  \RD_INDEX_reg[1]_0\(5 downto 0) <= \^rd_index_reg[1]_0\(5 downto 0);
  RXF_FULL_AT_MSG_BOUNDARY_reg_0 <= \^rxf_full_at_msg_boundary_reg_0\;
  RXF_FULL_AXI <= \^rxf_full_axi\;
  RXF_FULL_I_reg_0 <= \^rxf_full_i_reg_0\;
  \addr_location_incr_count_reg[0]_0\ <= \^addr_location_incr_count_reg[0]_0\;
  \addr_location_incr_count_reg[1]_0\ <= \^addr_location_incr_count_reg[1]_0\;
  \wr_index_i_reg[6]_0\(0) <= \^wr_index_i_reg[6]_0\(0);
  \wr_index_id_loc_reg[9]_0\(0) <= \^wr_index_id_loc_reg[9]_0\(0);
\FILL_LEVEL[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \FILL_LEVEL_reg[3]_i_2_n_7\,
      I1 => \FILL_LEVEL[6]_i_2_n_0\,
      I2 => \^rd_index_reg[1]_0\(0),
      I3 => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      O => \FILL_LEVEL[0]_i_1__0_n_0\
    );
\FILL_LEVEL[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_reg[3]_i_2_n_6\,
      I1 => \FILL_LEVEL[6]_i_2_n_0\,
      I2 => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_6\,
      O => \FILL_LEVEL[1]_i_1__0_n_0\
    );
\FILL_LEVEL[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_reg[3]_i_2_n_5\,
      I1 => \FILL_LEVEL[6]_i_2_n_0\,
      I2 => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_5\,
      O => \FILL_LEVEL[2]_i_1__0_n_0\
    );
\FILL_LEVEL[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_reg[3]_i_2_n_4\,
      I1 => \FILL_LEVEL[6]_i_2_n_0\,
      I2 => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_4\,
      O => \FILL_LEVEL[3]_i_1__0_n_0\
    );
\FILL_LEVEL[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \^rd_index_reg[1]_0\(3),
      O => \FILL_LEVEL[3]_i_3_n_0\
    );
\FILL_LEVEL[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I1 => \^rd_index_reg[1]_0\(2),
      O => \FILL_LEVEL[3]_i_4_n_0\
    );
\FILL_LEVEL[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      I1 => \^rd_index_reg[1]_0\(1),
      O => \FILL_LEVEL[3]_i_5_n_0\
    );
\FILL_LEVEL[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      I1 => \^rd_index_reg[1]_0\(0),
      O => \FILL_LEVEL[3]_i_6_n_0\
    );
\FILL_LEVEL[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_reg[6]_i_3_n_7\,
      I1 => \FILL_LEVEL[6]_i_2_n_0\,
      I2 => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7\,
      O => \FILL_LEVEL[4]_i_1__0_n_0\
    );
\FILL_LEVEL[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_reg[6]_i_3_n_6\,
      I1 => \FILL_LEVEL[6]_i_2_n_0\,
      I2 => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6\,
      O => \FILL_LEVEL[5]_i_2_n_0\
    );
\FILL_LEVEL[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5\,
      I1 => \FILL_LEVEL[6]_i_2_n_0\,
      I2 => \FILL_LEVEL_reg[6]_i_3_n_1\,
      I3 => \^rxf_full_axi\,
      O => \FILL_LEVEL[6]_i_1_n_0\
    );
\FILL_LEVEL[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A088A8A"
    )
        port map (
      I0 => \FILL_LEVEL[6]_i_4_n_0\,
      I1 => \^rd_index_reg[1]_0\(5),
      I2 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      I3 => \^rd_index_reg[1]_0\(4),
      I4 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      O => \FILL_LEVEL[6]_i_2_n_0\
    );
\FILL_LEVEL[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB0B0000"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I2 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I3 => \^rd_index_reg[1]_0\(2),
      I4 => \FILL_LEVEL[6]_i_7_n_0\,
      I5 => \FILL_LEVEL[6]_i_8_n_0\,
      O => \FILL_LEVEL[6]_i_4_n_0\
    );
\FILL_LEVEL[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      I1 => \^rd_index_reg[1]_0\(5),
      O => \FILL_LEVEL[6]_i_5_n_0\
    );
\FILL_LEVEL[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      I1 => \^rd_index_reg[1]_0\(4),
      O => \FILL_LEVEL[6]_i_6_n_0\
    );
\FILL_LEVEL[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F400F0FFFF44F4"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      I1 => \^rd_index_reg[1]_0\(0),
      I2 => \^rd_index_reg[1]_0\(2),
      I3 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I4 => \^rd_index_reg[1]_0\(1),
      I5 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      O => \FILL_LEVEL[6]_i_7_n_0\
    );
\FILL_LEVEL[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \^rd_index_reg[1]_0\(3),
      I2 => \^rd_index_reg[1]_0\(4),
      I3 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      I4 => \^rd_index_reg[1]_0\(5),
      I5 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      O => \FILL_LEVEL[6]_i_8_n_0\
    );
\FILL_LEVEL_CMB0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_0\,
      CO(2) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_1\,
      CO(1) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_2\,
      CO(0) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      DI(2) => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      DI(1) => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      DI(0) => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      O(3) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_4\,
      O(2) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_5\,
      O(1) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_6\,
      O(0) => \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_1__9_n_0\,
      S(2) => \i__carry_i_2__8_n_0\,
      S(1) => \i__carry_i_3__9_n_0\,
      S(0) => \i__carry_i_4__8_n_0\
    );
\FILL_LEVEL_CMB0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_0\,
      CO(3 downto 2) => \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_2\,
      CO(0) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      DI(0) => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      O(3) => \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_O_UNCONNECTED\(3),
      O(2) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5\,
      O(1) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6\,
      O(0) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i__carry__0_i_1__4_n_0\,
      S(0) => \i__carry__0_i_2__3_n_0\
    );
\FILL_LEVEL_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => \FILL_LEVEL_reg[5]_1\(0)
    );
\FILL_LEVEL_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \FILL_LEVEL_reg[5]_1\(0)
    );
\FILL_LEVEL_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \FILL_LEVEL_reg[5]_1\(0)
    );
\FILL_LEVEL_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \FILL_LEVEL_reg[5]_1\(0)
    );
\FILL_LEVEL_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FILL_LEVEL_reg[3]_i_2_n_0\,
      CO(2) => \FILL_LEVEL_reg[3]_i_2_n_1\,
      CO(1) => \FILL_LEVEL_reg[3]_i_2_n_2\,
      CO(0) => \FILL_LEVEL_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      DI(2) => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      DI(1) => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      DI(0) => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      O(3) => \FILL_LEVEL_reg[3]_i_2_n_4\,
      O(2) => \FILL_LEVEL_reg[3]_i_2_n_5\,
      O(1) => \FILL_LEVEL_reg[3]_i_2_n_6\,
      O(0) => \FILL_LEVEL_reg[3]_i_2_n_7\,
      S(3) => \FILL_LEVEL[3]_i_3_n_0\,
      S(2) => \FILL_LEVEL[3]_i_4_n_0\,
      S(1) => \FILL_LEVEL[3]_i_5_n_0\,
      S(0) => \FILL_LEVEL[3]_i_6_n_0\
    );
\FILL_LEVEL_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \FILL_LEVEL_reg[5]_1\(0)
    );
\FILL_LEVEL_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[5]_i_2_n_0\,
      Q => \^q\(5),
      R => \FILL_LEVEL_reg[5]_1\(0)
    );
\FILL_LEVEL_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\FILL_LEVEL_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \FILL_LEVEL_reg[3]_i_2_n_0\,
      CO(3) => \NLW_FILL_LEVEL_reg[6]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \FILL_LEVEL_reg[6]_i_3_n_1\,
      CO(1) => \NLW_FILL_LEVEL_reg[6]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \FILL_LEVEL_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      DI(0) => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      O(3 downto 2) => \NLW_FILL_LEVEL_reg[6]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \FILL_LEVEL_reg[6]_i_3_n_6\,
      O(0) => \FILL_LEVEL_reg[6]_i_3_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \FILL_LEVEL[6]_i_5_n_0\,
      S(0) => \FILL_LEVEL[6]_i_6_n_0\
    );
\IC_REG_WMR_I2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(3),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(2),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(1),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(0),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_0_in,
      I1 => \^rd_index_reg[1]_0\(5),
      I2 => \RD_INDEX[0]_i_4_n_0\,
      O => \p_0_in__0\(6)
    );
\RD_INDEX[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      I2 => \^q\(1),
      I3 => \RD_INDEX[0]_i_5__0_n_0\,
      O => \FILL_LEVEL_reg[5]_0\
    );
\RD_INDEX[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => \^rd_index_reg[1]_0\(0),
      I2 => \^rd_index_reg[1]_0\(1),
      I3 => \^rd_index_reg[1]_0\(2),
      I4 => \^rd_index_reg[1]_0\(3),
      O => \RD_INDEX[0]_i_4_n_0\
    );
\RD_INDEX[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(4),
      O => \RD_INDEX[0]_i_5__0_n_0\
    );
\RD_INDEX[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(5),
      I1 => \^rd_index_reg[1]_0\(3),
      I2 => \^rd_index_reg[1]_0\(2),
      I3 => \^rd_index_reg[1]_0\(1),
      I4 => \^rd_index_reg[1]_0\(0),
      I5 => \^rd_index_reg[1]_0\(4),
      O => \p_0_in__0\(5)
    );
\RD_INDEX[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => \^rd_index_reg[1]_0\(0),
      I2 => \^rd_index_reg[1]_0\(1),
      I3 => \^rd_index_reg[1]_0\(2),
      I4 => \^rd_index_reg[1]_0\(3),
      O => \RD_INDEX[2]_i_1__0_n_0\
    );
\RD_INDEX[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => \^rd_index_reg[1]_0\(2),
      I2 => \^rd_index_reg[1]_0\(1),
      I3 => \^rd_index_reg[1]_0\(0),
      O => \p_0_in__0\(3)
    );
\RD_INDEX[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(2),
      I1 => \^rd_index_reg[1]_0\(0),
      I2 => \^rd_index_reg[1]_0\(1),
      O => \p_0_in__0\(2)
    );
\RD_INDEX[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(0),
      O => \RD_INDEX[6]_i_1_n_0\
    );
\RD_INDEX_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[6]_0\(0),
      D => \p_0_in__0\(6),
      Q => p_0_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[6]_0\(0),
      D => \p_0_in__0\(5),
      Q => \^rd_index_reg[1]_0\(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[6]_0\(0),
      D => \RD_INDEX[2]_i_1__0_n_0\,
      Q => \^rd_index_reg[1]_0\(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[6]_0\(0),
      D => \p_0_in__0\(3),
      Q => \^rd_index_reg[1]_0\(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[6]_0\(0),
      D => \p_0_in__0\(2),
      Q => \^rd_index_reg[1]_0\(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[6]_0\(0),
      D => rd_index_gray_reg0,
      Q => \^rd_index_reg[1]_0\(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[6]_0\(0),
      D => \RD_INDEX[6]_i_1_n_0\,
      Q => \^rd_index_reg[1]_0\(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
RD_PTR_2C_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2\
     port map (
      D(6) => rd_index_gray_synced_fs2(0),
      D(5) => rd_index_gray_synced_fs2(1),
      D(4) => rd_index_gray_synced_fs2(2),
      D(3) => rd_index_gray_synced_fs2(3),
      D(2) => rd_index_gray_synced_fs2(4),
      D(1) => rd_index_gray_synced_fs2(5),
      D(0) => rd_index_gray_synced_fs2(6),
      Q(6) => rd_index_gray_reg(0),
      Q(5) => rd_index_gray_reg(1),
      Q(4) => rd_index_gray_reg(2),
      Q(3) => rd_index_gray_reg(3),
      Q(2) => rd_index_gray_reg(4),
      Q(1) => rd_index_gray_reg(5),
      Q(0) => rd_index_gray_reg(6),
      SR(0) => SR(0),
      can_clk => can_clk
    );
\RXE_DATA_STORED_AT_DLC[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \addr_location_incr_count_reg_n_0_[2]\,
      I1 => \addr_location_incr_count_reg_n_0_[3]\,
      I2 => \^addr_location_incr_count_reg[0]_0\,
      I3 => \^addr_location_incr_count_reg[1]_0\,
      I4 => \addr_location_incr_count_reg_n_0_[4]\,
      I5 => RXE_RXFIFO_WEN,
      O => RXE_DATA_STORED_AT_DLC0
    );
\RXE_DATA_STORED_AT_DLC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(10),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(10),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(0),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(0),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(9),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(9),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(8),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(8),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(7),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(7),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(6),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(6),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(5),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(5),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(4),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(4),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(3),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(3),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(2),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(2),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(1),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(1),
      R => SR(0)
    );
RXE_MSGVAL_EARLY_F0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rxf_full_i_reg_0\,
      I1 => \^rxf_full_at_msg_boundary_reg_0\,
      O => RXF_FULL_I_reg_1
    );
\RXF_FULL_AT_MSG_BOUNDARY_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AEAA"
    )
        port map (
      I0 => \^rxf_full_at_msg_boundary_reg_0\,
      I1 => \^rxf_full_i_reg_0\,
      I2 => RXE_RXFIFO_WEN_FD2,
      I3 => RXE_RXFIFO_WEN_FD1,
      I4 => RXF_FULL_AT_MSG_BOUNDARY_reg_1,
      O => \RXF_FULL_AT_MSG_BOUNDARY_i_1__0_n_0\
    );
RXF_FULL_AT_MSG_BOUNDARY_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \RXF_FULL_AT_MSG_BOUNDARY_i_1__0_n_0\,
      Q => \^rxf_full_at_msg_boundary_reg_0\,
      R => '0'
    );
\RXF_FULL_AXI_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000690000"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => \^rd_index_reg[1]_0\(3),
      I2 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I3 => \RXF_FULL_AXI_i_2__0_n_0\,
      I4 => \RXF_FULL_AXI_i_3__0_n_0\,
      I5 => RXF_FULL_AXI_i_4_n_0,
      O => RXF_FULL_AXI0
    );
\RXF_FULL_AXI_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9696FF96FFFF96"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(5),
      I1 => \^rd_index_reg[1]_0\(4),
      I2 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I3 => \^rd_index_reg[1]_0\(1),
      I4 => \^rd_index_reg[1]_0\(0),
      I5 => \wr_index_gray_synced_fs3_d1_reg_n_0_[6]\,
      O => \RXF_FULL_AXI_i_2__0_n_0\
    );
\RXF_FULL_AXI_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09606009"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => p_1_in25_in,
      I2 => \^rd_index_reg[1]_0\(2),
      I3 => \^rd_index_reg[1]_0\(1),
      I4 => p_2_in,
      O => \RXF_FULL_AXI_i_3__0_n_0\
    );
RXF_FULL_AXI_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DBBD"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => p_0_in32_in,
      I3 => \^rd_index_reg[1]_0\(5),
      O => RXF_FULL_AXI_i_4_n_0
    );
RXF_FULL_AXI_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RXF_FULL_AXI0,
      Q => \^rxf_full_axi\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RXF_FULL_I_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4824214200000000"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => wr_index_i_reg(0),
      I2 => \wr_index_gray_reg[1]_i_2__0_n_0\,
      I3 => wr_index_i_reg(1),
      I4 => p_0_in38_in,
      I5 => \RXF_FULL_I1__8\,
      O => RXF_FULL_I0
    );
\RXF_FULL_I_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060900060000090"
    )
        port map (
      I0 => \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\,
      I1 => p_1_in13_in,
      I2 => \RXF_FULL_I_i_3__0_n_0\,
      I3 => p_1_in17_in,
      I4 => p_1_in15_in,
      I5 => \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\,
      O => \RXF_FULL_I1__8\
    );
\RXF_FULL_I_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222882888882282"
    )
        port map (
      I0 => \RXF_FULL_I_i_4__0_n_0\,
      I1 => wr_index_i_reg(3),
      I2 => wr_index_i_reg(5),
      I3 => \wr_index_i_reg[1]_0\,
      I4 => wr_index_i_reg(4),
      I5 => \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\,
      O => \RXF_FULL_I_i_3__0_n_0\
    );
\RXF_FULL_I_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006699066600009"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\,
      I2 => RXE_RXMSG_VAL_F0,
      I3 => \^wr_index_i_reg[6]_0\(0),
      I4 => wr_index_i_reg(5),
      I5 => \rd_index_gray_synced_fs2_d1_reg_n_0_[6]\,
      O => \RXF_FULL_I_i_4__0_n_0\
    );
RXF_FULL_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXF_FULL_I0,
      Q => \^rxf_full_i_reg_0\,
      R => SR(0)
    );
RXWM_SET0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => RXWM_SET0_carry_n_0,
      CO(2) => RXWM_SET0_carry_n_1,
      CO(1) => RXWM_SET0_carry_n_2,
      CO(0) => RXWM_SET0_carry_n_3,
      CYINIT => '0',
      DI(3) => \^q\(6),
      DI(2) => RXWM_SET0_carry_i_1_n_0,
      DI(1) => RXWM_SET0_carry_i_2_n_0,
      DI(0) => RXWM_SET0_carry_i_3_n_0,
      O(3 downto 0) => NLW_RXWM_SET0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => RXWM_SET0_carry_i_4_n_0,
      S(2) => RXWM_SET0_carry_i_5_n_0,
      S(1) => RXWM_SET0_carry_i_6_n_0,
      S(0) => RXWM_SET0_carry_i_7_n_0
    );
RXWM_SET0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^ic_reg_wmr_i2_reg[0]_0\(4),
      I2 => \^ic_reg_wmr_i2_reg[0]_0\(5),
      I3 => \^q\(5),
      O => RXWM_SET0_carry_i_1_n_0
    );
RXWM_SET0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^ic_reg_wmr_i2_reg[0]_0\(2),
      I2 => \^ic_reg_wmr_i2_reg[0]_0\(3),
      I3 => \^q\(3),
      O => RXWM_SET0_carry_i_2_n_0
    );
RXWM_SET0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^ic_reg_wmr_i2_reg[0]_0\(0),
      I2 => \^ic_reg_wmr_i2_reg[0]_0\(1),
      I3 => \^q\(1),
      O => RXWM_SET0_carry_i_3_n_0
    );
RXWM_SET0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => RXWM_SET0_carry_i_4_n_0
    );
RXWM_SET0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ic_reg_wmr_i2_reg[0]_0\(4),
      I1 => \^q\(4),
      I2 => \^ic_reg_wmr_i2_reg[0]_0\(5),
      I3 => \^q\(5),
      O => RXWM_SET0_carry_i_5_n_0
    );
RXWM_SET0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ic_reg_wmr_i2_reg[0]_0\(2),
      I1 => \^q\(2),
      I2 => \^ic_reg_wmr_i2_reg[0]_0\(3),
      I3 => \^q\(3),
      O => RXWM_SET0_carry_i_6_n_0
    );
RXWM_SET0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ic_reg_wmr_i2_reg[0]_0\(0),
      I1 => \^q\(0),
      I2 => \^ic_reg_wmr_i2_reg[0]_0\(1),
      I3 => \^q\(1),
      O => RXWM_SET0_carry_i_7_n_0
    );
RXWM_SET_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RXWM_SET0_carry_n_0,
      Q => RXWM_SET,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
WR_PTR_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3\
     port map (
      D(6) => wr_index_gray_synced_fs3(0),
      D(5) => wr_index_gray_synced_fs3(1),
      D(4) => wr_index_gray_synced_fs3(2),
      D(3) => wr_index_gray_synced_fs3(3),
      D(2) => wr_index_gray_synced_fs3(4),
      D(1) => wr_index_gray_synced_fs3(5),
      D(0) => wr_index_gray_synced_fs3(6),
      \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\ => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      Q(5) => wr_index_gray_reg(1),
      Q(4) => wr_index_gray_reg(2),
      Q(3) => wr_index_gray_reg(3),
      Q(2) => wr_index_gray_reg(4),
      Q(1) => wr_index_gray_reg(5),
      Q(0) => wr_index_gray_reg(6),
      s_axi_aclk => s_axi_aclk,
      wr_index_i_reg(0) => wr_index_i_reg(0)
    );
\addr_location_incr_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005154"
    )
        port map (
      I0 => TS_RX_WEN,
      I1 => addr_location_incr_count0,
      I2 => RXE_MSGVAL_EARLY_F0,
      I3 => \^addr_location_incr_count_reg[0]_0\,
      I4 => RXF_FULL_AT_MSG_BOUNDARY_reg_1,
      O => \addr_location_incr_count[0]_i_1_n_0\
    );
\addr_location_incr_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^addr_location_incr_count_reg[0]_0\,
      I1 => \^addr_location_incr_count_reg[1]_0\,
      O => \addr_location_incr_count[1]_i_1__0_n_0\
    );
\addr_location_incr_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^addr_location_incr_count_reg[1]_0\,
      I1 => \^addr_location_incr_count_reg[0]_0\,
      I2 => \addr_location_incr_count_reg_n_0_[2]\,
      O => \addr_location_incr_count[2]_i_1__0_n_0\
    );
\addr_location_incr_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addr_location_incr_count_reg_n_0_[2]\,
      I1 => \^addr_location_incr_count_reg[0]_0\,
      I2 => \^addr_location_incr_count_reg[1]_0\,
      I3 => \addr_location_incr_count_reg_n_0_[3]\,
      O => \addr_location_incr_count[3]_i_1__0_n_0\
    );
\addr_location_incr_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222222A"
    )
        port map (
      I0 => \addr_location_incr_count[4]_i_4_n_0\,
      I1 => \addr_location_incr_count_reg_n_0_[4]\,
      I2 => \^addr_location_incr_count_reg[1]_0\,
      I3 => \^addr_location_incr_count_reg[0]_0\,
      I4 => \addr_location_incr_count_reg_n_0_[3]\,
      I5 => \addr_location_incr_count_reg_n_0_[2]\,
      O => addr_location_incr_count0
    );
\addr_location_incr_count[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addr_location_incr_count_reg_n_0_[3]\,
      I1 => \^addr_location_incr_count_reg[1]_0\,
      I2 => \^addr_location_incr_count_reg[0]_0\,
      I3 => \addr_location_incr_count_reg_n_0_[2]\,
      I4 => \addr_location_incr_count_reg_n_0_[4]\,
      O => \addr_location_incr_count[4]_i_3_n_0\
    );
\addr_location_incr_count[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^rxf_full_i_reg_0\,
      I1 => RXE_RXFIFO_WEN_FD1,
      I2 => RXE_RXFIFO_WEN_FD2,
      I3 => \^rxf_full_at_msg_boundary_reg_0\,
      O => \addr_location_incr_count[4]_i_4_n_0\
    );
\addr_location_incr_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \addr_location_incr_count[0]_i_1_n_0\,
      Q => \^addr_location_incr_count_reg[0]_0\,
      R => '0'
    );
\addr_location_incr_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => addr_location_incr_count0,
      D => \addr_location_incr_count[1]_i_1__0_n_0\,
      Q => \^addr_location_incr_count_reg[1]_0\,
      R => addr_location_incr_count(0)
    );
\addr_location_incr_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => addr_location_incr_count0,
      D => \addr_location_incr_count[2]_i_1__0_n_0\,
      Q => \addr_location_incr_count_reg_n_0_[2]\,
      R => addr_location_incr_count(0)
    );
\addr_location_incr_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => addr_location_incr_count0,
      D => \addr_location_incr_count[3]_i_1__0_n_0\,
      Q => \addr_location_incr_count_reg_n_0_[3]\,
      R => addr_location_incr_count(0)
    );
\addr_location_incr_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => addr_location_incr_count0,
      D => \addr_location_incr_count[4]_i_3_n_0\,
      Q => \addr_location_incr_count_reg_n_0_[4]\,
      R => addr_location_incr_count(0)
    );
\gen_fifo_rx0.u_rxxpm_1_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_fifo_rx0.u_rxxpm_1_i_47_n_0\,
      CO(3 downto 1) => \NLW_gen_fifo_rx0.u_rxxpm_1_i_46_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_fifo_rx0.u_rxxpm_1_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_gen_fifo_rx0.u_rxxpm_1_i_46_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \wr_index_id_loc_reg[0]_0\(8 downto 7),
      S(3 downto 2) => B"00",
      S(1) => wr_index_id_loc_reg(0),
      S(0) => wr_index_id_loc_reg(1)
    );
\gen_fifo_rx0.u_rxxpm_1_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_fifo_rx0.u_rxxpm_1_i_48_n_0\,
      CO(3) => \gen_fifo_rx0.u_rxxpm_1_i_47_n_0\,
      CO(2) => \gen_fifo_rx0.u_rxxpm_1_i_47_n_1\,
      CO(1) => \gen_fifo_rx0.u_rxxpm_1_i_47_n_2\,
      CO(0) => \gen_fifo_rx0.u_rxxpm_1_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \wr_index_id_loc_reg[0]_0\(6 downto 3),
      S(3) => wr_index_id_loc_reg(2),
      S(2) => wr_index_id_loc_reg(3),
      S(1) => wr_index_id_loc_reg(4),
      S(0) => wr_index_id_loc_reg(5)
    );
\gen_fifo_rx0.u_rxxpm_1_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_fifo_rx0.u_rxxpm_1_i_48_n_0\,
      CO(2) => \gen_fifo_rx0.u_rxxpm_1_i_48_n_1\,
      CO(1) => \gen_fifo_rx0.u_rxxpm_1_i_48_n_2\,
      CO(0) => \gen_fifo_rx0.u_rxxpm_1_i_48_n_3\,
      CYINIT => '0',
      DI(3) => wr_index_id_loc_reg(6),
      DI(2) => wr_index_id_loc_reg(7),
      DI(1) => wr_index_id_loc_reg(8),
      DI(0) => \^wr_index_id_loc_reg[9]_0\(0),
      O(3 downto 1) => \wr_index_id_loc_reg[0]_0\(2 downto 0),
      O(0) => \NLW_gen_fifo_rx0.u_rxxpm_1_i_48_O_UNCONNECTED\(0),
      S(3) => \gen_fifo_rx0.u_rxxpm_1_i_65_n_0\,
      S(2) => \gen_fifo_rx0.u_rxxpm_1_i_66_n_0\,
      S(1) => \gen_fifo_rx0.u_rxxpm_1_i_67_n_0\,
      S(0) => RX_ADDR_M_CC(3)
    );
\gen_fifo_rx0.u_rxxpm_1_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(6),
      I1 => \addr_location_incr_count_reg_n_0_[4]\,
      O => \gen_fifo_rx0.u_rxxpm_1_i_65_n_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(7),
      I1 => \addr_location_incr_count_reg_n_0_[3]\,
      O => \gen_fifo_rx0.u_rxxpm_1_i_66_n_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(8),
      I1 => \addr_location_incr_count_reg_n_0_[2]\,
      O => \gen_fifo_rx0.u_rxxpm_1_i_67_n_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wr_index_id_loc_reg[9]_0\(0),
      I1 => \^addr_location_incr_count_reg[1]_0\,
      O => RX_ADDR_M_CC(3)
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      I1 => \^rd_index_reg[1]_0\(5),
      O => \i__carry__0_i_1__4_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      I1 => \^rd_index_reg[1]_0\(4),
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \^rd_index_reg[1]_0\(3),
      O => \i__carry_i_1__9_n_0\
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I1 => \^rd_index_reg[1]_0\(2),
      O => \i__carry_i_2__8_n_0\
    );
\i__carry_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      I1 => \^rd_index_reg[1]_0\(1),
      O => \i__carry_i_3__9_n_0\
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      I1 => \^rd_index_reg[1]_0\(0),
      O => \i__carry_i_4__8_n_0\
    );
\rd_index_gray_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(5),
      I1 => p_0_in,
      O => rd_index_gray_reg09_out
    );
\rd_index_gray_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(5),
      I1 => \^rd_index_reg[1]_0\(4),
      O => rd_index_gray_reg07_out
    );
\rd_index_gray_reg[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => \^rd_index_reg[1]_0\(3),
      O => rd_index_gray_reg05_out
    );
\rd_index_gray_reg[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => \^rd_index_reg[1]_0\(2),
      O => rd_index_gray_reg03_out
    );
\rd_index_gray_reg[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(2),
      I1 => \^rd_index_reg[1]_0\(1),
      O => rd_index_gray_reg01_out
    );
\rd_index_gray_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(1),
      I1 => \^rd_index_reg[1]_0\(0),
      O => rd_index_gray_reg0
    );
\rd_index_gray_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => rd_index_gray_reg(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg09_out,
      Q => rd_index_gray_reg(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg07_out,
      Q => rd_index_gray_reg(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg05_out,
      Q => rd_index_gray_reg(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg03_out,
      Q => rd_index_gray_reg(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg01_out,
      Q => rd_index_gray_reg(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg0,
      Q => rd_index_gray_reg(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_synced_fs2_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(0),
      Q => p_0_in0_in,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(1),
      Q => p_0_in38_in,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(2),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(3),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(4),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(5),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(6),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[6]\,
      R => SR(0)
    );
\wr_index_binary_synced_fs3_d1[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in32_in,
      O => wr_index_gray_2msb_xor_axi
    );
\wr_index_binary_synced_fs3_d1[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I1 => p_0_in32_in,
      I2 => p_1_in,
      O => wr_index_binary_synced_fs3(2)
    );
\wr_index_binary_synced_fs3_d1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I1 => p_1_in,
      I2 => p_0_in32_in,
      I3 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      O => wr_index_binary_synced_fs3(3)
    );
\wr_index_binary_synced_fs3_d1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_1_in25_in,
      I1 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I2 => p_0_in32_in,
      I3 => p_1_in,
      I4 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      O => wr_index_binary_synced_fs3(4)
    );
\wr_index_binary_synced_fs3_d1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_2_in,
      I1 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => p_0_in32_in,
      I4 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I5 => p_1_in25_in,
      O => wr_index_binary_synced_fs3(5)
    );
\wr_index_binary_synced_fs3_d1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[6]\,
      I1 => p_1_in25_in,
      I2 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I3 => wr_index_gray_2msb_xor_axi,
      I4 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I5 => p_2_in,
      O => wr_index_binary_synced_fs3(6)
    );
\wr_index_binary_synced_fs3_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_2msb_xor_axi,
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(2),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(3),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(4),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(5),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(6),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => wr_index_i_reg(0),
      I1 => \wr_index_gray_reg[1]_i_2__0_n_0\,
      I2 => wr_index_i_reg(1),
      O => wr_index_gray_reg020_out
    );
\wr_index_gray_reg[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => wr_index_i_reg(2),
      I1 => wr_index_i_reg(5),
      I2 => RXE_RXMSG_VAL_F0,
      I3 => \^wr_index_i_reg[6]_0\(0),
      I4 => wr_index_i_reg(4),
      I5 => wr_index_i_reg(3),
      O => \wr_index_gray_reg[1]_i_2__0_n_0\
    );
\wr_index_gray_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in15_in,
      I1 => p_1_in17_in,
      O => wr_index_gray_reg018_out
    );
\wr_index_gray_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666666666666666"
    )
        port map (
      I0 => wr_index_i_reg(2),
      I1 => wr_index_i_reg(3),
      I2 => wr_index_i_reg(4),
      I3 => \^wr_index_i_reg[6]_0\(0),
      I4 => RXE_RXMSG_VAL_F0,
      I5 => wr_index_i_reg(5),
      O => wr_index_gray_reg016_out
    );
\wr_index_gray_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55556AAA"
    )
        port map (
      I0 => wr_index_i_reg(3),
      I1 => wr_index_i_reg(5),
      I2 => RXE_RXMSG_VAL_F0,
      I3 => \^wr_index_i_reg[6]_0\(0),
      I4 => wr_index_i_reg(4),
      O => wr_index_gray_reg014_out
    );
\wr_index_gray_reg[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => \^wr_index_i_reg[6]_0\(0),
      I2 => RXE_RXMSG_VAL_F0,
      I3 => wr_index_i_reg(5),
      O => wr_index_gray_reg012_out
    );
\wr_index_gray_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => RXE_RXMSG_VAL_F0,
      I1 => \^wr_index_i_reg[6]_0\(0),
      I2 => wr_index_i_reg(5),
      O => wr_index_gray_reg0
    );
\wr_index_gray_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg020_out,
      Q => wr_index_gray_reg(1),
      R => SR(0)
    );
\wr_index_gray_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg018_out,
      Q => wr_index_gray_reg(2),
      R => SR(0)
    );
\wr_index_gray_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg016_out,
      Q => wr_index_gray_reg(3),
      R => SR(0)
    );
\wr_index_gray_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg014_out,
      Q => wr_index_gray_reg(4),
      R => SR(0)
    );
\wr_index_gray_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg012_out,
      Q => wr_index_gray_reg(5),
      R => SR(0)
    );
\wr_index_gray_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg0,
      Q => wr_index_gray_reg(6),
      R => SR(0)
    );
\wr_index_gray_synced_fs3_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(0),
      Q => p_1_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(1),
      Q => p_0_in32_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(2),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(3),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(4),
      Q => p_1_in25_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(5),
      Q => p_2_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(6),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[6]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_i[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => wr_index_i_reg(1),
      I1 => \wr_index_gray_reg[1]_i_2__0_n_0\,
      I2 => wr_index_i_reg(0),
      O => p_1_in1_in
    );
\wr_index_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => wr_index_i_reg(3),
      I1 => wr_index_i_reg(4),
      I2 => \wr_index_i_reg[1]_0\,
      I3 => wr_index_i_reg(5),
      I4 => wr_index_i_reg(2),
      I5 => wr_index_i_reg(1),
      O => p_1_in17_in
    );
\wr_index_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_index_i_reg(5),
      I1 => RXE_RXMSG_VAL_F0,
      I2 => \^wr_index_i_reg[6]_0\(0),
      I3 => wr_index_i_reg(4),
      I4 => wr_index_i_reg(3),
      I5 => wr_index_i_reg(2),
      O => p_1_in15_in
    );
\wr_index_i[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => \^wr_index_i_reg[6]_0\(0),
      I2 => RXE_RXMSG_VAL_F0,
      I3 => wr_index_i_reg(5),
      I4 => wr_index_i_reg(3),
      O => p_1_in13_in
    );
\wr_index_i[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_index_i_reg(5),
      I1 => RXE_RXMSG_VAL_F0,
      I2 => \^wr_index_i_reg[6]_0\(0),
      I3 => wr_index_i_reg(4),
      O => p_1_in11_in
    );
\wr_index_i[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^wr_index_i_reg[6]_0\(0),
      I1 => RXE_RXMSG_VAL_F0,
      I2 => wr_index_i_reg(5),
      O => p_1_in10_in
    );
\wr_index_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in1_in,
      Q => wr_index_i_reg(0),
      R => SR(0)
    );
\wr_index_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in17_in,
      Q => wr_index_i_reg(1),
      R => SR(0)
    );
\wr_index_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in15_in,
      Q => wr_index_i_reg(2),
      R => SR(0)
    );
\wr_index_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in13_in,
      Q => wr_index_i_reg(3),
      R => SR(0)
    );
\wr_index_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in11_in,
      Q => wr_index_i_reg(4),
      R => SR(0)
    );
\wr_index_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in10_in,
      Q => wr_index_i_reg(5),
      R => SR(0)
    );
\wr_index_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \wr_index_i_reg[6]_1\(0),
      Q => \^wr_index_i_reg[6]_0\(0),
      R => SR(0)
    );
\wr_index_id_loc[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => wr_index_i_reg(5),
      I2 => \^wr_index_i_reg[6]_0\(0),
      I3 => \wr_index_id_loc[0]_i_3_n_0\,
      I4 => dest_arst,
      O => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_index_id_loc_reg(1),
      I1 => \wr_index_id_loc[0]_i_4_n_0\,
      I2 => wr_index_id_loc_reg(3),
      I3 => wr_index_id_loc_reg(2),
      I4 => wr_index_id_loc_reg(0),
      O => \p_0_in__4\(10)
    );
\wr_index_id_loc[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RXE_RXMSG_VAL_F0,
      I1 => wr_index_i_reg(1),
      I2 => wr_index_i_reg(2),
      I3 => wr_index_i_reg(3),
      O => \wr_index_id_loc[0]_i_3_n_0\
    );
\wr_index_id_loc[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888800000000"
    )
        port map (
      I0 => wr_index_id_loc_reg(4),
      I1 => wr_index_id_loc_reg(6),
      I2 => wr_index_id_loc_reg(7),
      I3 => wr_index_id_loc_reg(8),
      I4 => \^wr_index_id_loc_reg[9]_0\(0),
      I5 => wr_index_id_loc_reg(5),
      O => \wr_index_id_loc[0]_i_4_n_0\
    );
\wr_index_id_loc[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_index_id_loc_reg(2),
      I1 => wr_index_id_loc_reg(3),
      I2 => \wr_index_id_loc[0]_i_4_n_0\,
      I3 => wr_index_id_loc_reg(1),
      O => \p_0_in__4\(9)
    );
\wr_index_id_loc[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_index_id_loc[0]_i_4_n_0\,
      I1 => wr_index_id_loc_reg(3),
      I2 => wr_index_id_loc_reg(2),
      O => \p_0_in__4\(8)
    );
\wr_index_id_loc[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_index_id_loc[0]_i_4_n_0\,
      I1 => wr_index_id_loc_reg(3),
      O => \p_0_in__4\(7)
    );
\wr_index_id_loc[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555FFFFEAAA0000"
    )
        port map (
      I0 => wr_index_id_loc_reg(6),
      I1 => wr_index_id_loc_reg(7),
      I2 => wr_index_id_loc_reg(8),
      I3 => \^wr_index_id_loc_reg[9]_0\(0),
      I4 => wr_index_id_loc_reg(5),
      I5 => wr_index_id_loc_reg(4),
      O => \p_0_in__4\(6)
    );
\wr_index_id_loc[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFF80"
    )
        port map (
      I0 => \^wr_index_id_loc_reg[9]_0\(0),
      I1 => wr_index_id_loc_reg(8),
      I2 => wr_index_id_loc_reg(7),
      I3 => wr_index_id_loc_reg(6),
      I4 => wr_index_id_loc_reg(5),
      O => \p_0_in__4\(5)
    );
\wr_index_id_loc[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => wr_index_id_loc_reg(7),
      I1 => wr_index_id_loc_reg(8),
      I2 => \^wr_index_id_loc_reg[9]_0\(0),
      I3 => wr_index_id_loc_reg(6),
      O => \p_0_in__4\(4)
    );
\wr_index_id_loc[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^wr_index_id_loc_reg[9]_0\(0),
      I1 => wr_index_id_loc_reg(8),
      I2 => wr_index_id_loc_reg(7),
      O => \p_0_in__4\(3)
    );
\wr_index_id_loc[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wr_index_id_loc_reg[9]_0\(0),
      I1 => wr_index_id_loc_reg(8),
      O => \p_0_in__4\(2)
    );
\wr_index_id_loc[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^wr_index_id_loc_reg[9]_0\(0),
      O => \p_0_in__4\(1)
    );
\wr_index_id_loc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(10),
      Q => wr_index_id_loc_reg(0),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(9),
      Q => wr_index_id_loc_reg(1),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(8),
      Q => wr_index_id_loc_reg(2),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(7),
      Q => wr_index_id_loc_reg(3),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(6),
      Q => wr_index_id_loc_reg(4),
      S => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(5),
      Q => wr_index_id_loc_reg(5),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(4),
      Q => wr_index_id_loc_reg(6),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(3),
      Q => wr_index_id_loc_reg(7),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(2),
      Q => wr_index_id_loc_reg(8),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
\wr_index_id_loc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F0,
      D => \p_0_in__4\(1),
      Q => \^wr_index_id_loc_reg[9]_0\(0),
      R => \wr_index_id_loc[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl__parameterized0\ is
  port (
    RXF_FULL_AXI_0 : out STD_LOGIC;
    RXWM_SET_F1 : out STD_LOGIC;
    RXF_FULL_I_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    RXF_FULL_AT_MSG_BOUNDARY_reg_0 : out STD_LOGIC;
    \addr_location_incr_count_reg[0]_0\ : out STD_LOGIC;
    \RD_INDEX_reg[1]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_index_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    RX_ADDR_M_CC_F1 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    MATCH_RESULT_TO_BSP0 : out STD_LOGIC;
    RXF_FULL_I_reg_1 : out STD_LOGIC;
    \IC_REG_N_BTR_TS2_I_reg[1]\ : out STD_LOGIC;
    \IC_REG_WMR_I2_reg[1]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \IC_REG_RXFP_I2_reg[0]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    can_clk : in STD_LOGIC;
    addr_location_incr_count_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    TS_RX_WEN_F1 : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F1 : in STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY_reg_1 : in STD_LOGIC;
    RXE_RXFIFO_WEN_FD2 : in STD_LOGIC;
    RXE_RXFIFO_WEN_FD1 : in STD_LOGIC;
    \wr_index_i_reg[1]_0\ : in STD_LOGIC;
    RXE_RXMSG_VAL_F1 : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    RXE_RXFIFO_WEN : in STD_LOGIC;
    \MATCH_RESULT_1_D11__21\ : in STD_LOGIC;
    MATCH_RESULT_FS2_D1 : in STD_LOGIC;
    MATCH_RESULT_TO_BSP_reg : in STD_LOGIC;
    MATCH_RESULT_TO_BSP_reg_0 : in STD_LOGIC;
    \RD_DATA_RET[18]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET[18]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET[18]_i_2_1\ : in STD_LOGIC;
    \RD_DATA_RET[18]_i_2_2\ : in STD_LOGIC;
    \RD_DATA_RET[18]_i_2_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_INDEX_reg[6]_0\ : in STD_LOGIC;
    \RD_INDEX_reg[6]_1\ : in STD_LOGIC;
    \FILL_LEVEL_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \wr_index_i_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl__parameterized0\ : entity is "canfd_v2_0_1_can_rxmsg_fifo_cntl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl__parameterized0\ is
  signal \FILL_LEVEL[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[6]_i_8__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \FILL_LEVEL_CMB0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2__0_n_4\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2__0_n_5\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2__0_n_6\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[3]_i_2__0_n_7\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[6]_i_3__0_n_1\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[6]_i_3__0_n_3\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[6]_i_3__0_n_6\ : STD_LOGIC;
  signal \FILL_LEVEL_reg[6]_i_3__0_n_7\ : STD_LOGIC;
  signal \^ic_reg_wmr_i2_reg[1]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal IC_REG_WMR_I_F1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_INDEX0 : STD_LOGIC;
  signal \RD_INDEX[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \RD_INDEX[0]_i_5_n_0\ : STD_LOGIC;
  signal \RD_INDEX[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \RD_INDEX[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \^rd_index_reg[1]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal RXE_DATA_STORED_AT_DLC0 : STD_LOGIC;
  signal RXF_FULL_AT_MSG_BOUNDARY_i_1_n_0 : STD_LOGIC;
  signal \^rxf_full_at_msg_boundary_reg_0\ : STD_LOGIC;
  signal RXF_FULL_AXI0 : STD_LOGIC;
  signal \^rxf_full_axi_0\ : STD_LOGIC;
  signal \RXF_FULL_AXI_i_2__1_n_0\ : STD_LOGIC;
  signal \RXF_FULL_AXI_i_3__1_n_0\ : STD_LOGIC;
  signal \RXF_FULL_AXI_i_4__0_n_0\ : STD_LOGIC;
  signal RXF_FULL_I0 : STD_LOGIC;
  signal \RXF_FULL_I1__8\ : STD_LOGIC;
  signal \RXF_FULL_I_i_3__1_n_0\ : STD_LOGIC;
  signal \RXF_FULL_I_i_4__1_n_0\ : STD_LOGIC;
  signal \^rxf_full_i_reg_0\ : STD_LOGIC;
  signal \RXWM_SET0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \RXWM_SET0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \RXWM_SET0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \RXWM_SET0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \RXWM_SET0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \RXWM_SET0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \RXWM_SET0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal RXWM_SET0_carry_n_0 : STD_LOGIC;
  signal RXWM_SET0_carry_n_1 : STD_LOGIC;
  signal RXWM_SET0_carry_n_2 : STD_LOGIC;
  signal RXWM_SET0_carry_n_3 : STD_LOGIC;
  signal addr_location_incr_count0 : STD_LOGIC;
  signal \addr_location_incr_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \addr_location_incr_count[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \^addr_location_incr_count_reg[0]_0\ : STD_LOGIC;
  signal \addr_location_incr_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \addr_location_incr_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \addr_location_incr_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \addr_location_incr_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_2_n_3\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_38_n_0\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_39_n_0\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_3_n_0\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_3_n_1\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_3_n_2\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_3_n_3\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_40_n_0\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_41_n_0\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_4_n_0\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_4_n_1\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_4_n_2\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_4_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__9_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in38_in : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in11_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in15_in : STD_LOGIC;
  signal p_1_in17_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in25_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal rd_index_gray_reg0 : STD_LOGIC;
  signal rd_index_gray_reg01_out : STD_LOGIC;
  signal rd_index_gray_reg03_out : STD_LOGIC;
  signal rd_index_gray_reg05_out : STD_LOGIC;
  signal rd_index_gray_reg07_out : STD_LOGIC;
  signal rd_index_gray_reg09_out : STD_LOGIC;
  signal \rd_index_gray_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_index_gray_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_index_gray_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_index_gray_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_index_gray_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_index_gray_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_index_gray_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal rd_index_gray_synced_fs2 : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal wr_index_binary_synced_fs3 : STD_LOGIC_VECTOR ( 2 to 6 );
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal wr_index_gray_2msb_xor_axi : STD_LOGIC;
  signal wr_index_gray_reg0 : STD_LOGIC;
  signal wr_index_gray_reg012_out : STD_LOGIC;
  signal wr_index_gray_reg014_out : STD_LOGIC;
  signal wr_index_gray_reg016_out : STD_LOGIC;
  signal wr_index_gray_reg018_out : STD_LOGIC;
  signal wr_index_gray_reg020_out : STD_LOGIC;
  signal \wr_index_gray_reg[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \wr_index_gray_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_index_gray_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_index_gray_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_index_gray_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_index_gray_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_index_gray_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal wr_index_gray_synced_fs3 : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal wr_index_i_reg : STD_LOGIC_VECTOR ( 0 to 5 );
  signal \^wr_index_i_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wr_index_id_loc[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_index_id_loc[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wr_index_id_loc[0]_i_4__0_n_0\ : STD_LOGIC;
  signal wr_index_id_loc_reg : STD_LOGIC_VECTOR ( 0 to 9 );
  signal \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FILL_LEVEL_reg[6]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FILL_LEVEL_reg[6]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_RXWM_SET0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_rx1.u_rxxpm_2_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_rx1.u_rxxpm_2_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_rx1.u_rxxpm_2_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RD_INDEX[0]_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \RD_INDEX[2]_i_1__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \RD_INDEX[3]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \RD_INDEX[4]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of RXF_FULL_AT_MSG_BOUNDARY_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \RXF_FULL_AXI_i_3__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \RXF_FULL_AXI_i_4__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \addr_location_incr_count[1]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \addr_location_incr_count[2]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \addr_location_incr_count[3]_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \addr_location_incr_count[4]_i_3__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \addr_location_incr_count[4]_i_4__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[2]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[3]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[4]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[5]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[6]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[1]_i_1__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[3]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[4]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[1]_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[4]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[5]_i_1__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[6]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \wr_index_i[0]_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \wr_index_i[3]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \wr_index_i[4]_i_1__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wr_index_i[5]_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \wr_index_id_loc[0]_i_2__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \wr_index_id_loc[1]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \wr_index_id_loc[2]_i_1__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wr_index_id_loc[3]_i_1__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wr_index_id_loc[5]_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \wr_index_id_loc[6]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \wr_index_id_loc[7]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \wr_index_id_loc[8]_i_1__0\ : label is "soft_lutpair31";
begin
  \IC_REG_WMR_I2_reg[1]_0\(4 downto 0) <= \^ic_reg_wmr_i2_reg[1]_0\(4 downto 0);
  Q(6 downto 0) <= \^q\(6 downto 0);
  \RD_INDEX_reg[1]_0\(5 downto 0) <= \^rd_index_reg[1]_0\(5 downto 0);
  RXF_FULL_AT_MSG_BOUNDARY_reg_0 <= \^rxf_full_at_msg_boundary_reg_0\;
  RXF_FULL_AXI_0 <= \^rxf_full_axi_0\;
  RXF_FULL_I_reg_0 <= \^rxf_full_i_reg_0\;
  \addr_location_incr_count_reg[0]_0\ <= \^addr_location_incr_count_reg[0]_0\;
  \wr_index_i_reg[6]_0\(0) <= \^wr_index_i_reg[6]_0\(0);
\FILL_LEVEL[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \FILL_LEVEL_reg[3]_i_2__0_n_7\,
      I1 => \FILL_LEVEL[6]_i_2__0_n_0\,
      I2 => \^rd_index_reg[1]_0\(0),
      I3 => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      O => \FILL_LEVEL[0]_i_1__1_n_0\
    );
\FILL_LEVEL[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_reg[3]_i_2__0_n_6\,
      I1 => \FILL_LEVEL[6]_i_2__0_n_0\,
      I2 => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_6\,
      O => \FILL_LEVEL[1]_i_1__1_n_0\
    );
\FILL_LEVEL[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_reg[3]_i_2__0_n_5\,
      I1 => \FILL_LEVEL[6]_i_2__0_n_0\,
      I2 => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_5\,
      O => \FILL_LEVEL[2]_i_1__1_n_0\
    );
\FILL_LEVEL[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_reg[3]_i_2__0_n_4\,
      I1 => \FILL_LEVEL[6]_i_2__0_n_0\,
      I2 => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_4\,
      O => \FILL_LEVEL[3]_i_1__1_n_0\
    );
\FILL_LEVEL[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \^rd_index_reg[1]_0\(3),
      O => \FILL_LEVEL[3]_i_3__0_n_0\
    );
\FILL_LEVEL[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I1 => \^rd_index_reg[1]_0\(2),
      O => \FILL_LEVEL[3]_i_4__0_n_0\
    );
\FILL_LEVEL[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      I1 => \^rd_index_reg[1]_0\(1),
      O => \FILL_LEVEL[3]_i_5__0_n_0\
    );
\FILL_LEVEL[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      I1 => \^rd_index_reg[1]_0\(0),
      O => \FILL_LEVEL[3]_i_6__0_n_0\
    );
\FILL_LEVEL[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_reg[6]_i_3__0_n_7\,
      I1 => \FILL_LEVEL[6]_i_2__0_n_0\,
      I2 => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7\,
      O => \FILL_LEVEL[4]_i_1__1_n_0\
    );
\FILL_LEVEL[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FILL_LEVEL_reg[6]_i_3__0_n_6\,
      I1 => \FILL_LEVEL[6]_i_2__0_n_0\,
      I2 => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6\,
      O => \FILL_LEVEL[5]_i_2__0_n_0\
    );
\FILL_LEVEL[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5\,
      I1 => \FILL_LEVEL[6]_i_2__0_n_0\,
      I2 => \FILL_LEVEL_reg[6]_i_3__0_n_1\,
      I3 => \^rxf_full_axi_0\,
      O => \FILL_LEVEL[6]_i_1_n_0\
    );
\FILL_LEVEL[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A088A8A"
    )
        port map (
      I0 => \FILL_LEVEL[6]_i_4__0_n_0\,
      I1 => \^rd_index_reg[1]_0\(5),
      I2 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      I3 => \^rd_index_reg[1]_0\(4),
      I4 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      O => \FILL_LEVEL[6]_i_2__0_n_0\
    );
\FILL_LEVEL[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB0B0000"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I2 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I3 => \^rd_index_reg[1]_0\(2),
      I4 => \FILL_LEVEL[6]_i_7__0_n_0\,
      I5 => \FILL_LEVEL[6]_i_8__0_n_0\,
      O => \FILL_LEVEL[6]_i_4__0_n_0\
    );
\FILL_LEVEL[6]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      I1 => \^rd_index_reg[1]_0\(5),
      O => \FILL_LEVEL[6]_i_5__0_n_0\
    );
\FILL_LEVEL[6]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      I1 => \^rd_index_reg[1]_0\(4),
      O => \FILL_LEVEL[6]_i_6__0_n_0\
    );
\FILL_LEVEL[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F400F0FFFF44F4"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      I1 => \^rd_index_reg[1]_0\(0),
      I2 => \^rd_index_reg[1]_0\(2),
      I3 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I4 => \^rd_index_reg[1]_0\(1),
      I5 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      O => \FILL_LEVEL[6]_i_7__0_n_0\
    );
\FILL_LEVEL[6]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \^rd_index_reg[1]_0\(3),
      I2 => \^rd_index_reg[1]_0\(4),
      I3 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      I4 => \^rd_index_reg[1]_0\(5),
      I5 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      O => \FILL_LEVEL[6]_i_8__0_n_0\
    );
\FILL_LEVEL_CMB0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_0\,
      CO(2) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_1\,
      CO(1) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_2\,
      CO(0) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      DI(2) => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      DI(1) => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      DI(0) => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      O(3) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_4\,
      O(2) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_5\,
      O(1) => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_6\,
      O(0) => \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_1__8_n_0\,
      S(2) => \i__carry_i_2__9_n_0\,
      S(1) => \i__carry_i_3__8_n_0\,
      S(0) => \i__carry_i_4__9_n_0\
    );
\FILL_LEVEL_CMB0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \FILL_LEVEL_CMB0_inferred__0/i__carry_n_0\,
      CO(3 downto 2) => \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_2\,
      CO(0) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      DI(0) => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      O(3) => \NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_O_UNCONNECTED\(3),
      O(2) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5\,
      O(1) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6\,
      O(0) => \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i__carry__0_i_1__3_n_0\,
      S(0) => \i__carry__0_i_2__4_n_0\
    );
\FILL_LEVEL_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FILL_LEVEL_reg[3]_i_2__0_n_0\,
      CO(2) => \FILL_LEVEL_reg[3]_i_2__0_n_1\,
      CO(1) => \FILL_LEVEL_reg[3]_i_2__0_n_2\,
      CO(0) => \FILL_LEVEL_reg[3]_i_2__0_n_3\,
      CYINIT => '1',
      DI(3) => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      DI(2) => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      DI(1) => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      DI(0) => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      O(3) => \FILL_LEVEL_reg[3]_i_2__0_n_4\,
      O(2) => \FILL_LEVEL_reg[3]_i_2__0_n_5\,
      O(1) => \FILL_LEVEL_reg[3]_i_2__0_n_6\,
      O(0) => \FILL_LEVEL_reg[3]_i_2__0_n_7\,
      S(3) => \FILL_LEVEL[3]_i_3__0_n_0\,
      S(2) => \FILL_LEVEL[3]_i_4__0_n_0\,
      S(1) => \FILL_LEVEL[3]_i_5__0_n_0\,
      S(0) => \FILL_LEVEL[3]_i_6__0_n_0\
    );
\FILL_LEVEL_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[5]_i_2__0_n_0\,
      Q => \^q\(5),
      R => \FILL_LEVEL_reg[5]_0\(0)
    );
\FILL_LEVEL_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\FILL_LEVEL_reg[6]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \FILL_LEVEL_reg[3]_i_2__0_n_0\,
      CO(3) => \NLW_FILL_LEVEL_reg[6]_i_3__0_CO_UNCONNECTED\(3),
      CO(2) => \FILL_LEVEL_reg[6]_i_3__0_n_1\,
      CO(1) => \NLW_FILL_LEVEL_reg[6]_i_3__0_CO_UNCONNECTED\(1),
      CO(0) => \FILL_LEVEL_reg[6]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      DI(0) => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      O(3 downto 2) => \NLW_FILL_LEVEL_reg[6]_i_3__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \FILL_LEVEL_reg[6]_i_3__0_n_6\,
      O(0) => \FILL_LEVEL_reg[6]_i_3__0_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \FILL_LEVEL[6]_i_5__0_n_0\,
      S(0) => \FILL_LEVEL[6]_i_6__0_n_0\
    );
\IC_REG_RXFP_I2_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(10),
      Q => \IC_REG_RXFP_I2_reg[0]_0\(4),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_RXFP_I2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(9),
      Q => \IC_REG_RXFP_I2_reg[0]_0\(3),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_RXFP_I2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(8),
      Q => \IC_REG_RXFP_I2_reg[0]_0\(2),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_RXFP_I2_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => \IC_REG_RXFP_I2_reg[0]_0\(1),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_RXFP_I2_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(6),
      Q => \IC_REG_RXFP_I2_reg[0]_0\(0),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => IC_REG_WMR_I_F1(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => \^ic_reg_wmr_i2_reg[1]_0\(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => \^ic_reg_wmr_i2_reg[1]_0\(3),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => \^ic_reg_wmr_i2_reg[1]_0\(2),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => \^ic_reg_wmr_i2_reg[1]_0\(1),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => \^ic_reg_wmr_i2_reg[1]_0\(0),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
MATCH_RESULT_TO_BSP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100010001F00"
    )
        port map (
      I0 => \^rxf_full_at_msg_boundary_reg_0\,
      I1 => \^rxf_full_i_reg_0\,
      I2 => \MATCH_RESULT_1_D11__21\,
      I3 => MATCH_RESULT_FS2_D1,
      I4 => MATCH_RESULT_TO_BSP_reg,
      I5 => MATCH_RESULT_TO_BSP_reg_0,
      O => MATCH_RESULT_TO_BSP0
    );
\RD_DATA_RET[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => \RD_DATA_RET[18]_i_2\(0),
      I1 => IC_REG_WMR_I_F1(0),
      I2 => \RD_DATA_RET[18]_i_2_0\(0),
      I3 => \RD_DATA_RET[18]_i_2_1\,
      I4 => \RD_DATA_RET[18]_i_2_2\,
      I5 => \RD_DATA_RET[18]_i_2_3\(0),
      O => \IC_REG_N_BTR_TS2_I_reg[1]\
    );
\RD_INDEX[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \RD_INDEX[0]_i_3__1_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(6),
      I4 => \RD_INDEX_reg[6]_0\,
      I5 => \RD_INDEX_reg[6]_1\,
      O => RD_INDEX0
    );
\RD_INDEX[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_0_in,
      I1 => \^rd_index_reg[1]_0\(5),
      I2 => \RD_INDEX[0]_i_5_n_0\,
      O => \p_0_in__1\(6)
    );
\RD_INDEX[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(4),
      O => \RD_INDEX[0]_i_3__1_n_0\
    );
\RD_INDEX[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => \^rd_index_reg[1]_0\(0),
      I2 => \^rd_index_reg[1]_0\(1),
      I3 => \^rd_index_reg[1]_0\(2),
      I4 => \^rd_index_reg[1]_0\(3),
      O => \RD_INDEX[0]_i_5_n_0\
    );
\RD_INDEX[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(5),
      I1 => \^rd_index_reg[1]_0\(3),
      I2 => \^rd_index_reg[1]_0\(2),
      I3 => \^rd_index_reg[1]_0\(1),
      I4 => \^rd_index_reg[1]_0\(0),
      I5 => \^rd_index_reg[1]_0\(4),
      O => \p_0_in__1\(5)
    );
\RD_INDEX[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => \^rd_index_reg[1]_0\(0),
      I2 => \^rd_index_reg[1]_0\(1),
      I3 => \^rd_index_reg[1]_0\(2),
      I4 => \^rd_index_reg[1]_0\(3),
      O => \RD_INDEX[2]_i_1__1_n_0\
    );
\RD_INDEX[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => \^rd_index_reg[1]_0\(2),
      I2 => \^rd_index_reg[1]_0\(1),
      I3 => \^rd_index_reg[1]_0\(0),
      O => \p_0_in__1\(3)
    );
\RD_INDEX[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(2),
      I1 => \^rd_index_reg[1]_0\(0),
      I2 => \^rd_index_reg[1]_0\(1),
      O => \p_0_in__1\(2)
    );
\RD_INDEX[6]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(0),
      O => \RD_INDEX[6]_i_1__0_n_0\
    );
\RD_INDEX_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \p_0_in__1\(6),
      Q => p_0_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \p_0_in__1\(5),
      Q => \^rd_index_reg[1]_0\(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \RD_INDEX[2]_i_1__1_n_0\,
      Q => \^rd_index_reg[1]_0\(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \p_0_in__1\(3),
      Q => \^rd_index_reg[1]_0\(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \p_0_in__1\(2),
      Q => \^rd_index_reg[1]_0\(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => rd_index_gray_reg0,
      Q => \^rd_index_reg[1]_0\(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => RD_INDEX0,
      D => \RD_INDEX[6]_i_1__0_n_0\,
      Q => \^rd_index_reg[1]_0\(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
RD_PTR_2C_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2_8\
     port map (
      D(6) => rd_index_gray_synced_fs2(0),
      D(5) => rd_index_gray_synced_fs2(1),
      D(4) => rd_index_gray_synced_fs2(2),
      D(3) => rd_index_gray_synced_fs2(3),
      D(2) => rd_index_gray_synced_fs2(4),
      D(1) => rd_index_gray_synced_fs2(5),
      D(0) => rd_index_gray_synced_fs2(6),
      Q(6) => \rd_index_gray_reg_reg_n_0_[0]\,
      Q(5) => \rd_index_gray_reg_reg_n_0_[1]\,
      Q(4) => \rd_index_gray_reg_reg_n_0_[2]\,
      Q(3) => \rd_index_gray_reg_reg_n_0_[3]\,
      Q(2) => \rd_index_gray_reg_reg_n_0_[4]\,
      Q(1) => \rd_index_gray_reg_reg_n_0_[5]\,
      Q(0) => \rd_index_gray_reg_reg_n_0_[6]\,
      SR(0) => SR(0),
      can_clk => can_clk
    );
\RXE_DATA_STORED_AT_DLC[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \addr_location_incr_count_reg_n_0_[2]\,
      I1 => \addr_location_incr_count_reg_n_0_[3]\,
      I2 => \^addr_location_incr_count_reg[0]_0\,
      I3 => \addr_location_incr_count_reg_n_0_[1]\,
      I4 => \addr_location_incr_count_reg_n_0_[4]\,
      I5 => RXE_RXFIFO_WEN,
      O => RXE_DATA_STORED_AT_DLC0
    );
\RXE_DATA_STORED_AT_DLC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(10),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(10),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(0),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(0),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(9),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(9),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(8),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(8),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(7),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(7),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(6),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(6),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(5),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(5),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(4),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(4),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(3),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(3),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(2),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(2),
      R => SR(0)
    );
\RXE_DATA_STORED_AT_DLC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_DATA_STORED_AT_DLC0,
      D => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(1),
      Q => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(1),
      R => SR(0)
    );
RXE_MSGVAL_EARLY_F1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rxf_full_i_reg_0\,
      I1 => \^rxf_full_at_msg_boundary_reg_0\,
      O => RXF_FULL_I_reg_1
    );
RXF_FULL_AT_MSG_BOUNDARY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AEAA"
    )
        port map (
      I0 => \^rxf_full_at_msg_boundary_reg_0\,
      I1 => \^rxf_full_i_reg_0\,
      I2 => RXE_RXFIFO_WEN_FD2,
      I3 => RXE_RXFIFO_WEN_FD1,
      I4 => RXF_FULL_AT_MSG_BOUNDARY_reg_1,
      O => RXF_FULL_AT_MSG_BOUNDARY_i_1_n_0
    );
RXF_FULL_AT_MSG_BOUNDARY_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXF_FULL_AT_MSG_BOUNDARY_i_1_n_0,
      Q => \^rxf_full_at_msg_boundary_reg_0\,
      R => '0'
    );
\RXF_FULL_AXI_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000690000"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => \^rd_index_reg[1]_0\(3),
      I2 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I3 => \RXF_FULL_AXI_i_2__1_n_0\,
      I4 => \RXF_FULL_AXI_i_3__1_n_0\,
      I5 => \RXF_FULL_AXI_i_4__0_n_0\,
      O => RXF_FULL_AXI0
    );
\RXF_FULL_AXI_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9696FF96FFFF96"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(1),
      I1 => \^rd_index_reg[1]_0\(0),
      I2 => \wr_index_gray_synced_fs3_d1_reg_n_0_[6]\,
      I3 => \^rd_index_reg[1]_0\(5),
      I4 => \^rd_index_reg[1]_0\(4),
      I5 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      O => \RXF_FULL_AXI_i_2__1_n_0\
    );
\RXF_FULL_AXI_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09606009"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => p_1_in25_in,
      I2 => \^rd_index_reg[1]_0\(2),
      I3 => \^rd_index_reg[1]_0\(1),
      I4 => p_2_in,
      O => \RXF_FULL_AXI_i_3__1_n_0\
    );
\RXF_FULL_AXI_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DBBD"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => p_0_in32_in,
      I3 => \^rd_index_reg[1]_0\(5),
      O => \RXF_FULL_AXI_i_4__0_n_0\
    );
RXF_FULL_AXI_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RXF_FULL_AXI0,
      Q => \^rxf_full_axi_0\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RXF_FULL_I_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4824214200000000"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => wr_index_i_reg(0),
      I2 => \wr_index_gray_reg[1]_i_2__1_n_0\,
      I3 => wr_index_i_reg(1),
      I4 => p_0_in38_in,
      I5 => \RXF_FULL_I1__8\,
      O => RXF_FULL_I0
    );
\RXF_FULL_I_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060900060000090"
    )
        port map (
      I0 => \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\,
      I1 => p_1_in13_in,
      I2 => \RXF_FULL_I_i_3__1_n_0\,
      I3 => p_1_in17_in,
      I4 => p_1_in15_in,
      I5 => \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\,
      O => \RXF_FULL_I1__8\
    );
\RXF_FULL_I_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222882888882282"
    )
        port map (
      I0 => \RXF_FULL_I_i_4__1_n_0\,
      I1 => wr_index_i_reg(3),
      I2 => wr_index_i_reg(5),
      I3 => \wr_index_i_reg[1]_0\,
      I4 => wr_index_i_reg(4),
      I5 => \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\,
      O => \RXF_FULL_I_i_3__1_n_0\
    );
\RXF_FULL_I_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006699066600009"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\,
      I2 => RXE_RXMSG_VAL_F1,
      I3 => \^wr_index_i_reg[6]_0\(0),
      I4 => wr_index_i_reg(5),
      I5 => \rd_index_gray_synced_fs2_d1_reg_n_0_[6]\,
      O => \RXF_FULL_I_i_4__1_n_0\
    );
RXF_FULL_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXF_FULL_I0,
      Q => \^rxf_full_i_reg_0\,
      R => SR(0)
    );
RXWM_SET0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => RXWM_SET0_carry_n_0,
      CO(2) => RXWM_SET0_carry_n_1,
      CO(1) => RXWM_SET0_carry_n_2,
      CO(0) => RXWM_SET0_carry_n_3,
      CYINIT => '0',
      DI(3) => \^q\(6),
      DI(2) => \RXWM_SET0_carry_i_1__0_n_0\,
      DI(1) => \RXWM_SET0_carry_i_2__0_n_0\,
      DI(0) => \RXWM_SET0_carry_i_3__0_n_0\,
      O(3 downto 0) => NLW_RXWM_SET0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \RXWM_SET0_carry_i_4__0_n_0\,
      S(2) => \RXWM_SET0_carry_i_5__0_n_0\,
      S(1) => \RXWM_SET0_carry_i_6__0_n_0\,
      S(0) => \RXWM_SET0_carry_i_7__0_n_0\
    );
\RXWM_SET0_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^ic_reg_wmr_i2_reg[1]_0\(4),
      I2 => IC_REG_WMR_I_F1(0),
      I3 => \^q\(5),
      O => \RXWM_SET0_carry_i_1__0_n_0\
    );
\RXWM_SET0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^ic_reg_wmr_i2_reg[1]_0\(2),
      I2 => \^ic_reg_wmr_i2_reg[1]_0\(3),
      I3 => \^q\(3),
      O => \RXWM_SET0_carry_i_2__0_n_0\
    );
\RXWM_SET0_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^ic_reg_wmr_i2_reg[1]_0\(0),
      I2 => \^ic_reg_wmr_i2_reg[1]_0\(1),
      I3 => \^q\(1),
      O => \RXWM_SET0_carry_i_3__0_n_0\
    );
\RXWM_SET0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \RXWM_SET0_carry_i_4__0_n_0\
    );
\RXWM_SET0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ic_reg_wmr_i2_reg[1]_0\(4),
      I1 => \^q\(4),
      I2 => IC_REG_WMR_I_F1(0),
      I3 => \^q\(5),
      O => \RXWM_SET0_carry_i_5__0_n_0\
    );
\RXWM_SET0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ic_reg_wmr_i2_reg[1]_0\(2),
      I1 => \^q\(2),
      I2 => \^ic_reg_wmr_i2_reg[1]_0\(3),
      I3 => \^q\(3),
      O => \RXWM_SET0_carry_i_6__0_n_0\
    );
\RXWM_SET0_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ic_reg_wmr_i2_reg[1]_0\(0),
      I1 => \^q\(0),
      I2 => \^ic_reg_wmr_i2_reg[1]_0\(1),
      I3 => \^q\(1),
      O => \RXWM_SET0_carry_i_7__0_n_0\
    );
RXWM_SET_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RXWM_SET0_carry_n_0,
      Q => RXWM_SET_F1,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
WR_PTR_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3_9\
     port map (
      D(6) => wr_index_gray_synced_fs3(0),
      D(5) => wr_index_gray_synced_fs3(1),
      D(4) => wr_index_gray_synced_fs3(2),
      D(3) => wr_index_gray_synced_fs3(3),
      D(2) => wr_index_gray_synced_fs3(4),
      D(1) => wr_index_gray_synced_fs3(5),
      D(0) => wr_index_gray_synced_fs3(6),
      \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\ => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      Q(5) => \wr_index_gray_reg_reg_n_0_[1]\,
      Q(4) => \wr_index_gray_reg_reg_n_0_[2]\,
      Q(3) => \wr_index_gray_reg_reg_n_0_[3]\,
      Q(2) => \wr_index_gray_reg_reg_n_0_[4]\,
      Q(1) => \wr_index_gray_reg_reg_n_0_[5]\,
      Q(0) => \wr_index_gray_reg_reg_n_0_[6]\,
      s_axi_aclk => s_axi_aclk,
      wr_index_i_reg(0) => wr_index_i_reg(0)
    );
\addr_location_incr_count[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005154"
    )
        port map (
      I0 => TS_RX_WEN_F1,
      I1 => addr_location_incr_count0,
      I2 => RXE_MSGVAL_EARLY_F1,
      I3 => \^addr_location_incr_count_reg[0]_0\,
      I4 => RXF_FULL_AT_MSG_BOUNDARY_reg_1,
      O => \addr_location_incr_count[0]_i_1__0_n_0\
    );
\addr_location_incr_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^addr_location_incr_count_reg[0]_0\,
      I1 => \addr_location_incr_count_reg_n_0_[1]\,
      O => \addr_location_incr_count[1]_i_1__1_n_0\
    );
\addr_location_incr_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \addr_location_incr_count_reg_n_0_[1]\,
      I1 => \^addr_location_incr_count_reg[0]_0\,
      I2 => \addr_location_incr_count_reg_n_0_[2]\,
      O => \addr_location_incr_count[2]_i_1__1_n_0\
    );
\addr_location_incr_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addr_location_incr_count_reg_n_0_[2]\,
      I1 => \^addr_location_incr_count_reg[0]_0\,
      I2 => \addr_location_incr_count_reg_n_0_[1]\,
      I3 => \addr_location_incr_count_reg_n_0_[3]\,
      O => \addr_location_incr_count[3]_i_1__1_n_0\
    );
\addr_location_incr_count[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222222A"
    )
        port map (
      I0 => \addr_location_incr_count[4]_i_4__0_n_0\,
      I1 => \addr_location_incr_count_reg_n_0_[4]\,
      I2 => \addr_location_incr_count_reg_n_0_[1]\,
      I3 => \^addr_location_incr_count_reg[0]_0\,
      I4 => \addr_location_incr_count_reg_n_0_[3]\,
      I5 => \addr_location_incr_count_reg_n_0_[2]\,
      O => addr_location_incr_count0
    );
\addr_location_incr_count[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addr_location_incr_count_reg_n_0_[3]\,
      I1 => \addr_location_incr_count_reg_n_0_[1]\,
      I2 => \^addr_location_incr_count_reg[0]_0\,
      I3 => \addr_location_incr_count_reg_n_0_[2]\,
      I4 => \addr_location_incr_count_reg_n_0_[4]\,
      O => \addr_location_incr_count[4]_i_3__0_n_0\
    );
\addr_location_incr_count[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^rxf_full_i_reg_0\,
      I1 => RXE_RXFIFO_WEN_FD1,
      I2 => RXE_RXFIFO_WEN_FD2,
      I3 => \^rxf_full_at_msg_boundary_reg_0\,
      O => \addr_location_incr_count[4]_i_4__0_n_0\
    );
\addr_location_incr_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \addr_location_incr_count[0]_i_1__0_n_0\,
      Q => \^addr_location_incr_count_reg[0]_0\,
      R => '0'
    );
\addr_location_incr_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => addr_location_incr_count0,
      D => \addr_location_incr_count[1]_i_1__1_n_0\,
      Q => \addr_location_incr_count_reg_n_0_[1]\,
      R => addr_location_incr_count_2(0)
    );
\addr_location_incr_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => addr_location_incr_count0,
      D => \addr_location_incr_count[2]_i_1__1_n_0\,
      Q => \addr_location_incr_count_reg_n_0_[2]\,
      R => addr_location_incr_count_2(0)
    );
\addr_location_incr_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => addr_location_incr_count0,
      D => \addr_location_incr_count[3]_i_1__1_n_0\,
      Q => \addr_location_incr_count_reg_n_0_[3]\,
      R => addr_location_incr_count_2(0)
    );
\addr_location_incr_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => addr_location_incr_count0,
      D => \addr_location_incr_count[4]_i_3__0_n_0\,
      Q => \addr_location_incr_count_reg_n_0_[4]\,
      R => addr_location_incr_count_2(0)
    );
\gen_rx1.u_rxxpm_2_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_rx1.u_rxxpm_2_i_3_n_0\,
      CO(3 downto 1) => \NLW_gen_rx1.u_rxxpm_2_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_rx1.u_rxxpm_2_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_gen_rx1.u_rxxpm_2_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => RX_ADDR_M_CC_F1(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => wr_index_id_loc_reg(0),
      S(0) => wr_index_id_loc_reg(1)
    );
\gen_rx1.u_rxxpm_2_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_rx1.u_rxxpm_2_i_4_n_0\,
      CO(3) => \gen_rx1.u_rxxpm_2_i_3_n_0\,
      CO(2) => \gen_rx1.u_rxxpm_2_i_3_n_1\,
      CO(1) => \gen_rx1.u_rxxpm_2_i_3_n_2\,
      CO(0) => \gen_rx1.u_rxxpm_2_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => RX_ADDR_M_CC_F1(7 downto 4),
      S(3) => wr_index_id_loc_reg(2),
      S(2) => wr_index_id_loc_reg(3),
      S(1) => wr_index_id_loc_reg(4),
      S(0) => wr_index_id_loc_reg(5)
    );
\gen_rx1.u_rxxpm_2_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(6),
      I1 => \addr_location_incr_count_reg_n_0_[4]\,
      O => \gen_rx1.u_rxxpm_2_i_38_n_0\
    );
\gen_rx1.u_rxxpm_2_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(7),
      I1 => \addr_location_incr_count_reg_n_0_[3]\,
      O => \gen_rx1.u_rxxpm_2_i_39_n_0\
    );
\gen_rx1.u_rxxpm_2_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_rx1.u_rxxpm_2_i_4_n_0\,
      CO(2) => \gen_rx1.u_rxxpm_2_i_4_n_1\,
      CO(1) => \gen_rx1.u_rxxpm_2_i_4_n_2\,
      CO(0) => \gen_rx1.u_rxxpm_2_i_4_n_3\,
      CYINIT => '0',
      DI(3) => wr_index_id_loc_reg(6),
      DI(2) => wr_index_id_loc_reg(7),
      DI(1) => wr_index_id_loc_reg(8),
      DI(0) => wr_index_id_loc_reg(9),
      O(3 downto 1) => RX_ADDR_M_CC_F1(3 downto 1),
      O(0) => \NLW_gen_rx1.u_rxxpm_2_i_4_O_UNCONNECTED\(0),
      S(3) => \gen_rx1.u_rxxpm_2_i_38_n_0\,
      S(2) => \gen_rx1.u_rxxpm_2_i_39_n_0\,
      S(1) => \gen_rx1.u_rxxpm_2_i_40_n_0\,
      S(0) => \gen_rx1.u_rxxpm_2_i_41_n_0\
    );
\gen_rx1.u_rxxpm_2_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(8),
      I1 => \addr_location_incr_count_reg_n_0_[2]\,
      O => \gen_rx1.u_rxxpm_2_i_40_n_0\
    );
\gen_rx1.u_rxxpm_2_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(9),
      I1 => \addr_location_incr_count_reg_n_0_[1]\,
      O => \gen_rx1.u_rxxpm_2_i_41_n_0\
    );
\gen_rx1.u_rxxpm_2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(9),
      I1 => \addr_location_incr_count_reg_n_0_[1]\,
      O => RX_ADDR_M_CC_F1(0)
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      I1 => \^rd_index_reg[1]_0\(5),
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      I1 => \^rd_index_reg[1]_0\(4),
      O => \i__carry__0_i_2__4_n_0\
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I1 => \^rd_index_reg[1]_0\(3),
      O => \i__carry_i_1__8_n_0\
    );
\i__carry_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I1 => \^rd_index_reg[1]_0\(2),
      O => \i__carry_i_2__9_n_0\
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      I1 => \^rd_index_reg[1]_0\(1),
      O => \i__carry_i_3__8_n_0\
    );
\i__carry_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      I1 => \^rd_index_reg[1]_0\(0),
      O => \i__carry_i_4__9_n_0\
    );
\rd_index_gray_reg[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(5),
      I1 => p_0_in,
      O => rd_index_gray_reg09_out
    );
\rd_index_gray_reg[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(5),
      I1 => \^rd_index_reg[1]_0\(4),
      O => rd_index_gray_reg07_out
    );
\rd_index_gray_reg[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => \^rd_index_reg[1]_0\(3),
      O => rd_index_gray_reg05_out
    );
\rd_index_gray_reg[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => \^rd_index_reg[1]_0\(2),
      O => rd_index_gray_reg03_out
    );
\rd_index_gray_reg[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(2),
      I1 => \^rd_index_reg[1]_0\(1),
      O => rd_index_gray_reg01_out
    );
\rd_index_gray_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(1),
      I1 => \^rd_index_reg[1]_0\(0),
      O => rd_index_gray_reg0
    );
\rd_index_gray_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => \rd_index_gray_reg_reg_n_0_[0]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg09_out,
      Q => \rd_index_gray_reg_reg_n_0_[1]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg07_out,
      Q => \rd_index_gray_reg_reg_n_0_[2]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg05_out,
      Q => \rd_index_gray_reg_reg_n_0_[3]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg03_out,
      Q => \rd_index_gray_reg_reg_n_0_[4]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg01_out,
      Q => \rd_index_gray_reg_reg_n_0_[5]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg0,
      Q => \rd_index_gray_reg_reg_n_0_[6]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_synced_fs2_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(0),
      Q => p_0_in0_in,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(1),
      Q => p_0_in38_in,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(2),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(3),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(4),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(5),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(6),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[6]\,
      R => SR(0)
    );
\wr_index_binary_synced_fs3_d1[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in32_in,
      O => wr_index_gray_2msb_xor_axi
    );
\wr_index_binary_synced_fs3_d1[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I1 => p_0_in32_in,
      I2 => p_1_in,
      O => wr_index_binary_synced_fs3(2)
    );
\wr_index_binary_synced_fs3_d1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I1 => p_1_in,
      I2 => p_0_in32_in,
      I3 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      O => wr_index_binary_synced_fs3(3)
    );
\wr_index_binary_synced_fs3_d1[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_1_in25_in,
      I1 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I2 => p_0_in32_in,
      I3 => p_1_in,
      I4 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      O => wr_index_binary_synced_fs3(4)
    );
\wr_index_binary_synced_fs3_d1[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_2_in,
      I1 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => p_0_in32_in,
      I4 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I5 => p_1_in25_in,
      O => wr_index_binary_synced_fs3(5)
    );
\wr_index_binary_synced_fs3_d1[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[6]\,
      I1 => p_1_in25_in,
      I2 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I3 => wr_index_gray_2msb_xor_axi,
      I4 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I5 => p_2_in,
      O => wr_index_binary_synced_fs3(6)
    );
\wr_index_binary_synced_fs3_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_2msb_xor_axi,
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(2),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(3),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(4),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(5),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(6),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[6]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_reg[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => wr_index_i_reg(0),
      I1 => \wr_index_gray_reg[1]_i_2__1_n_0\,
      I2 => wr_index_i_reg(1),
      O => wr_index_gray_reg020_out
    );
\wr_index_gray_reg[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => wr_index_i_reg(2),
      I1 => wr_index_i_reg(5),
      I2 => RXE_RXMSG_VAL_F1,
      I3 => \^wr_index_i_reg[6]_0\(0),
      I4 => wr_index_i_reg(4),
      I5 => wr_index_i_reg(3),
      O => \wr_index_gray_reg[1]_i_2__1_n_0\
    );
\wr_index_gray_reg[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in15_in,
      I1 => p_1_in17_in,
      O => wr_index_gray_reg018_out
    );
\wr_index_gray_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666666666666666"
    )
        port map (
      I0 => wr_index_i_reg(2),
      I1 => wr_index_i_reg(3),
      I2 => wr_index_i_reg(4),
      I3 => \^wr_index_i_reg[6]_0\(0),
      I4 => RXE_RXMSG_VAL_F1,
      I5 => wr_index_i_reg(5),
      O => wr_index_gray_reg016_out
    );
\wr_index_gray_reg[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55556AAA"
    )
        port map (
      I0 => wr_index_i_reg(3),
      I1 => wr_index_i_reg(5),
      I2 => RXE_RXMSG_VAL_F1,
      I3 => \^wr_index_i_reg[6]_0\(0),
      I4 => wr_index_i_reg(4),
      O => wr_index_gray_reg014_out
    );
\wr_index_gray_reg[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => \^wr_index_i_reg[6]_0\(0),
      I2 => RXE_RXMSG_VAL_F1,
      I3 => wr_index_i_reg(5),
      O => wr_index_gray_reg012_out
    );
\wr_index_gray_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => RXE_RXMSG_VAL_F1,
      I1 => \^wr_index_i_reg[6]_0\(0),
      I2 => wr_index_i_reg(5),
      O => wr_index_gray_reg0
    );
\wr_index_gray_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg020_out,
      Q => \wr_index_gray_reg_reg_n_0_[1]\,
      R => SR(0)
    );
\wr_index_gray_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg018_out,
      Q => \wr_index_gray_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\wr_index_gray_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg016_out,
      Q => \wr_index_gray_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\wr_index_gray_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg014_out,
      Q => \wr_index_gray_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\wr_index_gray_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg012_out,
      Q => \wr_index_gray_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\wr_index_gray_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg0,
      Q => \wr_index_gray_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\wr_index_gray_synced_fs3_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(0),
      Q => p_1_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(1),
      Q => p_0_in32_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(2),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(3),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(4),
      Q => p_1_in25_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(5),
      Q => p_2_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(6),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[6]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_i[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => wr_index_i_reg(1),
      I1 => \wr_index_gray_reg[1]_i_2__1_n_0\,
      I2 => wr_index_i_reg(0),
      O => p_1_in1_in
    );
\wr_index_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => wr_index_i_reg(3),
      I1 => wr_index_i_reg(4),
      I2 => \wr_index_i_reg[1]_0\,
      I3 => wr_index_i_reg(5),
      I4 => wr_index_i_reg(2),
      I5 => wr_index_i_reg(1),
      O => p_1_in17_in
    );
\wr_index_i[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_index_i_reg(5),
      I1 => RXE_RXMSG_VAL_F1,
      I2 => \^wr_index_i_reg[6]_0\(0),
      I3 => wr_index_i_reg(4),
      I4 => wr_index_i_reg(3),
      I5 => wr_index_i_reg(2),
      O => p_1_in15_in
    );
\wr_index_i[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => \^wr_index_i_reg[6]_0\(0),
      I2 => RXE_RXMSG_VAL_F1,
      I3 => wr_index_i_reg(5),
      I4 => wr_index_i_reg(3),
      O => p_1_in13_in
    );
\wr_index_i[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_index_i_reg(5),
      I1 => RXE_RXMSG_VAL_F1,
      I2 => \^wr_index_i_reg[6]_0\(0),
      I3 => wr_index_i_reg(4),
      O => p_1_in11_in
    );
\wr_index_i[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^wr_index_i_reg[6]_0\(0),
      I1 => RXE_RXMSG_VAL_F1,
      I2 => wr_index_i_reg(5),
      O => p_1_in10_in
    );
\wr_index_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in1_in,
      Q => wr_index_i_reg(0),
      R => SR(0)
    );
\wr_index_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in17_in,
      Q => wr_index_i_reg(1),
      R => SR(0)
    );
\wr_index_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in15_in,
      Q => wr_index_i_reg(2),
      R => SR(0)
    );
\wr_index_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in13_in,
      Q => wr_index_i_reg(3),
      R => SR(0)
    );
\wr_index_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in11_in,
      Q => wr_index_i_reg(4),
      R => SR(0)
    );
\wr_index_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in10_in,
      Q => wr_index_i_reg(5),
      R => SR(0)
    );
\wr_index_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \wr_index_i_reg[6]_1\(0),
      Q => \^wr_index_i_reg[6]_0\(0),
      R => SR(0)
    );
\wr_index_id_loc[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => wr_index_i_reg(5),
      I2 => \^wr_index_i_reg[6]_0\(0),
      I3 => \wr_index_id_loc[0]_i_3__0_n_0\,
      I4 => dest_arst,
      O => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_index_id_loc_reg(1),
      I1 => \wr_index_id_loc[0]_i_4__0_n_0\,
      I2 => wr_index_id_loc_reg(3),
      I3 => wr_index_id_loc_reg(2),
      I4 => wr_index_id_loc_reg(0),
      O => \p_0_in__5\(10)
    );
\wr_index_id_loc[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RXE_RXMSG_VAL_F1,
      I1 => wr_index_i_reg(1),
      I2 => wr_index_i_reg(2),
      I3 => wr_index_i_reg(3),
      O => \wr_index_id_loc[0]_i_3__0_n_0\
    );
\wr_index_id_loc[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888800000000"
    )
        port map (
      I0 => wr_index_id_loc_reg(4),
      I1 => wr_index_id_loc_reg(6),
      I2 => wr_index_id_loc_reg(7),
      I3 => wr_index_id_loc_reg(8),
      I4 => wr_index_id_loc_reg(9),
      I5 => wr_index_id_loc_reg(5),
      O => \wr_index_id_loc[0]_i_4__0_n_0\
    );
\wr_index_id_loc[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_index_id_loc_reg(2),
      I1 => wr_index_id_loc_reg(3),
      I2 => \wr_index_id_loc[0]_i_4__0_n_0\,
      I3 => wr_index_id_loc_reg(1),
      O => \p_0_in__5\(9)
    );
\wr_index_id_loc[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_index_id_loc[0]_i_4__0_n_0\,
      I1 => wr_index_id_loc_reg(3),
      I2 => wr_index_id_loc_reg(2),
      O => \p_0_in__5\(8)
    );
\wr_index_id_loc[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_index_id_loc[0]_i_4__0_n_0\,
      I1 => wr_index_id_loc_reg(3),
      O => \p_0_in__5\(7)
    );
\wr_index_id_loc[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555FFFFEAAA0000"
    )
        port map (
      I0 => wr_index_id_loc_reg(6),
      I1 => wr_index_id_loc_reg(7),
      I2 => wr_index_id_loc_reg(8),
      I3 => wr_index_id_loc_reg(9),
      I4 => wr_index_id_loc_reg(5),
      I5 => wr_index_id_loc_reg(4),
      O => \p_0_in__5\(6)
    );
\wr_index_id_loc[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFF80"
    )
        port map (
      I0 => wr_index_id_loc_reg(9),
      I1 => wr_index_id_loc_reg(8),
      I2 => wr_index_id_loc_reg(7),
      I3 => wr_index_id_loc_reg(6),
      I4 => wr_index_id_loc_reg(5),
      O => \p_0_in__5\(5)
    );
\wr_index_id_loc[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => wr_index_id_loc_reg(7),
      I1 => wr_index_id_loc_reg(8),
      I2 => wr_index_id_loc_reg(9),
      I3 => wr_index_id_loc_reg(6),
      O => \p_0_in__5\(4)
    );
\wr_index_id_loc[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_index_id_loc_reg(9),
      I1 => wr_index_id_loc_reg(8),
      I2 => wr_index_id_loc_reg(7),
      O => \p_0_in__5\(3)
    );
\wr_index_id_loc[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_index_id_loc_reg(9),
      I1 => wr_index_id_loc_reg(8),
      O => \p_0_in__5\(2)
    );
\wr_index_id_loc[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_index_id_loc_reg(9),
      O => \p_0_in__5\(1)
    );
\wr_index_id_loc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(10),
      Q => wr_index_id_loc_reg(0),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(9),
      Q => wr_index_id_loc_reg(1),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(8),
      Q => wr_index_id_loc_reg(2),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(7),
      Q => wr_index_id_loc_reg(3),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(6),
      Q => wr_index_id_loc_reg(4),
      S => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(5),
      Q => wr_index_id_loc_reg(5),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(4),
      Q => wr_index_id_loc_reg(6),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(3),
      Q => wr_index_id_loc_reg(7),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(2),
      Q => wr_index_id_loc_reg(8),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
\wr_index_id_loc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_RXMSG_VAL_F1,
      D => \p_0_in__5\(1),
      Q => wr_index_id_loc_reg(9),
      R => \wr_index_id_loc[0]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_timestamp is
  port (
    MATCH_RESULT_FS2_D1 : out STD_LOGIC;
    MATCH_RESULT_1_D1 : out STD_LOGIC;
    RXE_MSGVAL_EARLY_F1 : out STD_LOGIC;
    TS_RX_WEN_F1_reg_0 : out STD_LOGIC;
    TS_COUNTER_SW_RST_D1 : out STD_LOGIC;
    RXE_RXMSG_VAL_F1 : out STD_LOGIC;
    MATCH_RESULT_0_D1 : out STD_LOGIC;
    RXE_RXMSG_INVAL_F1 : out STD_LOGIC;
    RXE_RXMSG_VAL_F0 : out STD_LOGIC;
    RXE_MSGVAL_EARLY_F0 : out STD_LOGIC;
    RXE_RXMSG_INVAL_F0 : out STD_LOGIC;
    MATCH_RESULT_TO_BSP : out STD_LOGIC;
    TS_COUNTER_SW_RST_D2 : out STD_LOGIC;
    CLKM_EN_D1 : out STD_LOGIC;
    TS_RX_WEN : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    IC_SYNC_ISR_MSGLST_F1 : out STD_LOGIC;
    IC_SYNC_ISR_MSGLST : out STD_LOGIC;
    IC_SYNC_TSR_WEN : out STD_LOGIC;
    RXE_RXMSG_VAL_F0_reg_0 : out STD_LOGIC;
    RXE_RXMSG_VAL_F0_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXE_RXMSG_VAL_F1_reg_0 : out STD_LOGIC;
    RXE_RXMSG_VAL_F1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    TS_RX_WDATA_F1 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \MATCH_RESULT_1_D11__21\ : out STD_LOGIC;
    \syncstages_ff_reg[0][4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    can_clk : in STD_LOGIC;
    \syncstages_ff_reg[0]\ : in STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F10 : in STD_LOGIC;
    IC_TIMESTAMP_RST_P : in STD_LOGIC;
    RXE_RXMSG_VAL_F10 : in STD_LOGIC;
    RXE_RXMSG_INVAL_F10 : in STD_LOGIC;
    RXE_RXMSG_VAL_F00 : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F00 : in STD_LOGIC;
    RXE_RXMSG_INVAL_F00 : in STD_LOGIC;
    MATCH_RESULT_TO_BSP0 : in STD_LOGIC;
    \CLKD_COUNTER_I_reg[3]_0\ : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_F1_reg_0 : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_reg_0 : in STD_LOGIC;
    TIME_STAMP_CNT_REG_WEN_reg_0 : in STD_LOGIC;
    \wr_index_i_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    MATCH_RESULT_1_D1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \TIME_STAMP_CNT_CAPTURE_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_timestamp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_timestamp is
  signal CLKD_CMP_I : STD_LOGIC;
  signal CLKD_COUNTER_I_reg : STD_LOGIC_VECTOR ( 0 to 3 );
  signal CLKM_EN : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MATCHED_FILTER_INDEX_FS2 : STD_LOGIC_VECTOR ( 0 to 4 );
  signal MATCH_RESULT_0 : STD_LOGIC;
  signal MATCH_RESULT_1 : STD_LOGIC;
  signal \^match_result_1_d11__21\ : STD_LOGIC;
  signal MATCH_RESULT_1_D1_i_3_n_0 : STD_LOGIC;
  signal MATCH_RESULT_FS2 : STD_LOGIC;
  signal \^match_result_fs2_d1\ : STD_LOGIC;
  signal \^rxe_msgval_early_f0\ : STD_LOGIC;
  signal \^rxe_msgval_early_f1\ : STD_LOGIC;
  signal \^rxe_rxmsg_val_f0\ : STD_LOGIC;
  signal \^rxe_rxmsg_val_f1\ : STD_LOGIC;
  signal \TIME_STAMP_CNT[15]_i_3_n_0\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \TIME_STAMP_CNT_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \^ts_counter_sw_rst_d1\ : STD_LOGIC;
  signal TS_RX_REN_D1_I : STD_LOGIC;
  signal TS_RX_REN_D1_I_F1 : STD_LOGIC;
  signal TS_RX_REN_I_F1_reg_n_0 : STD_LOGIC;
  signal TS_RX_REN_I_reg_n_0 : STD_LOGIC;
  signal \^ts_rx_wdata_f1\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^ts_rx_wen_f1_reg_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TIME_STAMP_CNT_reg[3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[0]_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[1]_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[2]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \CLKD_COUNTER_I[3]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of MATCH_RESULT_0_D1_i_1 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of MATCH_RESULT_1_D1_i_1 : label is "soft_lutpair256";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\ : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\ : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO\ : label is "TRUE";
  attribute SOFT_HLUTNM of \wr_index_i[1]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \wr_index_i[1]_i_2__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \wr_index_i[6]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \wr_index_i[6]_i_1__0\ : label is "soft_lutpair257";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  \MATCH_RESULT_1_D11__21\ <= \^match_result_1_d11__21\;
  MATCH_RESULT_FS2_D1 <= \^match_result_fs2_d1\;
  RXE_MSGVAL_EARLY_F0 <= \^rxe_msgval_early_f0\;
  RXE_MSGVAL_EARLY_F1 <= \^rxe_msgval_early_f1\;
  RXE_RXMSG_VAL_F0 <= \^rxe_rxmsg_val_f0\;
  RXE_RXMSG_VAL_F1 <= \^rxe_rxmsg_val_f1\;
  TS_COUNTER_SW_RST_D1 <= \^ts_counter_sw_rst_d1\;
  TS_RX_WDATA_F1(20 downto 0) <= \^ts_rx_wdata_f1\(20 downto 0);
  TS_RX_WEN_F1_reg_0 <= \^ts_rx_wen_f1_reg_0\;
\CLKD_COUNTER_I[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(1),
      I1 => CLKD_COUNTER_I_reg(2),
      I2 => CLKD_COUNTER_I_reg(3),
      I3 => CLKD_COUNTER_I_reg(0),
      O => \p_0_in__0\(3)
    );
\CLKD_COUNTER_I[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(3),
      I1 => CLKD_COUNTER_I_reg(2),
      I2 => CLKD_COUNTER_I_reg(1),
      O => \p_0_in__0\(2)
    );
\CLKD_COUNTER_I[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(3),
      I1 => CLKD_COUNTER_I_reg(2),
      O => \p_0_in__0\(1)
    );
\CLKD_COUNTER_I[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(3),
      O => \p_0_in__0\(0)
    );
\CLKD_COUNTER_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => CLKD_COUNTER_I_reg(0),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\CLKD_COUNTER_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => CLKD_COUNTER_I_reg(1),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\CLKD_COUNTER_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => CLKD_COUNTER_I_reg(2),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\CLKD_COUNTER_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => CLKD_COUNTER_I_reg(3),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
CLKM_EN_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => CLKM_EN,
      Q => CLKM_EN_D1,
      R => SYNC_RST_TL
    );
\CLKM_EN_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => CLKD_COUNTER_I_reg(0),
      I1 => CLKD_COUNTER_I_reg(1),
      I2 => CLKD_COUNTER_I_reg(2),
      I3 => CLKD_COUNTER_I_reg(3),
      O => CLKD_CMP_I
    );
CLKM_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => CLKD_CMP_I,
      Q => CLKM_EN,
      R => SYNC_RST_TL
    );
IC_SYNC_ISR_MSGLST_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_SYNC_ISR_MSGLST_F1_reg_0,
      Q => IC_SYNC_ISR_MSGLST_F1,
      R => SYNC_RST_TL
    );
IC_SYNC_ISR_MSGLST_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_SYNC_ISR_MSGLST_reg_0,
      Q => IC_SYNC_ISR_MSGLST,
      R => SYNC_RST_TL
    );
\MATCHED_FILTER_INDEX_FS2_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCHED_FILTER_INDEX_FS2(0),
      Q => \^ts_rx_wdata_f1\(20),
      R => SYNC_RST_TL
    );
\MATCHED_FILTER_INDEX_FS2_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCHED_FILTER_INDEX_FS2(1),
      Q => \^ts_rx_wdata_f1\(19),
      R => SYNC_RST_TL
    );
\MATCHED_FILTER_INDEX_FS2_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCHED_FILTER_INDEX_FS2(2),
      Q => \^ts_rx_wdata_f1\(18),
      R => SYNC_RST_TL
    );
\MATCHED_FILTER_INDEX_FS2_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCHED_FILTER_INDEX_FS2(3),
      Q => \^ts_rx_wdata_f1\(17),
      R => SYNC_RST_TL
    );
\MATCHED_FILTER_INDEX_FS2_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCHED_FILTER_INDEX_FS2(4),
      Q => \^ts_rx_wdata_f1\(16),
      R => SYNC_RST_TL
    );
MATCH_RESULT_0_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^match_result_fs2_d1\,
      I1 => \^match_result_1_d11__21\,
      O => MATCH_RESULT_0
    );
MATCH_RESULT_0_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCH_RESULT_0,
      Q => MATCH_RESULT_0_D1,
      R => SYNC_RST_TL
    );
MATCH_RESULT_1_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^match_result_fs2_d1\,
      I1 => \^match_result_1_d11__21\,
      O => MATCH_RESULT_1
    );
MATCH_RESULT_1_D1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2F330B2"
    )
        port map (
      I0 => MATCH_RESULT_1_D1_i_3_n_0,
      I1 => MATCH_RESULT_1_D1_reg_0(4),
      I2 => \^ts_rx_wdata_f1\(20),
      I3 => MATCH_RESULT_1_D1_reg_0(3),
      I4 => \^ts_rx_wdata_f1\(19),
      O => \^match_result_1_d11__21\
    );
MATCH_RESULT_1_D1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2FFFF000022B2"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(17),
      I1 => MATCH_RESULT_1_D1_reg_0(1),
      I2 => \^ts_rx_wdata_f1\(16),
      I3 => MATCH_RESULT_1_D1_reg_0(0),
      I4 => MATCH_RESULT_1_D1_reg_0(2),
      I5 => \^ts_rx_wdata_f1\(18),
      O => MATCH_RESULT_1_D1_i_3_n_0
    );
MATCH_RESULT_1_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCH_RESULT_1,
      Q => MATCH_RESULT_1_D1,
      R => SYNC_RST_TL
    );
MATCH_RESULT_FS2_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCH_RESULT_FS2,
      Q => \^match_result_fs2_d1\,
      R => SYNC_RST_TL
    );
MATCH_RESULT_TO_BSP_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MATCH_RESULT_TO_BSP0,
      Q => MATCH_RESULT_TO_BSP,
      R => SYNC_RST_TL
    );
RXE_MSGVAL_EARLY_F0_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_MSGVAL_EARLY_F00,
      Q => \^rxe_msgval_early_f0\,
      R => SYNC_RST_TL
    );
RXE_MSGVAL_EARLY_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_MSGVAL_EARLY_F10,
      Q => \^rxe_msgval_early_f1\,
      R => SYNC_RST_TL
    );
RXE_RXMSG_INVAL_F0_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_RXMSG_INVAL_F00,
      Q => RXE_RXMSG_INVAL_F0,
      R => SYNC_RST_TL
    );
RXE_RXMSG_INVAL_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_RXMSG_INVAL_F10,
      Q => RXE_RXMSG_INVAL_F1,
      R => SYNC_RST_TL
    );
RXE_RXMSG_VAL_F0_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_RXMSG_VAL_F00,
      Q => \^rxe_rxmsg_val_f0\,
      R => SYNC_RST_TL
    );
RXE_RXMSG_VAL_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_RXMSG_VAL_F10,
      Q => \^rxe_rxmsg_val_f1\,
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \TIME_STAMP_CNT[15]_i_3_n_0\
    );
\TIME_STAMP_CNT_CAPTURE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(15),
      Q => \^ts_rx_wdata_f1\(15),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(5),
      Q => \^ts_rx_wdata_f1\(5),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(4),
      Q => \^ts_rx_wdata_f1\(4),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(3),
      Q => \^ts_rx_wdata_f1\(3),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(2),
      Q => \^ts_rx_wdata_f1\(2),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(1),
      Q => \^ts_rx_wdata_f1\(1),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(0),
      Q => \^ts_rx_wdata_f1\(0),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(14),
      Q => \^ts_rx_wdata_f1\(14),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(13),
      Q => \^ts_rx_wdata_f1\(13),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(12),
      Q => \^ts_rx_wdata_f1\(12),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(11),
      Q => \^ts_rx_wdata_f1\(11),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(10),
      Q => \^ts_rx_wdata_f1\(10),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(9),
      Q => \^ts_rx_wdata_f1\(9),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(8),
      Q => \^ts_rx_wdata_f1\(8),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(7),
      Q => \^ts_rx_wdata_f1\(7),
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_CAPTURE_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0),
      D => \^d\(6),
      Q => \^ts_rx_wdata_f1\(6),
      R => SYNC_RST_TL
    );
TIME_STAMP_CNT_REG_WEN_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TIME_STAMP_CNT_REG_WEN_reg_0,
      Q => IC_SYNC_TSR_WEN,
      R => SYNC_RST_TL
    );
\TIME_STAMP_CNT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[3]_i_1_n_4\,
      Q => \^d\(15),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[11]_i_1_n_6\,
      Q => \^d\(5),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[11]_i_1_n_7\,
      Q => \^d\(4),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TIME_STAMP_CNT_reg[15]_i_2_n_0\,
      CO(3) => \TIME_STAMP_CNT_reg[11]_i_1_n_0\,
      CO(2) => \TIME_STAMP_CNT_reg[11]_i_1_n_1\,
      CO(1) => \TIME_STAMP_CNT_reg[11]_i_1_n_2\,
      CO(0) => \TIME_STAMP_CNT_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TIME_STAMP_CNT_reg[11]_i_1_n_4\,
      O(2) => \TIME_STAMP_CNT_reg[11]_i_1_n_5\,
      O(1) => \TIME_STAMP_CNT_reg[11]_i_1_n_6\,
      O(0) => \TIME_STAMP_CNT_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\TIME_STAMP_CNT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[15]_i_2_n_4\,
      Q => \^d\(3),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[15]_i_2_n_5\,
      Q => \^d\(2),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[15]_i_2_n_6\,
      Q => \^d\(1),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[15]_i_2_n_7\,
      Q => \^d\(0),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TIME_STAMP_CNT_reg[15]_i_2_n_0\,
      CO(2) => \TIME_STAMP_CNT_reg[15]_i_2_n_1\,
      CO(1) => \TIME_STAMP_CNT_reg[15]_i_2_n_2\,
      CO(0) => \TIME_STAMP_CNT_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \TIME_STAMP_CNT_reg[15]_i_2_n_4\,
      O(2) => \TIME_STAMP_CNT_reg[15]_i_2_n_5\,
      O(1) => \TIME_STAMP_CNT_reg[15]_i_2_n_6\,
      O(0) => \TIME_STAMP_CNT_reg[15]_i_2_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \TIME_STAMP_CNT[15]_i_3_n_0\
    );
\TIME_STAMP_CNT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[3]_i_1_n_5\,
      Q => \^d\(14),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[3]_i_1_n_6\,
      Q => \^d\(13),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[3]_i_1_n_7\,
      Q => \^d\(12),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TIME_STAMP_CNT_reg[7]_i_1_n_0\,
      CO(3) => \NLW_TIME_STAMP_CNT_reg[3]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \TIME_STAMP_CNT_reg[3]_i_1_n_1\,
      CO(1) => \TIME_STAMP_CNT_reg[3]_i_1_n_2\,
      CO(0) => \TIME_STAMP_CNT_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TIME_STAMP_CNT_reg[3]_i_1_n_4\,
      O(2) => \TIME_STAMP_CNT_reg[3]_i_1_n_5\,
      O(1) => \TIME_STAMP_CNT_reg[3]_i_1_n_6\,
      O(0) => \TIME_STAMP_CNT_reg[3]_i_1_n_7\,
      S(3 downto 0) => \^d\(15 downto 12)
    );
\TIME_STAMP_CNT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[7]_i_1_n_4\,
      Q => \^d\(11),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[7]_i_1_n_5\,
      Q => \^d\(10),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[7]_i_1_n_6\,
      Q => \^d\(9),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[7]_i_1_n_7\,
      Q => \^d\(8),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \TIME_STAMP_CNT_reg[11]_i_1_n_0\,
      CO(3) => \TIME_STAMP_CNT_reg[7]_i_1_n_0\,
      CO(2) => \TIME_STAMP_CNT_reg[7]_i_1_n_1\,
      CO(1) => \TIME_STAMP_CNT_reg[7]_i_1_n_2\,
      CO(0) => \TIME_STAMP_CNT_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TIME_STAMP_CNT_reg[7]_i_1_n_4\,
      O(2) => \TIME_STAMP_CNT_reg[7]_i_1_n_5\,
      O(1) => \TIME_STAMP_CNT_reg[7]_i_1_n_6\,
      O(0) => \TIME_STAMP_CNT_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\TIME_STAMP_CNT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[11]_i_1_n_4\,
      Q => \^d\(7),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
\TIME_STAMP_CNT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => CLKM_EN,
      D => \TIME_STAMP_CNT_reg[11]_i_1_n_5\,
      Q => \^d\(6),
      R => \CLKD_COUNTER_I_reg[3]_0\
    );
TS_COUNTER_SW_RST_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_TIMESTAMP_RST_P,
      Q => \^ts_counter_sw_rst_d1\,
      R => SYNC_RST_TL
    );
TS_COUNTER_SW_RST_D2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^ts_counter_sw_rst_d1\,
      Q => TS_COUNTER_SW_RST_D2,
      R => SYNC_RST_TL
    );
TS_RX_REN_D1_I_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TS_RX_REN_I_F1_reg_n_0,
      Q => TS_RX_REN_D1_I_F1,
      R => SYNC_RST_TL
    );
TS_RX_REN_D1_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TS_RX_REN_I_reg_n_0,
      Q => TS_RX_REN_D1_I,
      R => SYNC_RST_TL
    );
TS_RX_REN_I_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^rxe_msgval_early_f1\,
      Q => TS_RX_REN_I_F1_reg_n_0,
      R => SYNC_RST_TL
    );
TS_RX_REN_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^rxe_msgval_early_f0\,
      Q => TS_RX_REN_I_reg_n_0,
      R => SYNC_RST_TL
    );
TS_RX_WEN_F1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TS_RX_REN_D1_I_F1,
      Q => \^ts_rx_wen_f1_reg_0\,
      R => SYNC_RST_TL
    );
TS_RX_WEN_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TS_RX_REN_D1_I,
      Q => TS_RX_WEN,
      R => SYNC_RST_TL
    );
\XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\
     port map (
      dest_clk => can_clk,
      dest_out(4) => MATCHED_FILTER_INDEX_FS2(0),
      dest_out(3) => MATCHED_FILTER_INDEX_FS2(1),
      dest_out(2) => MATCHED_FILTER_INDEX_FS2(2),
      dest_out(1) => MATCHED_FILTER_INDEX_FS2(3),
      dest_out(0) => MATCHED_FILTER_INDEX_FS2(4),
      src_clk => '0',
      src_in(4 downto 0) => \syncstages_ff_reg[0][4]\(4 downto 0)
    );
\XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\
     port map (
      dest_clk => can_clk,
      dest_out => MATCH_RESULT_FS2,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]\
    );
\gen_rx1.u_rxxpm_2_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(6),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(11),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(19)
    );
\gen_rx1.u_rxxpm_2_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(5),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(10),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(18)
    );
\gen_rx1.u_rxxpm_2_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(4),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(9),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(17)
    );
\gen_rx1.u_rxxpm_2_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(3),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(8),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(16)
    );
\gen_rx1.u_rxxpm_2_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(2),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(7),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(15)
    );
\gen_rx1.u_rxxpm_2_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(1),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(6),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(14)
    );
\gen_rx1.u_rxxpm_2_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(5),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(13)
    );
\gen_rx1.u_rxxpm_2_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(20),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(4),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(12)
    );
\gen_rx1.u_rxxpm_2_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(19),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(3),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(11)
    );
\gen_rx1.u_rxxpm_2_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(18),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(2),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(10)
    );
\gen_rx1.u_rxxpm_2_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(17),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(1),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(9)
    );
\gen_rx1.u_rxxpm_2_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(16),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(0),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(8)
    );
\gen_rx1.u_rxxpm_2_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(7),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I3 => Q(7),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(7)
    );
\gen_rx1.u_rxxpm_2_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(6),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I3 => Q(6),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(6)
    );
\gen_rx1.u_rxxpm_2_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(5),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I3 => Q(5),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(5)
    );
\gen_rx1.u_rxxpm_2_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(4),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I3 => Q(4),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(4)
    );
\gen_rx1.u_rxxpm_2_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(3),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I3 => Q(3),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(3)
    );
\gen_rx1.u_rxxpm_2_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(2),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I3 => Q(2),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(2)
    );
\gen_rx1.u_rxxpm_2_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(1),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I3 => Q(1),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(1)
    );
\gen_rx1.u_rxxpm_2_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^ts_rx_wdata_f1\(0),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I3 => Q(0),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(0)
    );
\gen_rx1.u_rxxpm_2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(10),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(15),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(23)
    );
\gen_rx1.u_rxxpm_2_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(9),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(14),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(22)
    );
\gen_rx1.u_rxxpm_2_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(8),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(13),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(21)
    );
\gen_rx1.u_rxxpm_2_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(7),
      I1 => \^ts_rx_wen_f1_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(12),
      O => \RXE_DATA_STORED_AT_DLC_reg[0]\(20)
    );
\wr_index_i[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rxe_rxmsg_val_f0\,
      I1 => \wr_index_i_reg[6]\(0),
      O => RXE_RXMSG_VAL_F0_reg_0
    );
\wr_index_i[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rxe_rxmsg_val_f1\,
      I1 => \wr_index_i_reg[6]_0\(0),
      O => RXE_RXMSG_VAL_F1_reg_0
    );
\wr_index_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rxe_rxmsg_val_f0\,
      I1 => \wr_index_i_reg[6]\(0),
      O => RXE_RXMSG_VAL_F0_reg_1(0)
    );
\wr_index_i[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rxe_rxmsg_val_f1\,
      I1 => \wr_index_i_reg[6]_0\(0),
      O => RXE_RXMSG_VAL_F1_reg_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_bsp is
  port (
    dest_out : out STD_LOGIC;
    BIS_D1 : out STD_LOGIC;
    IC_REG_SBR_FS2_reg : out STD_LOGIC;
    BIS_HSYNC_FLG_I_D1 : out STD_LOGIC;
    TXE_TX_REN_D1_reg_0 : out STD_LOGIC;
    CANCEL_CONFIRMED_TL2OL_I_reg_0 : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    RXE_OL_SLEEP : out STD_LOGIC;
    RXE_OL_LBACK : out STD_LOGIC;
    RXE_MSGVAL_FD1_reg_0 : out STD_LOGIC;
    RXE_MSGVAL_FD2_reg_0 : out STD_LOGIC;
    TXE_MSGVAL_FD1 : out STD_LOGIC;
    TXE_TEC_DEC1 : out STD_LOGIC;
    TXE_MSGVAL_FD2 : out STD_LOGIC;
    IC_SYNC_ISR_ARBLST : out STD_LOGIC;
    TXE_IC_ARBLSS_I : out STD_LOGIC;
    BSP_IN_IFSPACE : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    BSP_IN_ID_STATE_I : out STD_LOGIC;
    BSP_IN_ID_STATE_D1 : out STD_LOGIC;
    BSP_IDVALID_FD1 : out STD_LOGIC;
    BSP_IDVALID_FD2 : out STD_LOGIC;
    ID_MATCH_EN : out STD_LOGIC;
    BSP_IN_EOF : out STD_LOGIC;
    RXE_RXFIFO_WEN_FD1_reg_0 : out STD_LOGIC;
    RXE_RXFIFO_WEN_FD2 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXE_RTR_I : out STD_LOGIC;
    RXE_IDE_I_reg_0 : out STD_LOGIC;
    TXE_PASSTX_I_reg_0 : out STD_LOGIC;
    TXE_PREFETCH_FD : out STD_LOGIC;
    TXE_TX_REN_D1 : out STD_LOGIC;
    TXE_TRNSMT_FLG_reg_0 : out STD_LOGIC;
    BSP_TXBIT_D1_reg_0 : out STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG_reg_0 : out STD_LOGIC;
    BSP_CRCERR_I_CANFD_FLG_reg_0 : out STD_LOGIC;
    TXE_TXING_reg_0 : out STD_LOGIC;
    RXE_PASSFLG_I_reg_0 : out STD_LOGIC;
    ERR_ACKERRPASS_I : out STD_LOGIC;
    IC_SYNC_ISR_RXOK : out STD_LOGIC;
    IC_SYNC_ISR_TXOK : out STD_LOGIC;
    BRS_EN_BTR : out STD_LOGIC;
    BRS_EN_I_FLAG_reg_0 : out STD_LOGIC;
    IC_SYNC_ESR_BERR : out STD_LOGIC;
    IC_SYNC_ESR_CRCER : out STD_LOGIC;
    IC_SYNC_ESR_FMER : out STD_LOGIC;
    IC_SYNC_ESR_STER : out STD_LOGIC;
    IC_SYNC_ESR_ACKER : out STD_LOGIC;
    IC_SYNC_ESR_F_STER : out STD_LOGIC;
    IC_SYNC_ESR_F_FMER : out STD_LOGIC;
    IC_SYNC_ESR_F_CRCER : out STD_LOGIC;
    IC_SYNC_ESR_F_BERR : out STD_LOGIC;
    MSG_ON_CAN_BUS : out STD_LOGIC;
    RXE_FDF_I : out STD_LOGIC;
    RXE_ESI_I_reg_0 : out STD_LOGIC;
    RXE_BRS_I : out STD_LOGIC;
    TDCV_CNT_REG_WEN : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    TXE_TXING_reg_1 : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_1\ : out STD_LOGIC;
    IC_REG_SBR_FS2_reg_0 : out STD_LOGIC;
    TXING_BRS_EN_BTR_D1_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \arststages_ff_reg[1]\ : out STD_LOGIC;
    \ic_reg_n_btr_sjw_cdc_tig_reg[1]\ : out STD_LOGIC;
    \ic_reg_n_btr_sjw_cdc_tig_reg[1]_0\ : out STD_LOGIC;
    \arststages_ff_reg[1]_0\ : out STD_LOGIC;
    \arststages_ff_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ic_reg_n_btr_sjw_cdc_tig_reg[4]\ : out STD_LOGIC;
    \arststages_ff_reg[1]_2\ : out STD_LOGIC;
    \ic_reg_f_btr_sjw_cdc_tig_reg[2]\ : out STD_LOGIC;
    \ic_reg_n_btr_sjw_cdc_tig_reg[6]\ : out STD_LOGIC;
    \ic_reg_n_btr_sjw_cdc_tig_reg[5]\ : out STD_LOGIC;
    \ic_reg_f_btr_ts2_cdc_tig_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ic_reg_n_btr_ts1_cdc_tig_reg[7]\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[2]_0\ : out STD_LOGIC;
    \EMU_REC_I_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_RXBIT_I_reg : out STD_LOGIC;
    \EMU_REC_I1117_out__0\ : out STD_LOGIC;
    BTL_RXBIT_I_reg_0 : out STD_LOGIC;
    \RXE_COUNTER_I_reg[2]_1\ : out STD_LOGIC;
    \ERR_EXTERR_I__1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_reg_n_btr_ts1_cdc_tig_reg[2]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \BTL_SAMP_I__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_reg_n_btr_ts1_cdc_tig_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RXE_COUNTER_I_reg[8]_0\ : out STD_LOGIC;
    \BSP_ERROR_I__9\ : out STD_LOGIC;
    TXE_TX_REN_I : out STD_LOGIC;
    IC_REG_MSR_DPEE_FS2_reg : out STD_LOGIC;
    \RXE_SREG_I_reg[30]_0\ : out STD_LOGIC;
    ena : out STD_LOGIC;
    TXE_MSGVAL_D1_I_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXF_FULL_AT_MSG_BOUNDARY_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \TIME_STAMP_CNT_CAPTURE_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \RXE_MSGPAD_SEL_FS1_reg[0]_0\ : out STD_LOGIC;
    \state_reg[2]_2\ : out STD_LOGIC;
    CLKM_EN_reg : out STD_LOGIC;
    BRS_EN_I : out STD_LOGIC;
    \state_reg[4]_0\ : out STD_LOGIC;
    \state_reg[4]_1\ : out STD_LOGIC;
    \IC_REG_BRPR_EQ__6\ : out STD_LOGIC;
    BRS_L_SP_FE_reg_0 : out STD_LOGIC;
    \ic_reg_f_brpr_cdc_tig_reg[7]\ : out STD_LOGIC;
    IC_REG_BRPR : out STD_LOGIC_VECTOR ( 0 to 0 );
    BSP_TXBIT_FD_reg : out STD_LOGIC;
    \state_reg[4]_2\ : out STD_LOGIC;
    CLKD_CMP_I : out STD_LOGIC;
    \ic_reg_f_brpr_cdc_tig_reg[1]\ : out STD_LOGIC;
    BRSD_P_ERR_1TQ : out STD_LOGIC;
    \CLKD_COUNTER_I_reg[7]\ : out STD_LOGIC;
    \ic_reg_f_brpr_cdc_tig_reg[7]_0\ : out STD_LOGIC;
    \ic_reg_f_brpr_cdc_tig_reg[4]\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[0]_0\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[5]_0\ : out STD_LOGIC;
    p_1_in146_in : out STD_LOGIC;
    \RXE_COUNTER_I_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SM_FLAG_I_reg : out STD_LOGIC;
    \state_reg[4]_3\ : out STD_LOGIC;
    RXE_OL_PEE : out STD_LOGIC;
    \state_reg[2]_3\ : out STD_LOGIC;
    \BIS_COUNTER_I3__0\ : out STD_LOGIC;
    RXE_REC_DEC1 : out STD_LOGIC;
    TXE_TXING_reg_2 : out STD_LOGIC;
    \RXE_COUNTER_I_reg[1]_0\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[2]_2\ : out STD_LOGIC;
    BSP_TXBIT_D1_reg_1 : out STD_LOGIC;
    BTL_RXBIT_I_reg_1 : out STD_LOGIC;
    BSP_CRCERR_I_CANFD_FLG0 : out STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG0 : out STD_LOGIC;
    \state_reg[4]_4\ : out STD_LOGIC;
    RXE_OL_BIDLE : out STD_LOGIC;
    \RXE_COUNTER_I_reg[0]_1\ : out STD_LOGIC;
    RXE_RTR_I0 : out STD_LOGIC;
    \state_reg[4]_5\ : out STD_LOGIC;
    \state_reg[2]_4\ : out STD_LOGIC;
    BTL_RXBIT_I_reg_2 : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC;
    RXE_CRC_EN : out STD_LOGIC;
    \ERR_TXBERR_I_FD_F__3\ : out STD_LOGIC;
    \state_reg[4]_6\ : out STD_LOGIC;
    BRS_L_SP_FE_reg_1 : out STD_LOGIC;
    \BSP_CRCERR_I_CANFD__1\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[2]_3\ : out STD_LOGIC;
    BTL_RXBIT_I_reg_3 : out STD_LOGIC;
    IC_REG_SBR_FS2_reg_1 : out STD_LOGIC;
    TXE_TXING15_out : out STD_LOGIC;
    \syncstages_ff_reg[1]\ : out STD_LOGIC;
    CRC_CRCWORD_I1 : out STD_LOGIC;
    \arststages_ff_reg[1]_3\ : out STD_LOGIC;
    \arststages_ff_reg[1]_4\ : out STD_LOGIC;
    \state_reg[0]_3\ : out STD_LOGIC;
    RXE_MSGVAL_EARLY_F00 : out STD_LOGIC;
    \RXE_COUNTER_I_reg[0]_2\ : out STD_LOGIC;
    RXE_MSGVAL_EARLY_F10 : out STD_LOGIC;
    \RXE_COUNTER_I_reg[1]_1\ : out STD_LOGIC;
    TDC_TRIG_COND : out STD_LOGIC;
    RXE_BTL_HSYNC_EN : out STD_LOGIC;
    HSYNC_FLG_I0 : out STD_LOGIC;
    BTL_RXBIT_I_reg_4 : out STD_LOGIC;
    RXE_IC_BSOFF : out STD_LOGIC;
    \RXE_COUNTER_I_reg[1]_2\ : out STD_LOGIC;
    \RXE_COUNTER_I_reg[1]_3\ : out STD_LOGIC;
    RXE_OL_RSTST : out STD_LOGIC;
    FAST_TRANSMT_PT : out STD_LOGIC;
    BTL_TRNSMT_EN_I1 : out STD_LOGIC;
    SSP_EN : out STD_LOGIC;
    TXING_BRS_EN_BTR_D1_reg_0 : out STD_LOGIC;
    IC_REG_F_BRPR_TDC_EN_FS2_reg : out STD_LOGIC;
    \ic_reg_n_btr_ts2_cdc_tig_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ic_reg_n_btr_sjw_cdc_tig_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    BRS_L_SP_FE_reg_2 : out STD_LOGIC;
    \arststages_ff_reg[1]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \BTL_COUNTER_I_REG_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRSD_P_ERR_1TQ_FD_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_reg_f_btr_ts2_cdc_tig_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRS_L_SP_FE_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ic_reg_n_btr_ts2_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \RXE_COUNTER_I_reg[2]_4\ : out STD_LOGIC;
    \ic_reg_n_btr_ts1_cdc_tig_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    BTL_COUNTER_I0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ic_reg_n_btr_ts1_cdc_tig_reg[7]_0\ : out STD_LOGIC;
    \ic_reg_n_btr_ts1_cdc_tig_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ic_reg_n_btr_ts1_cdc_tig_reg[2]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \BTL_COUNTER_I_REG_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \BTL_COUNTER_I_REG_reg[6]\ : out STD_LOGIC;
    BRSD_P_ERR_1TQ_FD_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRSD_P_ERR_1TQ_FD_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ic_reg_n_btr_ts1_cdc_tig_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRSD_P_ERR_1TQ_FD_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BRSD_P_ERR_1TQ_FD_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXE_RXMSG_INVAL_F10 : out STD_LOGIC;
    RXE_RXMSG_VAL_F10 : out STD_LOGIC;
    RXE_RXMSG_VAL_F00 : out STD_LOGIC;
    RXE_RXMSG_INVAL_F00 : out STD_LOGIC;
    \RXE_SREG_I_reg[24]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \BTL_NTQ_I0_carry__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_reg_n_btr_ts1_cdc_tig_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BRS_L_SP_FE_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ID_FOR_MATCH_reg[0]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \syncstages_ff_reg[0]\ : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    BIS_HSYNC_FLG_I_D1_reg_0 : in STD_LOGIC;
    SM_STUFFBIT_PD : in STD_LOGIC;
    \TXE_DLC_I_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_192_in : in STD_LOGIC;
    \ID_FOR_MATCH_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ID_MATCH_EN_reg_0 : in STD_LOGIC;
    RXE_RTR_I_reg_0 : in STD_LOGIC;
    RXE_IDE_I_reg_1 : in STD_LOGIC;
    TXE_PASSTX_I_reg_1 : in STD_LOGIC;
    TXE_TX_REN_D1_reg_1 : in STD_LOGIC;
    BSP_TXBIT_D1_reg_2 : in STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG_reg_1 : in STD_LOGIC;
    BSP_CRCERR_I_CANFD_FLG_reg_1 : in STD_LOGIC;
    CANCEL_CONFIRMED_TL2OL_I_reg_1 : in STD_LOGIC;
    TXE_TXING_reg_3 : in STD_LOGIC;
    RXE_IC_RXOK_I_reg_0 : in STD_LOGIC;
    TXE_IC_TXOK_I_reg_0 : in STD_LOGIC;
    TXE_IC_ARBLSS_I_reg_0 : in STD_LOGIC;
    BSP_IC_BIT_ERROR_I_reg_0 : in STD_LOGIC;
    BSP_IC_CRC_ERROR_I_reg_0 : in STD_LOGIC;
    BSP_IC_FRM_ERROR_I_reg_0 : in STD_LOGIC;
    BSP_IC_STUFF_ERROR_I_reg_0 : in STD_LOGIC;
    BSP_IC_ACK_ERROR_I_reg_0 : in STD_LOGIC;
    BSP_IC_F_STUFF_ERROR_I_reg_0 : in STD_LOGIC;
    BSP_IC_F_FRM_ERROR_I_reg_0 : in STD_LOGIC;
    BSP_IC_F_CRC_ERROR_I_reg_0 : in STD_LOGIC;
    BSP_IC_F_BIT_ERROR_I_reg_0 : in STD_LOGIC;
    MSG_ON_CAN_BUS_reg_0 : in STD_LOGIC;
    RXE_FDF_I_reg_0 : in STD_LOGIC;
    RXE_ESI_I_reg_1 : in STD_LOGIC;
    RXE_BRS_I_reg_0 : in STD_LOGIC;
    TDCV_CNT_REG_WEN_reg_0 : in STD_LOGIC;
    \EMU_OL_ECR_I_reg[15]\ : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \RXE_MSGPAD_SEL_FS1_reg[0]_1\ : in STD_LOGIC;
    MSR_SBR_FS2 : in STD_LOGIC;
    TXING_BRS_EN_BTR_D1 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BTL_COUNTER_I17_carry_i_6 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \BTL_COUNTER_I_REG[7]_i_6\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \i__carry_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BTL_NTQ_I0_carry__0_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    CAN_PHY_TX_LP_i_14_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BTL_COUNTER_I16_carry_i_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \BTL_NTQ_I0_carry__0_i_8_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    EMU_REC_I20_carry_i_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EMU_REC_I20_carry__0\ : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F1_reg : in STD_LOGIC;
    BTL_COUNTER_I : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BRS_L_SP_FE_reg_5 : in STD_LOGIC;
    RXE_PASSFLG_I_reg_1 : in STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG_reg_2 : in STD_LOGIC;
    TS_RX_WEN : in STD_LOGIC;
    OL_RX_FIFO_FULL : in STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY : in STD_LOGIC;
    TXE_BRAM_WEN : in STD_LOGIC;
    \addr_location_incr_count_reg[0]\ : in STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY_F1 : in STD_LOGIC;
    OL_RX_FIFO_FULL_F1 : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    TS_RX_WDATA_F1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ERR_ACKERRPASS_I_reg_0 : in STD_LOGIC;
    FAST_TRANSMT_PT_D1_reg : in STD_LOGIC;
    RSYNC_OCCR_I : in STD_LOGIC;
    FAST_TRANSMT_PT_D1_reg_0 : in STD_LOGIC;
    FAST_TRANSMT_PT_D1_reg_1 : in STD_LOGIC;
    CAN_PHY_TX_LP_reg : in STD_LOGIC;
    CAN_PHY_TX_LP_reg_0 : in STD_LOGIC;
    RSYNC_FLG_I_reg : in STD_LOGIC;
    CLKM_EN_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    CLKM_EN_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    CLKM_EN_reg_2 : in STD_LOGIC;
    CLKM_EN_reg_3 : in STD_LOGIC;
    CLKD_COUNTER_I_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    BRSD_P_ERR_1TQ_FD_reg_4 : in STD_LOGIC;
    BRSD_P_ERR_1TQ_FD_reg_5 : in STD_LOGIC;
    FBR_ERR_1TQ : in STD_LOGIC;
    \BSP_TXBIT_I1262_out__0\ : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_19_0 : in STD_LOGIC;
    BSP_TXBIT_I02_in : in STD_LOGIC;
    SM_FLAG_I : in STD_LOGIC;
    SM_FLAG_I_FSB_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    EMU_REC_ERRACT : in STD_LOGIC;
    BRSD_P_ERR_1TQ_FD_reg_6 : in STD_LOGIC;
    \state[1]_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state[1]_i_4_1\ : in STD_LOGIC;
    MSR_DPEE_FS2 : in STD_LOGIC;
    \state[1]_i_14_0\ : in STD_LOGIC;
    \state[2]_i_4_0\ : in STD_LOGIC;
    MSR_LBACK_FS2 : in STD_LOGIC;
    TXE_TRNSMT_FLG_reg_1 : in STD_LOGIC;
    RXE_PASSFLG_I_reg_2 : in STD_LOGIC;
    \state[0]_i_18_0\ : in STD_LOGIC;
    BRSD_P_ERR_1TQ_FD_reg_7 : in STD_LOGIC;
    CAN_PHY_TX_LP_i_13_0 : in STD_LOGIC;
    \state[1]_i_18_0\ : in STD_LOGIC;
    SM_FLAG_I_FSB : in STD_LOGIC;
    \SM_STUFFBIT_I__11\ : in STD_LOGIC;
    TXE_PREFETCH_FD_reg_0 : in STD_LOGIC;
    BTL_SAMP_EN_FD2 : in STD_LOGIC;
    EMU_TEC_I2_carry_i_9_0 : in STD_LOGIC;
    BRSD_P_ERR_1TQ_FD_reg_8 : in STD_LOGIC;
    MATCH_RESULT_TO_BSP : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXE_MSGVAL_EARLY_F0_reg : in STD_LOGIC;
    RXE_RXMSG_VAL_F0_reg : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F1_reg_0 : in STD_LOGIC;
    RXE_RXMSG_INVAL_F0_reg : in STD_LOGIC;
    MSR_DAR_FS2 : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_24_0 : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_49_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    TXE_TX_REN_I_CFD_D1_i_8_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    TXE_TX_REN_I_CFD_D1_i_14_0 : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_43_0 : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_43_1 : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_43_2 : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_43_3 : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_66_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    RXE_BTL_HSYNC_FD1 : in STD_LOGIC;
    HSYNC_FLG_I_reg : in STD_LOGIC;
    MSR_SLEEP_FS2 : in STD_LOGIC;
    MSR_BRSD_FS2 : in STD_LOGIC;
    BTL_TRNSMT_EN_FD1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_TRNSMT_EN_FD1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_TRNSMT_EN_FD1_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_TRNSMT_EN_FD1_reg_2 : in STD_LOGIC;
    TDC_EN_FS2 : in STD_LOGIC;
    SSP_EN_D1_reg : in STD_LOGIC;
    SSP_EN_D1_reg_0 : in STD_LOGIC;
    TDC_SSP_SAMP_PT_D1 : in STD_LOGIC;
    \BTL_COUNTER_I_REG[7]_i_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BRSD_P_ERR_1TQ_FD : in STD_LOGIC;
    BRS_EN_BTR_D1 : in STD_LOGIC;
    \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \BTL_COUNTER_I1__0\ : in STD_LOGIC;
    BTL_COUNTER_I17_carry_i_15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RXE_DLC_I_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BIS_COUNTER_I_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BIS_COUNTER_I_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_bsp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_bsp is
  signal \^bis_counter_i3__0\ : STD_LOGIC;
  signal \BIS_COUNTER_I[0]_i_1_n_0\ : STD_LOGIC;
  signal BIS_COUNTER_I_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^brsd_p_err_1tq\ : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_13_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_14_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_15_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_18_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_19_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_20_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_21_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_25_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_2_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_3_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_4_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_7_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_8_n_0 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD_i_9_n_0 : STD_LOGIC;
  signal \^brsd_p_err_1tq_fd_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^brs_en_btr\ : STD_LOGIC;
  signal \^brs_en_i\ : STD_LOGIC;
  signal BRS_EN_I_FLAG_i_1_n_0 : STD_LOGIC;
  signal BRS_EN_I_FLAG_i_2_n_0 : STD_LOGIC;
  signal BRS_EN_I_FLAG_i_3_n_0 : STD_LOGIC;
  signal \^brs_en_i_flag_reg_0\ : STD_LOGIC;
  signal BRS_L_SP_FE_i_1_n_0 : STD_LOGIC;
  signal BRS_L_SP_FE_i_2_n_0 : STD_LOGIC;
  signal \^brs_l_sp_fe_reg_0\ : STD_LOGIC;
  signal \^brs_l_sp_fe_reg_1\ : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_3_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_4_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_5_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_6_n_0 : STD_LOGIC;
  signal \^bsp_crcerr_i_canfd_flg_reg_0\ : STD_LOGIC;
  signal \^bsp_crcerr_i_canfd__1\ : STD_LOGIC;
  signal BSP_CRCERR_I_CAN_FLG_i_10_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CAN_FLG_i_3_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CAN_FLG_i_4_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CAN_FLG_i_8_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CAN_FLG_i_9_n_0 : STD_LOGIC;
  signal \^bsp_crcerr_i_can_flg_reg_0\ : STD_LOGIC;
  signal \^bsp_error_i__9\ : STD_LOGIC;
  signal \BSP_FRMERR_I8__3\ : STD_LOGIC;
  signal BSP_IC_ACK_ERROR_I_i_3_n_0 : STD_LOGIC;
  signal BSP_IC_ACK_ERROR_I_i_4_n_0 : STD_LOGIC;
  signal BSP_IC_BIT_ERROR_I_i_10_n_0 : STD_LOGIC;
  signal BSP_IC_BIT_ERROR_I_i_11_n_0 : STD_LOGIC;
  signal BSP_IC_BIT_ERROR_I_i_12_n_0 : STD_LOGIC;
  signal BSP_IC_BIT_ERROR_I_i_13_n_0 : STD_LOGIC;
  signal BSP_IC_BIT_ERROR_I_i_14_n_0 : STD_LOGIC;
  signal BSP_IC_BIT_ERROR_I_i_15_n_0 : STD_LOGIC;
  signal BSP_IC_BIT_ERROR_I_i_5_n_0 : STD_LOGIC;
  signal BSP_IC_BIT_ERROR_I_i_6_n_0 : STD_LOGIC;
  signal BSP_IC_BIT_ERROR_I_i_7_n_0 : STD_LOGIC;
  signal BSP_IC_BIT_ERROR_I_i_8_n_0 : STD_LOGIC;
  signal BSP_IC_BIT_ERROR_I_i_9_n_0 : STD_LOGIC;
  signal BSP_IC_CRC_ERROR_I_i_4_n_0 : STD_LOGIC;
  signal BSP_IC_CRC_ERROR_I_i_5_n_0 : STD_LOGIC;
  signal BSP_IC_FRM_ERROR_I_i_5_n_0 : STD_LOGIC;
  signal BSP_IC_FRM_ERROR_I_i_6_n_0 : STD_LOGIC;
  signal \^bsp_idvalid_fd1\ : STD_LOGIC;
  signal BSP_IDVALID_FD1_i_3_n_0 : STD_LOGIC;
  signal BSP_IDVALID_FD1_i_4_n_0 : STD_LOGIC;
  signal BSP_IDVALID_FD1_i_5_n_0 : STD_LOGIC;
  signal BSP_IDVALID_FD1_i_6_n_0 : STD_LOGIC;
  signal BSP_IN_EOF_i_3_n_0 : STD_LOGIC;
  signal BSP_IN_EOF_i_4_n_0 : STD_LOGIC;
  signal \^bsp_in_id_state_i\ : STD_LOGIC;
  signal BSP_IN_ID_STATE_I0 : STD_LOGIC;
  signal \^bsp_txbit_d1_reg_0\ : STD_LOGIC;
  signal \^bsp_txbit_d1_reg_1\ : STD_LOGIC;
  signal BSP_TXBIT_I00_in : STD_LOGIC;
  signal BSP_TXBIT_I04_in : STD_LOGIC;
  signal \BSP_TXBIT_I0__30\ : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_i_10_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_i_13_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_i_14_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_i_9_n_0 : STD_LOGIC;
  signal \^btl_rxbit_i_reg\ : STD_LOGIC;
  signal \^btl_rxbit_i_reg_0\ : STD_LOGIC;
  signal \^btl_rxbit_i_reg_2\ : STD_LOGIC;
  signal \^btl_samp_i__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BTL_TRNSMT_EN_FD13_carry_i_7_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_i_8_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD1_i_2_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD1_i_3_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD1_i_4_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD1_i_5_n_0 : STD_LOGIC;
  signal BUFFER_EMPTY_INTERNAL : STD_LOGIC;
  signal BUFFER_EMPTY_INTERNAL_i_1_n_0 : STD_LOGIC;
  signal BUFFER_EMPTY_INTERNAL_i_4_n_0 : STD_LOGIC;
  signal BUFFER_EMPTY_INTERNAL_i_5_n_0 : STD_LOGIC;
  signal BUFFER_EMPTY_INTERNAL_i_6_n_0 : STD_LOGIC;
  signal BUFFER_EMPTY_INTERNAL_i_7_n_0 : STD_LOGIC;
  signal BUFFER_IS_READY_SYNCED : STD_LOGIC;
  signal BUFFER_IS_READY_SYNCED_D1 : STD_LOGIC;
  signal CANCEL_CONFIRMED_TL2OL_I_D1 : STD_LOGIC;
  signal \^cancel_confirmed_tl2ol_i_reg_0\ : STD_LOGIC;
  signal CAN_PHY_TX_LP_i_12_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_LP_i_13_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_LP_i_14_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_LP_i_17_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0 : STD_LOGIC;
  signal \CLKD_COUNTER_I[0]_i_6_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[0]_i_7_n_0\ : STD_LOGIC;
  signal \CLKD_COUNTER_I[0]_i_8_n_0\ : STD_LOGIC;
  signal CLKM_EN_i_11_n_0 : STD_LOGIC;
  signal CLKM_EN_i_12_n_0 : STD_LOGIC;
  signal CLKM_EN_i_2_n_0 : STD_LOGIC;
  signal CLKM_EN_i_3_n_0 : STD_LOGIC;
  signal CLKM_EN_i_5_n_0 : STD_LOGIC;
  signal CLKM_EN_i_6_n_0 : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \COUNTER_I[1]_i_4_n_0\ : STD_LOGIC;
  signal \EMU_OL_ECR_I[0]_i_4_n_0\ : STD_LOGIC;
  signal \^emu_rec_i1117_out__0\ : STD_LOGIC;
  signal EMU_REC_I20_carry_i_9_n_0 : STD_LOGIC;
  signal \EMU_REC_I[7]_i_5_n_0\ : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_10_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_11_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_12_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_7_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_9_n_0 : STD_LOGIC;
  signal \^err_ackerrpass_i\ : STD_LOGIC;
  signal ERR_ACKERRPASS_I_i_1_n_0 : STD_LOGIC;
  signal ERR_ACKERRPASS_I_i_3_n_0 : STD_LOGIC;
  signal \^err_exterr_i__1\ : STD_LOGIC;
  signal \^err_txberr_i_fd_f__3\ : STD_LOGIC;
  signal FAST_TRANSMT_PT_D1_i_10_n_0 : STD_LOGIC;
  signal FAST_TRANSMT_PT_D1_i_7_n_0 : STD_LOGIC;
  signal FAST_TRANSMT_PT_D1_i_8_n_0 : STD_LOGIC;
  signal FAST_TRANSMT_PT_D1_i_9_n_0 : STD_LOGIC;
  signal FBR_ERR_1TQ_i_3_n_0 : STD_LOGIC;
  signal FBR_ERR_1TQ_i_4_n_0 : STD_LOGIC;
  signal FBR_ERR_1TQ_i_5_n_0 : STD_LOGIC;
  signal HSYNC_FLG_I_i_4_n_0 : STD_LOGIC;
  signal \^ic_reg_brpr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ic_reg_brpr_eq__6\ : STD_LOGIC;
  signal IC_REG_BTR_SJW : STD_LOGIC_VECTOR ( 3 to 4 );
  signal IC_REG_BTR_TS1 : STD_LOGIC_VECTOR ( 3 to 5 );
  signal \IC_REG_BTR_TS1__0\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal IC_REG_BTR_TS2 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \IC_REG_BTR_TS2__0\ : STD_LOGIC_VECTOR ( 3 to 4 );
  signal \^ic_reg_msr_dpee_fs2_reg\ : STD_LOGIC;
  signal \^ic_reg_sbr_fs2_reg\ : STD_LOGIC;
  signal \ID_FOR_MATCH[11]_i_2_n_0\ : STD_LOGIC;
  signal \ID_FOR_MATCH[12]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rxe_brs_i\ : STD_LOGIC;
  signal RXE_BTL_HSYNC_FD1_i_2_n_0 : STD_LOGIC;
  signal RXE_COUNTER_I0177_out : STD_LOGIC;
  signal \RXE_COUNTER_I[0]_i_1_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[6]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_10_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_11_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_12_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_13_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_14_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_15_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_16_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_17_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_18_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_19_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_1_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_20_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_21_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_22_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_23_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_25_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_26_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_27_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_28_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_29_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_30_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_4_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_5_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_6_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_7_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_8_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I[8]_i_9_n_0\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[0]_0\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[0]_1\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[0]_2\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[1]_0\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[1]_1\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[1]_3\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[2]_0\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[2]_1\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[2]_2\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[2]_3\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rxe_counter_i_reg[5]_0\ : STD_LOGIC;
  signal \^rxe_counter_i_reg[8]_0\ : STD_LOGIC;
  signal \RXE_COUNTER_I_reg_n_0_[2]\ : STD_LOGIC;
  signal \RXE_COUNTER_I_reg_n_0_[4]\ : STD_LOGIC;
  signal \RXE_COUNTER_I_reg_n_0_[5]\ : STD_LOGIC;
  signal \RXE_COUNTER_I_reg_n_0_[6]\ : STD_LOGIC;
  signal \RXE_COUNTER_I_reg_n_0_[7]\ : STD_LOGIC;
  signal \RXE_COUNTER_I_reg_n_0_[8]\ : STD_LOGIC;
  signal \RXE_COUNTER_RST029_out__10\ : STD_LOGIC;
  signal \RXE_COUNTER_RST1135_out__14\ : STD_LOGIC;
  signal \RXE_COUNTER_RST1138_out__1\ : STD_LOGIC;
  signal \RXE_COUNTER_RST1140_out__0\ : STD_LOGIC;
  signal \RXE_COUNTER_RST1152_out__2\ : STD_LOGIC;
  signal \RXE_COUNTER_RST1162_out__0\ : STD_LOGIC;
  signal \RXE_COUNTER_RST1171_out__1\ : STD_LOGIC;
  signal \RXE_COUNTER_RST1172_out__1\ : STD_LOGIC;
  signal \RXE_COUNTER_RST1196_out__0\ : STD_LOGIC;
  signal \RXE_COUNTER_RST124_out__2\ : STD_LOGIC;
  signal RXE_COUNTER_RST2 : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \RXE_COUNTER_RST3_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[0]_i_4_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[0]_i_6_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[0]_i_7_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[10]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[1]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[1]_i_3_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[2]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[2]_i_3_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[3]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[3]_i_3_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[4]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[4]_i_3_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[5]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[5]_i_3_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[6]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[6]_i_3_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[7]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[7]_i_3_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[7]_i_4_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[8]_i_2_n_0\ : STD_LOGIC;
  signal \RXE_DATA_STORED_AT_DLC[9]_i_2_n_0\ : STD_LOGIC;
  signal RXE_DLC_I : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \RXE_DLC_I[3]_i_4_n_0\ : STD_LOGIC;
  signal RXE_ERRFLG_I : STD_LOGIC;
  signal RXE_ERRFLG_I_i_1_n_0 : STD_LOGIC;
  signal RXE_ERRFLG_I_i_3_n_0 : STD_LOGIC;
  signal \^rxe_esi_i_reg_0\ : STD_LOGIC;
  signal \^rxe_fdf_i\ : STD_LOGIC;
  signal \^rxe_ide_i_reg_0\ : STD_LOGIC;
  signal RXE_MSGINVAL_FD1 : STD_LOGIC;
  signal RXE_MSGINVAL_FD1_i_3_n_0 : STD_LOGIC;
  signal RXE_MSGINVAL_FD2 : STD_LOGIC;
  signal RXE_MSGINVAL_I : STD_LOGIC;
  signal RXE_MSGPAD_SEL : STD_LOGIC_VECTOR ( 2 to 2 );
  signal RXE_MSGPAD_SEL_FS1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXE_MSGPAD_SEL_FS10 : STD_LOGIC;
  signal RXE_MSGPAD_SEL_FS1014_out : STD_LOGIC;
  signal \RXE_MSGPAD_SEL_FS13__5\ : STD_LOGIC;
  signal \RXE_MSGPAD_SEL_FS1[2]_i_4_n_0\ : STD_LOGIC;
  signal \RXE_MSGPAD_SEL_FS1[2]_i_6_n_0\ : STD_LOGIC;
  signal \^rxe_msgpad_sel_fs1_reg[0]_0\ : STD_LOGIC;
  signal RXE_MSGVAL_D1_I : STD_LOGIC;
  signal RXE_MSGVAL_EARLY_F1_i_4_n_0 : STD_LOGIC;
  signal \^rxe_msgval_fd1_reg_0\ : STD_LOGIC;
  signal \^rxe_msgval_fd2_reg_0\ : STD_LOGIC;
  signal \^rxe_ol_bidle\ : STD_LOGIC;
  signal RXE_OL_LBACK_I : STD_LOGIC;
  signal \^rxe_ol_pee\ : STD_LOGIC;
  signal RXE_OL_SLEEP_I : STD_LOGIC;
  signal RXE_OL_SLEEP_i_2_n_0 : STD_LOGIC;
  signal RXE_PASSFLG_I_i_1_n_0 : STD_LOGIC;
  signal \^rxe_passflg_i_reg_0\ : STD_LOGIC;
  signal \^rxe_rec_dec1\ : STD_LOGIC;
  signal RXE_REC_INC12 : STD_LOGIC;
  signal \^rxe_rtr_i\ : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD10 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1211_out : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD18 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_i_10_n_0 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_i_11_n_0 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_i_3_n_0 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_i_4_n_0 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_i_6_n_0 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_i_7_n_0 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_i_8_n_0 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_i_9_n_0 : STD_LOGIC;
  signal \^rxe_rxfifo_wen_fd1_reg_0\ : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_reg_i_5_n_2 : STD_LOGIC;
  signal RXE_RXFIFO_WEN_FD1_reg_i_5_n_3 : STD_LOGIC;
  signal \^rxe_rxfifo_wen_fd2\ : STD_LOGIC;
  signal RXE_RXMSG_INVAL_F1_i_2_n_0 : STD_LOGIC;
  signal RXE_SREG_I0 : STD_LOGIC;
  signal \RXE_SREG_I[0]_i_2_n_0\ : STD_LOGIC;
  signal \^rxe_sreg_i_reg[24]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rxe_sreg_i_reg[30]_0\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[0]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[10]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[11]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[12]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[13]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[14]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[15]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[16]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[17]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[18]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[1]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[2]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[3]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[4]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[5]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[6]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[7]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[8]\ : STD_LOGIC;
  signal \RXE_SREG_I_reg_n_0_[9]\ : STD_LOGIC;
  signal SM_FLAG_I_FSB_i_4_n_0 : STD_LOGIC;
  signal SM_FLAG_I_FSB_i_5_n_0 : STD_LOGIC;
  signal SM_FLAG_I_FSB_i_6_n_0 : STD_LOGIC;
  signal SM_FLAG_I_FSB_i_7_n_0 : STD_LOGIC;
  signal SM_FLAG_I_FSB_i_8_n_0 : STD_LOGIC;
  signal SM_FLAG_I_i_2_n_0 : STD_LOGIC;
  signal SM_FLAG_I_i_3_n_0 : STD_LOGIC;
  signal SM_FLAG_I_i_4_n_0 : STD_LOGIC;
  signal SM_STUFFBIT_PD1_reg_n_0 : STD_LOGIC;
  signal TDC_TRIG_COND_D1_i_2_n_0 : STD_LOGIC;
  signal TDC_TRIG_COND_D1_i_4_n_0 : STD_LOGIC;
  signal TXE_CFD_5 : STD_LOGIC;
  signal TXE_DLC_I_EN : STD_LOGIC;
  signal TXE_DLC_I_EN_i_3_n_0 : STD_LOGIC;
  signal TXE_DLC_I_EN_i_5_n_0 : STD_LOGIC;
  signal TXE_DLC_I_EXT : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^txe_ic_arblss_i\ : STD_LOGIC;
  signal TXE_MSGINVAL_D1 : STD_LOGIC;
  signal TXE_MSGINVAL_D1_i_4_n_0 : STD_LOGIC;
  signal TXE_MSGINVAL_D2 : STD_LOGIC;
  signal TXE_MSGINVAL_FD1 : STD_LOGIC;
  signal TXE_MSGINVAL_FD2 : STD_LOGIC;
  signal TXE_MSGVAL_D1_I : STD_LOGIC;
  signal \^txe_msgval_fd1\ : STD_LOGIC;
  signal TXE_MSGVAL_FD1_i_2_n_0 : STD_LOGIC;
  signal \^txe_passtx_i_reg_0\ : STD_LOGIC;
  signal \^txe_prefetch_fd\ : STD_LOGIC;
  signal TXE_PREFETCH_FD_i_1_n_0 : STD_LOGIC;
  signal \^txe_tec_dec1\ : STD_LOGIC;
  signal TXE_TRNSMT_FLG_i_1_n_0 : STD_LOGIC;
  signal TXE_TRNSMT_FLG_i_3_n_0 : STD_LOGIC;
  signal TXE_TRNSMT_FLG_i_4_n_0 : STD_LOGIC;
  signal \^txe_trnsmt_flg_reg_0\ : STD_LOGIC;
  signal TXE_TXING11 : STD_LOGIC;
  signal TXE_TXING_i_5_n_0 : STD_LOGIC;
  signal TXE_TXING_i_6_n_0 : STD_LOGIC;
  signal TXE_TXING_i_9_n_0 : STD_LOGIC;
  signal \^txe_txing_reg_0\ : STD_LOGIC;
  signal \^txe_txing_reg_1\ : STD_LOGIC;
  signal \^txe_txing_reg_2\ : STD_LOGIC;
  signal \^txe_tx_ren_d1\ : STD_LOGIC;
  signal \^txe_tx_ren_d1_reg_0\ : STD_LOGIC;
  signal \^txe_tx_ren_i\ : STD_LOGIC;
  signal TXE_TX_REN_I_CFD : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_10_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_11_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_12_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_13_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_16_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_17_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_18_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_19_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_20_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_21_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_22_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_23_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_24_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_25_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_26_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_27_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_28_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_2_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_31_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_33_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_35_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_36_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_37_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_38_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_39_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_40_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_41_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_42_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_44_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_45_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_46_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_47_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_48_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_49_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_50_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_51_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_52_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_53_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_54_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_56_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_57_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_58_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_59_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_60_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_61_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_62_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_63_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_64_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_65_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_66_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_67_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_68_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_69_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_6_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_70_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_76_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_77_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_78_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_79_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_7_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_80_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_81_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_82_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_87_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_88_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_89_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_8_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_90_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_9_n_0 : STD_LOGIC;
  signal \^arststages_ff_reg[1]\ : STD_LOGIC;
  signal \^arststages_ff_reg[1]_0\ : STD_LOGIC;
  signal \^arststages_ff_reg[1]_2\ : STD_LOGIC;
  signal \btl/BTL_COUNTER_I00_in\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \btl/BTL_SAMP_I\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \btl/CAN_PHY_TX_POS_FLOP_X28__12\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 27 );
  signal \^dest_out\ : STD_LOGIC;
  signal \gen_rx1.u_rxxpm_2_i_43_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_10_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_13_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_15__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_18_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_21_n_0\ : STD_LOGIC;
  signal \i__carry_i_22_n_0\ : STD_LOGIC;
  signal \i__carry_i_23_n_0\ : STD_LOGIC;
  signal \i__carry_i_24_n_0\ : STD_LOGIC;
  signal \i__carry_i_25_n_0\ : STD_LOGIC;
  signal \i__carry_i_28_n_0\ : STD_LOGIC;
  signal \i__carry_i_29_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__1_n_0\ : STD_LOGIC;
  signal \^ic_reg_f_brpr_cdc_tig_reg[7]_0\ : STD_LOGIC;
  signal \^ic_reg_f_btr_sjw_cdc_tig_reg[2]\ : STD_LOGIC;
  signal \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ic_reg_n_btr_sjw_cdc_tig_reg[1]\ : STD_LOGIC;
  signal \^ic_reg_n_btr_sjw_cdc_tig_reg[1]_0\ : STD_LOGIC;
  signal \^ic_reg_n_btr_sjw_cdc_tig_reg[4]\ : STD_LOGIC;
  signal \^ic_reg_n_btr_ts1_cdc_tig_reg[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ic_reg_n_btr_ts1_cdc_tig_reg[7]\ : STD_LOGIC;
  signal \^ic_reg_n_btr_ts1_cdc_tig_reg[7]_0\ : STD_LOGIC;
  signal \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in22_in : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p_198_in : STD_LOGIC;
  signal p_1_in105_in : STD_LOGIC;
  signal \^p_1_in146_in\ : STD_LOGIC;
  signal p_1_in52_in : STD_LOGIC;
  signal p_1_in81_in : STD_LOGIC;
  signal p_246_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in60_in : STD_LOGIC;
  signal p_5_in57_in : STD_LOGIC;
  signal p_62_in : STD_LOGIC;
  signal p_69_in : STD_LOGIC;
  signal p_77_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \state[0]_i_10_n_0\ : STD_LOGIC;
  signal \state[0]_i_11_n_0\ : STD_LOGIC;
  signal \state[0]_i_12_n_0\ : STD_LOGIC;
  signal \state[0]_i_13_n_0\ : STD_LOGIC;
  signal \state[0]_i_14_n_0\ : STD_LOGIC;
  signal \state[0]_i_15_n_0\ : STD_LOGIC;
  signal \state[0]_i_16_n_0\ : STD_LOGIC;
  signal \state[0]_i_17_n_0\ : STD_LOGIC;
  signal \state[0]_i_18_n_0\ : STD_LOGIC;
  signal \state[0]_i_19_n_0\ : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_20_n_0\ : STD_LOGIC;
  signal \state[0]_i_22_n_0\ : STD_LOGIC;
  signal \state[0]_i_23_n_0\ : STD_LOGIC;
  signal \state[0]_i_24_n_0\ : STD_LOGIC;
  signal \state[0]_i_25_n_0\ : STD_LOGIC;
  signal \state[0]_i_26_n_0\ : STD_LOGIC;
  signal \state[0]_i_27_n_0\ : STD_LOGIC;
  signal \state[0]_i_28_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_31_n_0\ : STD_LOGIC;
  signal \state[0]_i_32_n_0\ : STD_LOGIC;
  signal \state[0]_i_33_n_0\ : STD_LOGIC;
  signal \state[0]_i_34_n_0\ : STD_LOGIC;
  signal \state[0]_i_37_n_0\ : STD_LOGIC;
  signal \state[0]_i_38_n_0\ : STD_LOGIC;
  signal \state[0]_i_39_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[0]_i_41_n_0\ : STD_LOGIC;
  signal \state[0]_i_42_n_0\ : STD_LOGIC;
  signal \state[0]_i_45_n_0\ : STD_LOGIC;
  signal \state[0]_i_46_n_0\ : STD_LOGIC;
  signal \state[0]_i_47_n_0\ : STD_LOGIC;
  signal \state[0]_i_48_n_0\ : STD_LOGIC;
  signal \state[0]_i_49_n_0\ : STD_LOGIC;
  signal \state[0]_i_4_n_0\ : STD_LOGIC;
  signal \state[0]_i_50_n_0\ : STD_LOGIC;
  signal \state[0]_i_51_n_0\ : STD_LOGIC;
  signal \state[0]_i_52_n_0\ : STD_LOGIC;
  signal \state[0]_i_5_n_0\ : STD_LOGIC;
  signal \state[0]_i_6_n_0\ : STD_LOGIC;
  signal \state[0]_i_7_n_0\ : STD_LOGIC;
  signal \state[0]_i_8_n_0\ : STD_LOGIC;
  signal \state[0]_i_9_n_0\ : STD_LOGIC;
  signal \state[1]_i_10_n_0\ : STD_LOGIC;
  signal \state[1]_i_11_n_0\ : STD_LOGIC;
  signal \state[1]_i_12_n_0\ : STD_LOGIC;
  signal \state[1]_i_13_n_0\ : STD_LOGIC;
  signal \state[1]_i_14_n_0\ : STD_LOGIC;
  signal \state[1]_i_15_n_0\ : STD_LOGIC;
  signal \state[1]_i_16_n_0\ : STD_LOGIC;
  signal \state[1]_i_17_n_0\ : STD_LOGIC;
  signal \state[1]_i_18_n_0\ : STD_LOGIC;
  signal \state[1]_i_19_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_20_n_0\ : STD_LOGIC;
  signal \state[1]_i_21_n_0\ : STD_LOGIC;
  signal \state[1]_i_22_n_0\ : STD_LOGIC;
  signal \state[1]_i_23_n_0\ : STD_LOGIC;
  signal \state[1]_i_24_n_0\ : STD_LOGIC;
  signal \state[1]_i_25_n_0\ : STD_LOGIC;
  signal \state[1]_i_26_n_0\ : STD_LOGIC;
  signal \state[1]_i_27_n_0\ : STD_LOGIC;
  signal \state[1]_i_28_n_0\ : STD_LOGIC;
  signal \state[1]_i_29_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_30_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_4_n_0\ : STD_LOGIC;
  signal \state[1]_i_5_n_0\ : STD_LOGIC;
  signal \state[1]_i_6_n_0\ : STD_LOGIC;
  signal \state[1]_i_7_n_0\ : STD_LOGIC;
  signal \state[1]_i_8_n_0\ : STD_LOGIC;
  signal \state[1]_i_9_n_0\ : STD_LOGIC;
  signal \state[2]_i_10_n_0\ : STD_LOGIC;
  signal \state[2]_i_11_n_0\ : STD_LOGIC;
  signal \state[2]_i_12_n_0\ : STD_LOGIC;
  signal \state[2]_i_13_n_0\ : STD_LOGIC;
  signal \state[2]_i_14_n_0\ : STD_LOGIC;
  signal \state[2]_i_15_n_0\ : STD_LOGIC;
  signal \state[2]_i_16_n_0\ : STD_LOGIC;
  signal \state[2]_i_17_n_0\ : STD_LOGIC;
  signal \state[2]_i_19_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_20_n_0\ : STD_LOGIC;
  signal \state[2]_i_21_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[2]_i_6_n_0\ : STD_LOGIC;
  signal \state[2]_i_7_n_0\ : STD_LOGIC;
  signal \state[2]_i_8_n_0\ : STD_LOGIC;
  signal \state[2]_i_9_n_0\ : STD_LOGIC;
  signal \state[3]_i_11_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[3]_i_3_n_0\ : STD_LOGIC;
  signal \state[3]_i_4_n_0\ : STD_LOGIC;
  signal \state[3]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_6_n_0\ : STD_LOGIC;
  signal \state[3]_i_7_n_0\ : STD_LOGIC;
  signal \state[3]_i_8_n_0\ : STD_LOGIC;
  signal \state[3]_i_9_n_0\ : STD_LOGIC;
  signal \state[4]_i_10_n_0\ : STD_LOGIC;
  signal \state[4]_i_11_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state[4]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_3_n_0\ : STD_LOGIC;
  signal \state[4]_i_4_n_0\ : STD_LOGIC;
  signal \state[4]_i_6_n_0\ : STD_LOGIC;
  signal \state[4]_i_7_n_0\ : STD_LOGIC;
  signal \state[4]_i_9_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^state_reg[0]_1\ : STD_LOGIC;
  signal \^state_reg[0]_2\ : STD_LOGIC;
  signal \^state_reg[0]_3\ : STD_LOGIC;
  signal \state_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \state_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \state_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \state_reg[0]_i_36_n_1\ : STD_LOGIC;
  signal \state_reg[0]_i_36_n_2\ : STD_LOGIC;
  signal \state_reg[0]_i_36_n_3\ : STD_LOGIC;
  signal \state_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \state_reg[0]_i_44_n_1\ : STD_LOGIC;
  signal \state_reg[0]_i_44_n_2\ : STD_LOGIC;
  signal \state_reg[0]_i_44_n_3\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \^state_reg[2]_0\ : STD_LOGIC;
  signal \^state_reg[2]_1\ : STD_LOGIC;
  signal \^state_reg[2]_2\ : STD_LOGIC;
  signal \^state_reg[2]_3\ : STD_LOGIC;
  signal \^state_reg[2]_4\ : STD_LOGIC;
  signal \^state_reg[4]_1\ : STD_LOGIC;
  signal \^state_reg[4]_3\ : STD_LOGIC;
  signal \^state_reg[4]_5\ : STD_LOGIC;
  signal \^state_reg[4]_6\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[3]\ : STD_LOGIC;
  signal \state_reg_n_0_[4]\ : STD_LOGIC;
  signal \^syncstages_ff_reg[1]\ : STD_LOGIC;
  signal \tlom/SM_FLAG_I1\ : STD_LOGIC;
  signal \NLW_RXE_COUNTER_RST3_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RXE_COUNTER_RST3_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RXE_COUNTER_RST3_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RXE_COUNTER_RST3_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RXE_RXFIFO_WEN_FD1_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_RXE_RXFIFO_WEN_FD1_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_5__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_5__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[0]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[0]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[0]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BIS_COUNTER_I[1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \BIS_COUNTER_I[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \BIS_COUNTER_I[3]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \BIS_COUNTER_I[3]_i_5\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of BRSD_P_ERR_1TQ_FD_i_17 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of BRSD_P_ERR_1TQ_FD_i_18 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of BRS_EN_I_FLAG_i_3 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of BSP_CRCERR_I_CAN_FLG_i_3 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of BSP_CRCERR_I_CAN_FLG_i_4 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of BSP_IC_BIT_ERROR_I_i_12 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of BSP_IC_BIT_ERROR_I_i_13 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of BSP_IC_BIT_ERROR_I_i_14 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of BSP_IC_BIT_ERROR_I_i_15 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of BSP_IC_BIT_ERROR_I_i_2 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of BSP_IC_BIT_ERROR_I_i_5 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of BSP_IC_CRC_ERROR_I_i_4 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of BSP_IC_CRC_ERROR_I_i_5 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of BSP_IC_FRM_ERROR_I_i_6 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of BSP_IC_F_CRC_ERROR_I_i_2 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of BSP_IDVALID_FD1_i_2 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of BSP_IDVALID_FD1_i_4 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of BSP_IDVALID_FD1_i_5 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of BSP_IDVALID_FD1_i_6 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of BSP_IN_EOF_i_3 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of BSP_IN_EOF_i_4 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of BSP_IN_IFSPACE_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of BTL_COUNTER_I15_carry_i_10 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of BTL_COUNTER_I15_carry_i_11 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of BTL_COUNTER_I15_carry_i_12 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of BTL_COUNTER_I15_carry_i_13 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of BTL_COUNTER_I15_carry_i_14 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of BTL_COUNTER_I15_carry_i_9 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[5]_i_5\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[7]_i_12\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \BTL_NTQ_I0_carry__0_i_10\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \BTL_NTQ_I0_carry__0_i_9\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of BTL_NTQ_I0_carry_i_9 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of BTL_TRNSMT_EN_FD13_carry_i_4 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of BTL_TRNSMT_EN_FD13_carry_i_5 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of BTL_TRNSMT_EN_FD1_i_5 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of BTL_TRNSMT_EN_FD1_i_6 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of BUFFER_EMPTY_INTERNAL_i_7 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of CAN_PHY_TX_LP_i_18 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of CAN_PHY_TX_POS_FLOP_X26_carry_i_9 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of CLKM_EN_i_11 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of CLKM_EN_i_12 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \COUNTER_I[1]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[14]_i_5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of EMU_REC_I20_carry_i_8 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of EMU_REC_I20_carry_i_9 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \EMU_REC_I[7]_i_5\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \EMU_REC_I[7]_i_6\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of EMU_TEC_I2_carry_i_10 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of EMU_TEC_I2_carry_i_11 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of EMU_TEC_I2_carry_i_12 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of ERR_ACKERRPASS_I_i_4 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of ERR_TXBERR_I_FD_SSP_EN_1_i_2 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of FAST_TRANSMT_PT_D1_i_9 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of FBR_ERR_1TQ_i_5 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of HSYNC_FLG_I_i_4 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of IC_SYNC_ISR_BSOFF_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of IC_SYNC_SR_BIDLE_i_1 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of IC_SYNC_SR_PEE_i_1 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of IC_SYNC_SR_RSTST_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[16]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[17]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[18]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[19]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[20]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[21]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[22]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[23]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[24]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[25]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[26]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[27]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[28]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[29]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[30]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ID_FOR_MATCH[31]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \PIPELINED_BITS[1]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \RD_PTR[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of RXE_BTL_HSYNC_FD1_i_2 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[3]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[6]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[7]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_12\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_13\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_14\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_17\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_20\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_23\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_24\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_26\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_8\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \RXE_COUNTER_I[8]_i_9\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \RXE_DLC_I[3]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of RXE_ERRFLG_I_i_2 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of RXE_ERRFLG_I_i_3 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of RXE_ESI_I_i_2 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of RXE_MSGINVAL_FD1_i_2 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of RXE_MSGINVAL_FD1_i_3 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of RXE_MSGINVAL_FD1_i_4 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \RXE_MSGPAD_SEL_FS1[0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \RXE_MSGPAD_SEL_FS1[2]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \RXE_MSGPAD_SEL_FS1[2]_i_4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \RXE_MSGPAD_SEL_FS1[2]_i_5\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \RXE_MSGPAD_SEL_FS1[2]_i_6\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of RXE_MSGVAL_EARLY_F1_i_3 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of RXE_OL_SLEEP_i_2 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of RXE_RXFIFO_WEN_FD1_i_11 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of RXE_RXFIFO_WEN_FD1_i_6 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of RXE_RXMSG_INVAL_F1_i_2 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of RXE_RXMSG_VAL_F0_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \RXE_SREG_I[0]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of SM_FLAG_I_FSB_i_5 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of SM_FLAG_I_FSB_i_6 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of SM_FLAG_I_FSB_i_7 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of SM_FLAG_I_FSB_i_8 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of SM_FLAG_I_i_2 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of TDC_TRIG_COND_D1_i_2 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of TXE_DLC_I_EN_i_4 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of TXE_MSGINVAL_D1_i_3 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of TXE_MSGINVAL_D1_i_4 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of TXE_MSGVAL_FD1_i_2 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of TXE_TXING_i_5 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of TXE_TXING_i_7 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_12 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_16 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_20 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_27 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_28 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_3 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_31 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_32 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_36 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_37 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_42 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_46 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_47 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_48 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_50 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_51 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_52 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_53 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_54 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_57 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_6 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_60 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_61 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_64 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_7 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_74 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_75 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_87 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_88 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_89 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of TXING_BRS_EN_BTR_D1_i_1 : label is "soft_lutpair136";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO\ : label is "TRUE";
  attribute SOFT_HLUTNM of \i__carry_i_10\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \i__carry_i_14__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \i__carry_i_15\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \i__carry_i_16\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \i__carry_i_16__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \i__carry_i_17\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \i__carry_i_18\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \i__carry_i_19\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \i__carry_i_21\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \i__carry_i_24\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \i__carry_i_27\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \i__carry_i_4__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \i__carry_i_4__2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \i__carry_i_4__4\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \i__carry_i_4__5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \i__carry_i_5__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \i__carry_i_5__2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \i__carry_i_5__4\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \i__carry_i_6__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \i__carry_i_6__2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \i__carry_i_6__7\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \i__carry_i_7__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \i__carry_i_7__4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \i__carry_i_8__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \i__carry_i_8__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \i__carry_i_9\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \i__carry_i_9__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i__carry_i_9__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \state[0]_i_13\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \state[0]_i_14\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \state[0]_i_15\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \state[0]_i_16\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \state[0]_i_20\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \state[0]_i_23\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \state[0]_i_26\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \state[0]_i_28\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \state[0]_i_3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \state[0]_i_30\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \state[0]_i_33\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \state[0]_i_40\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \state[0]_i_41\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \state[0]_i_7\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \state[0]_i_9\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \state[1]_i_10\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \state[1]_i_16\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \state[1]_i_19\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \state[1]_i_21\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \state[1]_i_23\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \state[1]_i_24\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \state[1]_i_26\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \state[1]_i_28\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \state[1]_i_29\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \state[1]_i_8\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \state[2]_i_12\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \state[2]_i_13\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \state[2]_i_16\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \state[2]_i_17\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \state[2]_i_5\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \state[2]_i_7\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \state[2]_i_8\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \state[3]_i_10\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \state[3]_i_11\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \state[3]_i_9\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \state[4]_i_11\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \state[4]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \state[4]_i_6\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \state[4]_i_8\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \state[4]_i_9\ : label is "soft_lutpair197";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \state_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \state_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \state_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \state_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \state_reg[4]\ : label is "none";
begin
  \BIS_COUNTER_I3__0\ <= \^bis_counter_i3__0\;
  BRSD_P_ERR_1TQ <= \^brsd_p_err_1tq\;
  BRSD_P_ERR_1TQ_FD_reg(0) <= \^brsd_p_err_1tq_fd_reg\(0);
  BRS_EN_BTR <= \^brs_en_btr\;
  BRS_EN_I <= \^brs_en_i\;
  BRS_EN_I_FLAG_reg_0 <= \^brs_en_i_flag_reg_0\;
  BRS_L_SP_FE_reg_0 <= \^brs_l_sp_fe_reg_0\;
  BRS_L_SP_FE_reg_1 <= \^brs_l_sp_fe_reg_1\;
  BSP_CRCERR_I_CANFD_FLG_reg_0 <= \^bsp_crcerr_i_canfd_flg_reg_0\;
  \BSP_CRCERR_I_CANFD__1\ <= \^bsp_crcerr_i_canfd__1\;
  BSP_CRCERR_I_CAN_FLG_reg_0 <= \^bsp_crcerr_i_can_flg_reg_0\;
  \BSP_ERROR_I__9\ <= \^bsp_error_i__9\;
  BSP_IDVALID_FD1 <= \^bsp_idvalid_fd1\;
  BSP_IN_ID_STATE_I <= \^bsp_in_id_state_i\;
  BSP_TXBIT_D1_reg_0 <= \^bsp_txbit_d1_reg_0\;
  BSP_TXBIT_D1_reg_1 <= \^bsp_txbit_d1_reg_1\;
  BTL_RXBIT_I_reg <= \^btl_rxbit_i_reg\;
  BTL_RXBIT_I_reg_0 <= \^btl_rxbit_i_reg_0\;
  BTL_RXBIT_I_reg_2 <= \^btl_rxbit_i_reg_2\;
  \BTL_SAMP_I__0\(0) <= \^btl_samp_i__0\(0);
  CANCEL_CONFIRMED_TL2OL_I_reg_0 <= \^cancel_confirmed_tl2ol_i_reg_0\;
  CO(0) <= \^co\(0);
  \EMU_REC_I1117_out__0\ <= \^emu_rec_i1117_out__0\;
  ERR_ACKERRPASS_I <= \^err_ackerrpass_i\;
  \ERR_EXTERR_I__1\ <= \^err_exterr_i__1\;
  \ERR_TXBERR_I_FD_F__3\ <= \^err_txberr_i_fd_f__3\;
  IC_REG_BRPR(0) <= \^ic_reg_brpr\(0);
  \IC_REG_BRPR_EQ__6\ <= \^ic_reg_brpr_eq__6\;
  IC_REG_MSR_DPEE_FS2_reg <= \^ic_reg_msr_dpee_fs2_reg\;
  IC_REG_SBR_FS2_reg <= \^ic_reg_sbr_fs2_reg\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  RXE_BRS_I <= \^rxe_brs_i\;
  \RXE_COUNTER_I_reg[0]_0\ <= \^rxe_counter_i_reg[0]_0\;
  \RXE_COUNTER_I_reg[0]_1\ <= \^rxe_counter_i_reg[0]_1\;
  \RXE_COUNTER_I_reg[0]_2\ <= \^rxe_counter_i_reg[0]_2\;
  \RXE_COUNTER_I_reg[1]_0\ <= \^rxe_counter_i_reg[1]_0\;
  \RXE_COUNTER_I_reg[1]_1\ <= \^rxe_counter_i_reg[1]_1\;
  \RXE_COUNTER_I_reg[1]_3\ <= \^rxe_counter_i_reg[1]_3\;
  \RXE_COUNTER_I_reg[2]_0\ <= \^rxe_counter_i_reg[2]_0\;
  \RXE_COUNTER_I_reg[2]_1\ <= \^rxe_counter_i_reg[2]_1\;
  \RXE_COUNTER_I_reg[2]_2\ <= \^rxe_counter_i_reg[2]_2\;
  \RXE_COUNTER_I_reg[2]_3\ <= \^rxe_counter_i_reg[2]_3\;
  \RXE_COUNTER_I_reg[3]_0\(2 downto 0) <= \^rxe_counter_i_reg[3]_0\(2 downto 0);
  \RXE_COUNTER_I_reg[5]_0\ <= \^rxe_counter_i_reg[5]_0\;
  \RXE_COUNTER_I_reg[8]_0\ <= \^rxe_counter_i_reg[8]_0\;
  RXE_ESI_I_reg_0 <= \^rxe_esi_i_reg_0\;
  RXE_FDF_I <= \^rxe_fdf_i\;
  RXE_IDE_I_reg_0 <= \^rxe_ide_i_reg_0\;
  \RXE_MSGPAD_SEL_FS1_reg[0]_0\ <= \^rxe_msgpad_sel_fs1_reg[0]_0\;
  RXE_MSGVAL_FD1_reg_0 <= \^rxe_msgval_fd1_reg_0\;
  RXE_MSGVAL_FD2_reg_0 <= \^rxe_msgval_fd2_reg_0\;
  RXE_OL_BIDLE <= \^rxe_ol_bidle\;
  RXE_OL_PEE <= \^rxe_ol_pee\;
  RXE_PASSFLG_I_reg_0 <= \^rxe_passflg_i_reg_0\;
  RXE_REC_DEC1 <= \^rxe_rec_dec1\;
  RXE_RTR_I <= \^rxe_rtr_i\;
  RXE_RXFIFO_WEN_FD1_reg_0 <= \^rxe_rxfifo_wen_fd1_reg_0\;
  RXE_RXFIFO_WEN_FD2 <= \^rxe_rxfifo_wen_fd2\;
  \RXE_SREG_I_reg[24]_0\(31 downto 0) <= \^rxe_sreg_i_reg[24]_0\(31 downto 0);
  \RXE_SREG_I_reg[30]_0\ <= \^rxe_sreg_i_reg[30]_0\;
  TXE_IC_ARBLSS_I <= \^txe_ic_arblss_i\;
  TXE_MSGVAL_FD1 <= \^txe_msgval_fd1\;
  TXE_PASSTX_I_reg_0 <= \^txe_passtx_i_reg_0\;
  TXE_PREFETCH_FD <= \^txe_prefetch_fd\;
  TXE_TEC_DEC1 <= \^txe_tec_dec1\;
  TXE_TRNSMT_FLG_reg_0 <= \^txe_trnsmt_flg_reg_0\;
  TXE_TXING_reg_0 <= \^txe_txing_reg_0\;
  TXE_TXING_reg_1 <= \^txe_txing_reg_1\;
  TXE_TXING_reg_2 <= \^txe_txing_reg_2\;
  TXE_TX_REN_D1 <= \^txe_tx_ren_d1\;
  TXE_TX_REN_D1_reg_0 <= \^txe_tx_ren_d1_reg_0\;
  TXE_TX_REN_I <= \^txe_tx_ren_i\;
  \arststages_ff_reg[1]\ <= \^arststages_ff_reg[1]\;
  \arststages_ff_reg[1]_0\ <= \^arststages_ff_reg[1]_0\;
  \arststages_ff_reg[1]_2\ <= \^arststages_ff_reg[1]_2\;
  dest_out <= \^dest_out\;
  \ic_reg_f_brpr_cdc_tig_reg[7]_0\ <= \^ic_reg_f_brpr_cdc_tig_reg[7]_0\;
  \ic_reg_f_btr_sjw_cdc_tig_reg[2]\ <= \^ic_reg_f_btr_sjw_cdc_tig_reg[2]\;
  \ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0) <= \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0);
  \ic_reg_n_btr_sjw_cdc_tig_reg[1]\ <= \^ic_reg_n_btr_sjw_cdc_tig_reg[1]\;
  \ic_reg_n_btr_sjw_cdc_tig_reg[1]_0\ <= \^ic_reg_n_btr_sjw_cdc_tig_reg[1]_0\;
  \ic_reg_n_btr_sjw_cdc_tig_reg[4]\ <= \^ic_reg_n_btr_sjw_cdc_tig_reg[4]\;
  \ic_reg_n_btr_ts1_cdc_tig_reg[1]\(4 downto 0) <= \^ic_reg_n_btr_ts1_cdc_tig_reg[1]\(4 downto 0);
  \ic_reg_n_btr_ts1_cdc_tig_reg[2]\(5 downto 0) <= \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(5 downto 0);
  \ic_reg_n_btr_ts1_cdc_tig_reg[7]\ <= \^ic_reg_n_btr_ts1_cdc_tig_reg[7]\;
  \ic_reg_n_btr_ts1_cdc_tig_reg[7]_0\ <= \^ic_reg_n_btr_ts1_cdc_tig_reg[7]_0\;
  \ic_reg_n_btr_ts2_cdc_tig_reg[4]\(2 downto 0) <= \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\(2 downto 0);
  p_1_in146_in <= \^p_1_in146_in\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  \state_reg[0]_1\ <= \^state_reg[0]_1\;
  \state_reg[0]_2\ <= \^state_reg[0]_2\;
  \state_reg[0]_3\ <= \^state_reg[0]_3\;
  \state_reg[1]_0\ <= \^state_reg[1]_0\;
  \state_reg[2]_0\ <= \^state_reg[2]_0\;
  \state_reg[2]_1\ <= \^state_reg[2]_1\;
  \state_reg[2]_2\ <= \^state_reg[2]_2\;
  \state_reg[2]_3\ <= \^state_reg[2]_3\;
  \state_reg[2]_4\ <= \^state_reg[2]_4\;
  \state_reg[4]_1\ <= \^state_reg[4]_1\;
  \state_reg[4]_3\ <= \^state_reg[4]_3\;
  \state_reg[4]_5\ <= \^state_reg[4]_5\;
  \state_reg[4]_6\ <= \^state_reg[4]_6\;
  \syncstages_ff_reg[1]\ <= \^syncstages_ff_reg[1]\;
\BIS_COUNTER_I[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BIS_COUNTER_I_reg(0),
      O => \BIS_COUNTER_I[0]_i_1_n_0\
    );
\BIS_COUNTER_I[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => BIS_COUNTER_I_reg(0),
      I1 => BIS_COUNTER_I_reg(1),
      O => \p_0_in__1\(1)
    );
\BIS_COUNTER_I[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => BIS_COUNTER_I_reg(0),
      I1 => BIS_COUNTER_I_reg(1),
      I2 => BIS_COUNTER_I_reg(2),
      O => \p_0_in__1\(2)
    );
\BIS_COUNTER_I[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => BIS_COUNTER_I_reg(2),
      I1 => BIS_COUNTER_I_reg(1),
      I2 => BIS_COUNTER_I_reg(0),
      I3 => BIS_COUNTER_I_reg(3),
      O => \p_0_in__1\(3)
    );
\BIS_COUNTER_I[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => BIS_COUNTER_I_reg(0),
      I1 => BIS_COUNTER_I_reg(1),
      I2 => BIS_COUNTER_I_reg(2),
      I3 => RXE_MSGVAL_EARLY_F1_reg,
      I4 => BIS_COUNTER_I_reg(3),
      O => \^bis_counter_i3__0\
    );
\BIS_COUNTER_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \BIS_COUNTER_I_reg[3]_1\(0),
      D => \BIS_COUNTER_I[0]_i_1_n_0\,
      Q => BIS_COUNTER_I_reg(0),
      R => \BIS_COUNTER_I_reg[3]_0\(0)
    );
\BIS_COUNTER_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \BIS_COUNTER_I_reg[3]_1\(0),
      D => \p_0_in__1\(1),
      Q => BIS_COUNTER_I_reg(1),
      R => \BIS_COUNTER_I_reg[3]_0\(0)
    );
\BIS_COUNTER_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \BIS_COUNTER_I_reg[3]_1\(0),
      D => \p_0_in__1\(2),
      Q => BIS_COUNTER_I_reg(2),
      R => \BIS_COUNTER_I_reg[3]_0\(0)
    );
\BIS_COUNTER_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \BIS_COUNTER_I_reg[3]_1\(0),
      D => \p_0_in__1\(3),
      Q => BIS_COUNTER_I_reg(3),
      R => \BIS_COUNTER_I_reg[3]_0\(0)
    );
BIS_D1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0000080000003"
    )
        port map (
      I0 => MSR_SBR_FS2,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[4]\,
      O => \^ic_reg_sbr_fs2_reg\
    );
BIS_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^ic_reg_sbr_fs2_reg\,
      Q => BIS_D1,
      R => SYNC_RST_TL
    );
BIS_HSYNC_FLG_I_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BIS_HSYNC_FLG_I_D1_reg_0,
      Q => BIS_HSYNC_FLG_I_D1,
      R => SYNC_RST_TL
    );
BIS_HSYNC_FLG_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20C0000000000003"
    )
        port map (
      I0 => MSR_SBR_FS2,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \^state_reg[0]_0\(0),
      O => IC_REG_SBR_FS2_reg_1
    );
BRSD_P_ERR_1TQ_FD_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE000000"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_2_n_0,
      I1 => BRSD_P_ERR_1TQ_FD_i_3_n_0,
      I2 => BRSD_P_ERR_1TQ_FD_i_4_n_0,
      I3 => E(0),
      I4 => BRSD_P_ERR_1TQ_FD_reg_4,
      I5 => BRSD_P_ERR_1TQ_FD_reg_5,
      O => \^brsd_p_err_1tq\
    );
BRSD_P_ERR_1TQ_FD_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC000008CC"
    )
        port map (
      I0 => \^bsp_crcerr_i_canfd_flg_reg_0\,
      I1 => \^state_reg[4]_6\,
      I2 => \^txe_txing_reg_0\,
      I3 => BRSD_P_ERR_1TQ_FD_i_18_n_0,
      I4 => BRSD_P_ERR_1TQ_FD_i_19_n_0,
      I5 => BRSD_P_ERR_1TQ_FD_i_20_n_0,
      O => p_77_in
    );
BRSD_P_ERR_1TQ_FD_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000008000808"
    )
        port map (
      I0 => \^rxe_counter_i_reg[2]_1\,
      I1 => BRSD_P_ERR_1TQ_FD_i_21_n_0,
      I2 => \^txe_txing_reg_0\,
      I3 => \state[1]_i_18_0\,
      I4 => SM_FLAG_I_FSB,
      I5 => \SM_STUFFBIT_I__11\,
      O => p_246_in
    );
BRSD_P_ERR_1TQ_FD_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA00FFC0AA00"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_25_n_0,
      I1 => \^txe_txing_reg_0\,
      I2 => p_1_in105_in,
      I3 => \BSP_FRMERR_I8__3\,
      I4 => p_2_in,
      I5 => RXE_MSGVAL_EARLY_F1_reg,
      O => BRSD_P_ERR_1TQ_FD_i_13_n_0
    );
BRSD_P_ERR_1TQ_FD_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => p_1_in52_in,
      I1 => \^txe_txing_reg_0\,
      I2 => RXE_MSGVAL_EARLY_F1_reg,
      I3 => BSP_IDVALID_FD1_i_5_n_0,
      I4 => BSP_IC_CRC_ERROR_I_i_4_n_0,
      I5 => TDC_TRIG_COND_D1_i_4_n_0,
      O => BRSD_P_ERR_1TQ_FD_i_14_n_0
    );
BRSD_P_ERR_1TQ_FD_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^txe_txing_reg_0\,
      I2 => RXE_ERRFLG_I_i_3_n_0,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[4]\,
      O => BRSD_P_ERR_1TQ_FD_i_15_n_0
    );
BRSD_P_ERR_1TQ_FD_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000013"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(1),
      I1 => TDC_TRIG_COND_D1_i_4_n_0,
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      O => \BSP_FRMERR_I8__3\
    );
BRSD_P_ERR_1TQ_FD_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => BRSD_P_ERR_1TQ_FD_i_18_n_0
    );
BRSD_P_ERR_1TQ_FD_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg,
      I1 => BSP_IC_BIT_ERROR_I_i_13_n_0,
      I2 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      I4 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I5 => TDC_TRIG_COND_D1_i_4_n_0,
      O => BRSD_P_ERR_1TQ_FD_i_19_n_0
    );
BRSD_P_ERR_1TQ_FD_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_7_n_0,
      I1 => BRSD_P_ERR_1TQ_FD_i_8_n_0,
      I2 => BRSD_P_ERR_1TQ_FD_reg_6,
      I3 => \^btl_rxbit_i_reg_0\,
      O => BRSD_P_ERR_1TQ_FD_i_2_n_0
    );
BRSD_P_ERR_1TQ_FD_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg,
      I1 => \RXE_COUNTER_I[6]_i_2_n_0\,
      I2 => TDC_TRIG_COND_D1_i_4_n_0,
      I3 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I4 => \^rxe_counter_i_reg[3]_0\(2),
      I5 => \RXE_COUNTER_I_reg_n_0_[4]\,
      O => BRSD_P_ERR_1TQ_FD_i_20_n_0
    );
BRSD_P_ERR_1TQ_FD_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => RXE_MSGVAL_EARLY_F1_reg,
      O => BRSD_P_ERR_1TQ_FD_i_21_n_0
    );
BRSD_P_ERR_1TQ_FD_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I1 => TDC_TRIG_COND_D1_i_4_n_0,
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => \^p_1_in146_in\
    );
BRSD_P_ERR_1TQ_FD_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[3]\,
      O => \^btl_rxbit_i_reg_2\
    );
BRSD_P_ERR_1TQ_FD_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => BSP_CRCERR_I_CAN_FLG_i_4_n_0,
      I1 => RXE_ERRFLG_I_i_3_n_0,
      I2 => TDC_TRIG_COND_D1_i_4_n_0,
      I3 => BSP_IC_CRC_ERROR_I_i_4_n_0,
      I4 => BSP_IC_CRC_ERROR_I_i_5_n_0,
      I5 => RXE_MSGVAL_EARLY_F1_reg,
      O => BTL_RXBIT_I_reg_3
    );
BRSD_P_ERR_1TQ_FD_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[3]\,
      O => BRSD_P_ERR_1TQ_FD_i_25_n_0
    );
BRSD_P_ERR_1TQ_FD_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_9_n_0,
      I1 => p_77_in,
      I2 => p_246_in,
      I3 => MSR_DPEE_FS2,
      I4 => BRSD_P_ERR_1TQ_FD_reg_7,
      I5 => BRSD_P_ERR_1TQ_FD_i_13_n_0,
      O => BRSD_P_ERR_1TQ_FD_i_3_n_0
    );
BRSD_P_ERR_1TQ_FD_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAEAFFAA"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_14_n_0,
      I1 => BRSD_P_ERR_1TQ_FD_i_15_n_0,
      I2 => \^rxe_counter_i_reg[2]_0\,
      I3 => \^rxe_counter_i_reg[2]_2\,
      I4 => RXE_MSGVAL_EARLY_F1_reg,
      I5 => BRSD_P_ERR_1TQ_FD_reg_8,
      O => BRSD_P_ERR_1TQ_FD_i_4_n_0
    );
BRSD_P_ERR_1TQ_FD_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F0F0F0F0F0F0F0"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^err_exterr_i__1\,
      I3 => \BSP_FRMERR_I8__3\,
      I4 => RXE_OL_SLEEP_i_2_n_0,
      I5 => RXE_MSGVAL_EARLY_F1_reg,
      O => BRSD_P_ERR_1TQ_FD_i_7_n_0
    );
BRSD_P_ERR_1TQ_FD_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => BSP_IC_BIT_ERROR_I_i_10_n_0,
      I1 => BSP_IC_BIT_ERROR_I_i_5_n_0,
      I2 => \^state_reg[0]_2\,
      I3 => BSP_IC_BIT_ERROR_I_i_8_n_0,
      I4 => BSP_IC_BIT_ERROR_I_i_7_n_0,
      I5 => BSP_IC_BIT_ERROR_I_i_6_n_0,
      O => BRSD_P_ERR_1TQ_FD_i_8_n_0
    );
BRSD_P_ERR_1TQ_FD_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \^err_txberr_i_fd_f__3\,
      I1 => EMU_TEC_I2_carry_i_9_0,
      I2 => \^brs_l_sp_fe_reg_1\,
      I3 => \^bsp_crcerr_i_canfd__1\,
      I4 => \^state_reg[0]_2\,
      I5 => \^bsp_crcerr_i_can_flg_reg_0\,
      O => BRSD_P_ERR_1TQ_FD_i_9_n_0
    );
BRS_EN_I_FLAG_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A2A2A2A2A2A2A2A"
    )
        port map (
      I0 => BRS_EN_I_FLAG_i_2_n_0,
      I1 => FBR_ERR_1TQ,
      I2 => FAST_TRANSMT_PT_D1_reg,
      I3 => \^brs_en_btr\,
      I4 => E(0),
      I5 => \^bsp_error_i__9\,
      O => BRS_EN_I_FLAG_i_1_n_0
    );
BRS_EN_I_FLAG_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000888000000000"
    )
        port map (
      I0 => \^state_reg[2]_3\,
      I1 => dest_arst,
      I2 => \^brs_en_btr\,
      I3 => \^brs_en_i_flag_reg_0\,
      I4 => p_2_in,
      I5 => BRS_EN_I_FLAG_i_3_n_0,
      O => BRS_EN_I_FLAG_i_2_n_0
    );
BRS_EN_I_FLAG_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \^state_reg[0]_0\(0),
      I4 => \^rxe_counter_i_reg[2]_0\,
      O => BRS_EN_I_FLAG_i_3_n_0
    );
BRS_EN_I_FLAG_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BRS_EN_I_FLAG_i_1_n_0,
      Q => \^brs_en_i_flag_reg_0\,
      R => '0'
    );
BRS_L_SP_FE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A2A2A2A2A2A2A2A"
    )
        port map (
      I0 => BRS_L_SP_FE_i_2_n_0,
      I1 => FBR_ERR_1TQ,
      I2 => FAST_TRANSMT_PT_D1_reg,
      I3 => \^brs_en_btr\,
      I4 => E(0),
      I5 => \^bsp_error_i__9\,
      O => BRS_L_SP_FE_i_1_n_0
    );
BRS_L_SP_FE_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA800000000000"
    )
        port map (
      I0 => dest_arst,
      I1 => SM_FLAG_I_FSB_reg(0),
      I2 => \^state_reg[0]_3\,
      I3 => D(0),
      I4 => \^brs_en_btr\,
      I5 => \COUNTER_I[1]_i_4_n_0\,
      O => BRS_L_SP_FE_i_2_n_0
    );
BRS_L_SP_FE_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BRS_L_SP_FE_i_1_n_0,
      Q => \^brs_en_btr\,
      R => '0'
    );
BSP_CRCERR_I_CANFD_FLG_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0208000000000000"
    )
        port map (
      I0 => E(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => BSP_CRCERR_I_CANFD_FLG_i_3_n_0,
      O => BSP_CRCERR_I_CANFD_FLG0
    );
BSP_CRCERR_I_CANFD_FLG_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAAEA"
    )
        port map (
      I0 => BSP_CRCERR_I_CANFD_FLG_i_4_n_0,
      I1 => BSP_CRCERR_I_CANFD_FLG_i_5_n_0,
      I2 => \^state_reg[0]_0\(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => \^bsp_error_i__9\,
      I5 => BSP_CRCERR_I_CANFD_FLG_i_6_n_0,
      O => BSP_CRCERR_I_CANFD_FLG_i_3_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000014"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \^q\(0),
      I2 => BSP_TXBIT_I02_in,
      I3 => \^txe_txing_reg_0\,
      I4 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      O => BSP_CRCERR_I_CANFD_FLG_i_4_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00101000"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I1 => \^txe_txing_reg_0\,
      I2 => \state[0]_i_31_n_0\,
      I3 => \BSP_TXBIT_I0__30\,
      I4 => \^q\(0),
      O => BSP_CRCERR_I_CANFD_FLG_i_5_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020000"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_13_n_0,
      I1 => \^txe_txing_reg_0\,
      I2 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I3 => \RXE_SREG_I[0]_i_2_n_0\,
      I4 => BSP_TXBIT_I00_in,
      I5 => \^q\(0),
      O => BSP_CRCERR_I_CANFD_FLG_i_6_n_0
    );
BSP_CRCERR_I_CANFD_FLG_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_CRCERR_I_CANFD_FLG_reg_1,
      Q => \^bsp_crcerr_i_canfd_flg_reg_0\,
      R => SYNC_RST_TL
    );
BSP_CRCERR_I_CAN_FLG_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAAAAAA"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_69_n_0,
      I1 => BSP_IC_CRC_ERROR_I_i_5_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_49_0(1),
      I3 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I4 => \^rxe_counter_i_reg[3]_0\(2),
      I5 => TXE_TX_REN_I_CFD_D1_i_68_n_0,
      O => BSP_CRCERR_I_CAN_FLG_i_10_n_0
    );
BSP_CRCERR_I_CAN_FLG_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => BSP_CRCERR_I_CAN_FLG_i_3_n_0,
      I1 => E(0),
      I2 => BSP_CRCERR_I_CAN_FLG_i_4_n_0,
      I3 => BSP_CRCERR_I_CAN_FLG_reg_2,
      I4 => \^bsp_error_i__9\,
      I5 => RXE_OL_SLEEP_i_2_n_0,
      O => BSP_CRCERR_I_CAN_FLG0
    );
BSP_CRCERR_I_CAN_FLG_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => BSP_TXBIT_I04_in,
      I1 => \^q\(0),
      I2 => \^txe_txing_reg_0\,
      I3 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      O => BSP_CRCERR_I_CAN_FLG_i_3_n_0
    );
BSP_CRCERR_I_CAN_FLG_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[4]\,
      O => BSP_CRCERR_I_CAN_FLG_i_4_n_0
    );
BSP_CRCERR_I_CAN_FLG_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF08"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_24_0,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I3 => BSP_CRCERR_I_CAN_FLG_i_8_n_0,
      I4 => BSP_CRCERR_I_CAN_FLG_i_9_n_0,
      I5 => BSP_CRCERR_I_CAN_FLG_i_10_n_0,
      O => BSP_TXBIT_I04_in
    );
BSP_CRCERR_I_CAN_FLG_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800C00008000000"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_49_0(0),
      I1 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I2 => \^rxe_counter_i_reg[3]_0\(0),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \^rxe_counter_i_reg[3]_0\(2),
      I5 => TXE_TX_REN_I_CFD_D1_i_49_0(3),
      O => BSP_CRCERR_I_CAN_FLG_i_8_n_0
    );
BSP_CRCERR_I_CAN_FLG_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030008080"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_49_0(2),
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I3 => TXE_TX_REN_I_CFD_D1_i_49_0(5),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \^rxe_counter_i_reg[3]_0\(1),
      O => BSP_CRCERR_I_CAN_FLG_i_9_n_0
    );
BSP_CRCERR_I_CAN_FLG_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_CRCERR_I_CAN_FLG_reg_1,
      Q => \^bsp_crcerr_i_can_flg_reg_0\,
      R => SYNC_RST_TL
    );
BSP_IC_ACK_ERROR_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => BSP_IC_ACK_ERROR_I_i_3_n_0,
      I1 => \^q\(1),
      I2 => \^txe_txing_reg_0\,
      I3 => \^state_reg[4]_6\,
      I4 => \^rxe_counter_i_reg[2]_1\,
      I5 => BSP_IC_ACK_ERROR_I_i_4_n_0,
      O => \^rxe_sreg_i_reg[30]_0\
    );
BSP_IC_ACK_ERROR_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => BSP_IC_CRC_ERROR_I_i_5_n_0,
      I1 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I4 => TDC_TRIG_COND_D1_i_4_n_0,
      I5 => RXE_MSGVAL_EARLY_F1_reg,
      O => BSP_IC_ACK_ERROR_I_i_3_n_0
    );
BSP_IC_ACK_ERROR_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg,
      I1 => \^txe_txing_reg_0\,
      I2 => RXE_ERRFLG_I_i_3_n_0,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[4]\,
      O => BSP_IC_ACK_ERROR_I_i_4_n_0
    );
BSP_IC_ACK_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_ACK_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_ACKER,
      R => SYNC_RST_TL
    );
BSP_IC_BIT_ERROR_I_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^state_reg[4]_3\,
      I1 => BSP_IC_BIT_ERROR_I_i_5_n_0,
      I2 => BSP_IC_CRC_ERROR_I_i_4_n_0,
      I3 => BSP_IDVALID_FD1_i_5_n_0,
      I4 => BSP_IN_EOF_i_4_n_0,
      I5 => \state[0]_i_23_n_0\,
      O => BSP_IC_BIT_ERROR_I_i_10_n_0
    );
BSP_IC_BIT_ERROR_I_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000202"
    )
        port map (
      I0 => BSP_IC_BIT_ERROR_I_i_15_n_0,
      I1 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I4 => TDC_TRIG_COND_D1_i_4_n_0,
      I5 => \^rxe_counter_i_reg[3]_0\(1),
      O => BSP_IC_BIT_ERROR_I_i_11_n_0
    );
BSP_IC_BIT_ERROR_I_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => BSP_IC_BIT_ERROR_I_i_12_n_0
    );
BSP_IC_BIT_ERROR_I_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      O => BSP_IC_BIT_ERROR_I_i_13_n_0
    );
BSP_IC_BIT_ERROR_I_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^bsp_txbit_d1_reg_0\,
      I1 => RXE_MSGVAL_EARLY_F1_reg,
      I2 => \^txe_txing_reg_0\,
      O => BSP_IC_BIT_ERROR_I_i_14_n_0
    );
BSP_IC_BIT_ERROR_I_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^state_reg[0]_0\(0),
      I4 => RXE_MSGVAL_EARLY_F1_reg,
      O => BSP_IC_BIT_ERROR_I_i_15_n_0
    );
BSP_IC_BIT_ERROR_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020A0000"
    )
        port map (
      I0 => BSP_IC_BIT_ERROR_I_i_5_n_0,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[4]\,
      O => \^err_txberr_i_fd_f__3\
    );
BSP_IC_BIT_ERROR_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg,
      I1 => \^bsp_txbit_d1_reg_0\,
      I2 => \^rxe_counter_i_reg[2]_1\,
      I3 => \^txe_txing_reg_0\,
      I4 => \state[1]_i_10_n_0\,
      I5 => RXE_ERRFLG_I_i_3_n_0,
      O => \^btl_rxbit_i_reg_0\
    );
BSP_IC_BIT_ERROR_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => BSP_IC_BIT_ERROR_I_i_6_n_0,
      I1 => BSP_IC_BIT_ERROR_I_i_7_n_0,
      I2 => BSP_IC_BIT_ERROR_I_i_8_n_0,
      I3 => BSP_IC_BIT_ERROR_I_i_9_n_0,
      I4 => BSP_IC_BIT_ERROR_I_i_10_n_0,
      I5 => BSP_IC_BIT_ERROR_I_i_11_n_0,
      O => \^rxe_counter_i_reg[1]_0\
    );
BSP_IC_BIT_ERROR_I_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg,
      I1 => \^bsp_txbit_d1_reg_0\,
      I2 => \^txe_txing_reg_0\,
      O => BSP_IC_BIT_ERROR_I_i_5_n_0
    );
BSP_IC_BIT_ERROR_I_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => BSP_IC_CRC_ERROR_I_i_4_n_0,
      I1 => TDC_TRIG_COND_D1_i_4_n_0,
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => RXE_MSGVAL_EARLY_F1_reg,
      I5 => \^state_reg[4]_6\,
      O => BSP_IC_BIT_ERROR_I_i_6_n_0
    );
BSP_IC_BIT_ERROR_I_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^state_reg[4]_6\,
      I1 => BSP_IC_BIT_ERROR_I_i_12_n_0,
      I2 => TDC_TRIG_COND_D1_i_4_n_0,
      I3 => BSP_IC_CRC_ERROR_I_i_4_n_0,
      I4 => BSP_IC_BIT_ERROR_I_i_13_n_0,
      I5 => RXE_MSGVAL_EARLY_F1_reg,
      O => BSP_IC_BIT_ERROR_I_i_7_n_0
    );
BSP_IC_BIT_ERROR_I_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022F2F030222200"
    )
        port map (
      I0 => BSP_IC_BIT_ERROR_I_i_14_n_0,
      I1 => \RXE_DLC_I[3]_i_4_n_0\,
      I2 => BSP_IC_BIT_ERROR_I_i_5_n_0,
      I3 => \^state_reg[0]_0\(0),
      I4 => \state_reg_n_0_[1]\,
      I5 => BSP_CRCERR_I_CAN_FLG_i_4_n_0,
      O => BSP_IC_BIT_ERROR_I_i_8_n_0
    );
BSP_IC_BIT_ERROR_I_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => BSP_CRCERR_I_CAN_FLG_i_4_n_0,
      I1 => RXE_ERRFLG_I_i_3_n_0,
      I2 => TDC_TRIG_COND_D1_i_4_n_0,
      I3 => BSP_IC_CRC_ERROR_I_i_4_n_0,
      I4 => BSP_IC_CRC_ERROR_I_i_5_n_0,
      I5 => BSP_IC_BIT_ERROR_I_i_5_n_0,
      O => BSP_IC_BIT_ERROR_I_i_9_n_0
    );
BSP_IC_BIT_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_BIT_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_BERR,
      R => SYNC_RST_TL
    );
BSP_IC_CRC_ERROR_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^bsp_crcerr_i_canfd_flg_reg_0\,
      I1 => \^state_reg[4]_6\,
      I2 => \^rxe_counter_i_reg[3]_0\(0),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => BSP_IC_CRC_ERROR_I_i_4_n_0,
      I5 => TDC_TRIG_COND_D1_i_4_n_0,
      O => \^bsp_crcerr_i_canfd__1\
    );
BSP_IC_CRC_ERROR_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => BSP_IC_CRC_ERROR_I_i_5_n_0,
      I1 => BSP_IC_CRC_ERROR_I_i_4_n_0,
      I2 => TDC_TRIG_COND_D1_i_4_n_0,
      I3 => \^state_reg[0]_0\(0),
      I4 => \state_reg_n_0_[1]\,
      I5 => BSP_CRCERR_I_CAN_FLG_i_4_n_0,
      O => \^state_reg[0]_2\
    );
BSP_IC_CRC_ERROR_I_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \RXE_COUNTER_I_reg_n_0_[4]\,
      O => BSP_IC_CRC_ERROR_I_i_4_n_0
    );
BSP_IC_CRC_ERROR_I_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(1),
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      O => BSP_IC_CRC_ERROR_I_i_5_n_0
    );
BSP_IC_CRC_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_CRC_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_CRCER,
      R => SYNC_RST_TL
    );
BSP_IC_FRM_ERROR_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000080"
    )
        port map (
      I0 => BSP_IC_FRM_ERROR_I_i_5_n_0,
      I1 => BSP_IC_FRM_ERROR_I_i_6_n_0,
      I2 => BSP_IN_EOF_i_3_n_0,
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I5 => RXE_ERRFLG_I,
      O => \^err_exterr_i__1\
    );
BSP_IC_FRM_ERROR_I_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_13_n_0,
      I1 => BRSD_P_ERR_1TQ_FD_reg_7,
      I2 => MSR_DPEE_FS2,
      I3 => p_246_in,
      I4 => p_77_in,
      O => \^ic_reg_msr_dpee_fs2_reg\
    );
BSP_IC_FRM_ERROR_I_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[3]\,
      O => BSP_IC_FRM_ERROR_I_i_5_n_0
    );
BSP_IC_FRM_ERROR_I_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I3 => \RXE_COUNTER_I_reg_n_0_[8]\,
      O => BSP_IC_FRM_ERROR_I_i_6_n_0
    );
BSP_IC_FRM_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_FRM_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_FMER,
      R => SYNC_RST_TL
    );
BSP_IC_F_BIT_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_F_BIT_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_F_BERR,
      R => SYNC_RST_TL
    );
BSP_IC_F_CRC_ERROR_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\(0),
      O => \^state_reg[4]_6\
    );
BSP_IC_F_CRC_ERROR_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => TDC_TRIG_COND_D1_i_4_n_0,
      I1 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \^rxe_counter_i_reg[3]_0\(0),
      O => \^rxe_counter_i_reg[2]_3\
    );
BSP_IC_F_CRC_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_F_CRC_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_F_CRCER,
      R => SYNC_RST_TL
    );
BSP_IC_F_FRM_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_F_FRM_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_F_FMER,
      R => SYNC_RST_TL
    );
BSP_IC_F_STUFF_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_F_STUFF_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_F_STER,
      R => SYNC_RST_TL
    );
BSP_IC_STUFF_ERROR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IC_STUFF_ERROR_I_reg_0,
      Q => IC_SYNC_ESR_STER,
      R => SYNC_RST_TL
    );
BSP_IDVALID_FD1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020002020"
    )
        port map (
      I0 => \^state_reg[4]_3\,
      I1 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I2 => BSP_IDVALID_FD1_i_3_n_0,
      I3 => MSR_LBACK_FS2,
      I4 => \^txe_txing_reg_0\,
      I5 => BSP_IDVALID_FD1_i_4_n_0,
      O => p_62_in
    );
BSP_IDVALID_FD1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\(0),
      O => \^state_reg[4]_3\
    );
BSP_IDVALID_FD1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000010"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg,
      I1 => BSP_IDVALID_FD1_i_5_n_0,
      I2 => BSP_IDVALID_FD1_i_6_n_0,
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => TDC_TRIG_COND_D1_i_4_n_0,
      I5 => \RXE_COUNTER_I[8]_i_9_n_0\,
      O => BSP_IDVALID_FD1_i_3_n_0
    );
BSP_IDVALID_FD1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00101000"
    )
        port map (
      I0 => \^bsp_error_i__9\,
      I1 => \^rxe_counter_i_reg[5]_0\,
      I2 => \^txe_txing_reg_0\,
      I3 => RXE_MSGVAL_EARLY_F1_reg,
      I4 => \^bsp_txbit_d1_reg_0\,
      O => BSP_IDVALID_FD1_i_4_n_0
    );
BSP_IDVALID_FD1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      O => BSP_IDVALID_FD1_i_5_n_0
    );
BSP_IDVALID_FD1_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(2),
      I1 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => BSP_IDVALID_FD1_i_6_n_0
    );
BSP_IDVALID_FD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => p_62_in,
      Q => \^bsp_idvalid_fd1\,
      R => SYNC_RST_TL
    );
BSP_IDVALID_FD2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^bsp_idvalid_fd1\,
      Q => BSP_IDVALID_FD2,
      R => SYNC_RST_TL
    );
BSP_IN_EOF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => p_1_in105_in,
      O => p_198_in
    );
BSP_IN_EOF_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => BSP_IN_EOF_i_3_n_0,
      I3 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => BSP_IN_EOF_i_4_n_0,
      O => p_1_in105_in
    );
BSP_IN_EOF_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \RXE_COUNTER_I_reg_n_0_[4]\,
      O => BSP_IN_EOF_i_3_n_0
    );
BSP_IN_EOF_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[7]\,
      O => BSP_IN_EOF_i_4_n_0
    );
BSP_IN_EOF_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_198_in,
      Q => BSP_IN_EOF,
      R => SYNC_RST_TL
    );
BSP_IN_ID_STATE_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^bsp_in_id_state_i\,
      Q => BSP_IN_ID_STATE_D1,
      R => SYNC_RST_TL
    );
BSP_IN_ID_STATE_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^rxe_counter_i_reg[2]_1\,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[4]\,
      O => BSP_IN_ID_STATE_I0
    );
BSP_IN_ID_STATE_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_IN_ID_STATE_I0,
      Q => \^bsp_in_id_state_i\,
      R => SYNC_RST_TL
    );
BSP_IN_IFSPACE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\(0),
      O => \^state_reg[2]_0\
    );
BSP_IN_IFSPACE_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^state_reg[2]_0\,
      Q => BSP_IN_IFSPACE,
      R => SYNC_RST_TL
    );
BSP_TXBIT_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_TXBIT_D1_reg_2,
      Q => \^bsp_txbit_d1_reg_0\,
      R => SYNC_RST_TL
    );
BTL_COUNTER_I15_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[7]_i_6\(3),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_14_0\(3),
      I3 => dest_arst,
      O => BTL_COUNTER_I15_carry_i_10_n_0
    );
BTL_COUNTER_I15_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[7]_i_6\(0),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_14_0\(0),
      I3 => dest_arst,
      O => \ic_reg_n_btr_sjw_cdc_tig_reg[6]\
    );
BTL_COUNTER_I15_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[7]_i_6\(1),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_14_0\(1),
      I3 => dest_arst,
      O => \ic_reg_n_btr_sjw_cdc_tig_reg[5]\
    );
BTL_COUNTER_I15_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80757F"
    )
        port map (
      I0 => dest_arst,
      I1 => \i__carry_i_14_0\(3),
      I2 => \^brs_en_btr\,
      I3 => \BTL_COUNTER_I_REG[7]_i_6\(3),
      I4 => \^brsd_p_err_1tq_fd_reg\(0),
      O => BTL_COUNTER_I15_carry_i_13_n_0
    );
BTL_COUNTER_I15_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80757F"
    )
        port map (
      I0 => dest_arst,
      I1 => \i__carry_i_14_0\(1),
      I2 => \^brs_en_btr\,
      I3 => \BTL_COUNTER_I_REG[7]_i_6\(1),
      I4 => BTL_COUNTER_I(1),
      O => BTL_COUNTER_I15_carry_i_14_n_0
    );
BTL_COUNTER_I15_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"011F"
    )
        port map (
      I0 => BTL_COUNTER_I(2),
      I1 => BTL_COUNTER_I15_carry_i_9_n_0,
      I2 => \^brsd_p_err_1tq_fd_reg\(0),
      I3 => BTL_COUNTER_I15_carry_i_10_n_0,
      O => \BTL_COUNTER_I_REG_reg[2]\(0)
    );
BTL_COUNTER_I15_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808880002A222AAA"
    )
        port map (
      I0 => BTL_COUNTER_I15_carry_i_13_n_0,
      I1 => dest_arst,
      I2 => \i__carry_i_14_0\(2),
      I3 => \^brs_en_btr\,
      I4 => \BTL_COUNTER_I_REG[7]_i_6\(2),
      I5 => BTL_COUNTER_I(2),
      O => \arststages_ff_reg[1]_5\(1)
    );
BTL_COUNTER_I15_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808880002A222AAA"
    )
        port map (
      I0 => BTL_COUNTER_I15_carry_i_14_n_0,
      I1 => dest_arst,
      I2 => \i__carry_i_14_0\(0),
      I3 => \^brs_en_btr\,
      I4 => \BTL_COUNTER_I_REG[7]_i_6\(0),
      I5 => BTL_COUNTER_I(0),
      O => \arststages_ff_reg[1]_5\(0)
    );
BTL_COUNTER_I15_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[7]_i_6\(2),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_14_0\(2),
      I3 => dest_arst,
      O => BTL_COUNTER_I15_carry_i_9_n_0
    );
\BTL_COUNTER_I16_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^btl_samp_i__0\(0),
      I1 => BTL_COUNTER_I(7),
      O => BRS_L_SP_FE_reg_4(0)
    );
BTL_COUNTER_I16_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^brsd_p_err_1tq_fd_reg\(0),
      I1 => \btl/BTL_SAMP_I\(3),
      I2 => BTL_COUNTER_I(2),
      I3 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(1),
      O => BRSD_P_ERR_1TQ_FD_reg_2(1)
    );
BTL_COUNTER_I16_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D540"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(0),
      I1 => BTL_COUNTER_I(0),
      I2 => \^ic_reg_n_btr_ts1_cdc_tig_reg[7]\,
      I3 => BTL_COUNTER_I(1),
      O => BRSD_P_ERR_1TQ_FD_reg_2(0)
    );
BTL_COUNTER_I16_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(5),
      I1 => BTL_COUNTER_I(6),
      I2 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(4),
      I3 => BTL_COUNTER_I(5),
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[2]_1\(2)
    );
BTL_COUNTER_I16_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(3),
      I1 => BTL_COUNTER_I(4),
      I2 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(2),
      I3 => BTL_COUNTER_I(3),
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[2]_1\(1)
    );
BTL_COUNTER_I16_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(1),
      I1 => BTL_COUNTER_I(2),
      I2 => \btl/BTL_SAMP_I\(3),
      I3 => \^brsd_p_err_1tq_fd_reg\(0),
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[2]_1\(0)
    );
BTL_COUNTER_I17_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => dest_arst,
      I1 => O(3),
      I2 => \^ic_reg_n_btr_sjw_cdc_tig_reg[1]_0\,
      O => S(3)
    );
BTL_COUNTER_I17_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => dest_arst,
      I1 => O(2),
      I2 => \^ic_reg_n_btr_sjw_cdc_tig_reg[1]\,
      O => S(2)
    );
BTL_COUNTER_I17_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => dest_arst,
      I1 => O(1),
      I2 => \^arststages_ff_reg[1]_0\,
      O => S(1)
    );
BTL_COUNTER_I17_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => dest_arst,
      I1 => O(0),
      I2 => \^arststages_ff_reg[1]\,
      O => S(0)
    );
BTL_COUNTER_I17_carry_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => dest_arst,
      I1 => BTL_COUNTER_I17_carry_i_6(2),
      I2 => \^ic_reg_n_btr_sjw_cdc_tig_reg[4]\,
      O => \arststages_ff_reg[1]_1\(2)
    );
BTL_COUNTER_I17_carry_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => dest_arst,
      I1 => BTL_COUNTER_I17_carry_i_6(1),
      I2 => \^arststages_ff_reg[1]_2\,
      O => \arststages_ff_reg[1]_1\(1)
    );
BTL_COUNTER_I17_carry_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => dest_arst,
      I1 => BTL_COUNTER_I17_carry_i_6(0),
      I2 => \^ic_reg_f_btr_sjw_cdc_tig_reg[2]\,
      O => \arststages_ff_reg[1]_1\(0)
    );
\BTL_COUNTER_I_REG[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC03000B08F7F4"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[7]\,
      I1 => \BTL_COUNTER_I1__0\,
      I2 => BRSD_P_ERR_1TQ_FD,
      I3 => \BTL_COUNTER_I_REG[7]_i_5\(0),
      I4 => \btl/BTL_SAMP_I\(3),
      I5 => CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0,
      O => \^brsd_p_err_1tq_fd_reg\(0)
    );
\BTL_COUNTER_I_REG[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \btl/BTL_SAMP_I\(3),
      I1 => BTL_TRNSMT_EN_FD13_carry_i_8_n_0,
      I2 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(2),
      O => BTL_COUNTER_I0(0)
    );
\BTL_COUNTER_I_REG[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(2),
      I1 => BTL_TRNSMT_EN_FD13_carry_i_8_n_0,
      I2 => \btl/BTL_SAMP_I\(3),
      I3 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(3),
      O => BTL_COUNTER_I0(1)
    );
\BTL_COUNTER_I_REG[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(2),
      I1 => BTL_TRNSMT_EN_FD13_carry_i_8_n_0,
      I2 => \btl/BTL_SAMP_I\(3),
      I3 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(3),
      O => \^ic_reg_n_btr_ts1_cdc_tig_reg[7]_0\
    );
\BTL_COUNTER_I_REG[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F06600660066F0"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0,
      I1 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(4),
      I2 => \BTL_COUNTER_I_REG[7]_i_5\(1),
      I3 => BRSD_P_ERR_1TQ_FD,
      I4 => \^brs_en_btr\,
      I5 => BRS_EN_BTR_D1,
      O => \BTL_COUNTER_I_REG_reg[6]\
    );
\BTL_NTQ_I0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^brs_en_btr\,
      I1 => \BTL_NTQ_I0_carry__0_0\(6),
      I2 => BTL_COUNTER_I16_carry_i_1(6),
      O => BRS_L_SP_FE_reg_3(3)
    );
\BTL_NTQ_I0_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_i_8_0\(4),
      I1 => \^brs_en_btr\,
      I2 => BTL_COUNTER_I16_carry_i_1(4),
      O => IC_REG_BTR_TS1(3)
    );
\BTL_NTQ_I0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => BTL_COUNTER_I16_carry_i_1(5),
      I1 => \BTL_NTQ_I0_carry__0_0\(5),
      I2 => \^brs_en_btr\,
      O => BRS_L_SP_FE_reg_3(2)
    );
\BTL_NTQ_I0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => BTL_COUNTER_I16_carry_i_1(4),
      I1 => \BTL_NTQ_I0_carry__0_0\(4),
      I2 => \^brs_en_btr\,
      O => BRS_L_SP_FE_reg_3(1)
    );
\BTL_NTQ_I0_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(3),
      I1 => CAN_PHY_TX_LP_i_14_0(3),
      I2 => BTL_COUNTER_I16_carry_i_1(3),
      I3 => \^brs_en_btr\,
      I4 => \BTL_NTQ_I0_carry__0_i_8_0\(3),
      O => BRS_L_SP_FE_reg_3(0)
    );
\BTL_NTQ_I0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => BTL_COUNTER_I16_carry_i_1(6),
      I1 => \BTL_NTQ_I0_carry__0_0\(6),
      I2 => \^brs_en_btr\,
      I3 => BTL_COUNTER_I16_carry_i_1(7),
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]_0\(3)
    );
\BTL_NTQ_I0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08070708"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(5),
      I1 => BTL_COUNTER_I16_carry_i_1(5),
      I2 => \^brs_en_btr\,
      I3 => \BTL_NTQ_I0_carry__0_0\(6),
      I4 => BTL_COUNTER_I16_carry_i_1(6),
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]_0\(2)
    );
\BTL_NTQ_I0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00870078"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(4),
      I1 => BTL_COUNTER_I16_carry_i_1(4),
      I2 => BTL_COUNTER_I16_carry_i_1(5),
      I3 => \^brs_en_btr\,
      I4 => \BTL_NTQ_I0_carry__0_0\(5),
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]_0\(1)
    );
\BTL_NTQ_I0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7788A05F77885FA0"
    )
        port map (
      I0 => IC_REG_BTR_TS1(4),
      I1 => CAN_PHY_TX_LP_i_14_0(3),
      I2 => \BTL_NTQ_I0_carry__0_0\(3),
      I3 => IC_REG_BTR_TS1(3),
      I4 => \^brs_en_btr\,
      I5 => \BTL_NTQ_I0_carry__0_0\(4),
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[1]_0\(0)
    );
\BTL_NTQ_I0_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_i_8_0\(3),
      I1 => \^brs_en_btr\,
      I2 => BTL_COUNTER_I16_carry_i_1(3),
      O => IC_REG_BTR_TS1(4)
    );
BTL_NTQ_I0_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(2),
      I1 => CAN_PHY_TX_LP_i_14_0(2),
      I2 => BTL_COUNTER_I16_carry_i_1(2),
      I3 => \^brs_en_btr\,
      I4 => \BTL_NTQ_I0_carry__0_i_8_0\(2),
      O => \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\(2)
    );
BTL_NTQ_I0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_14_0(1),
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_0\(1),
      O => \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0)
    );
BTL_NTQ_I0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_i_8_0\(1),
      I1 => \^brs_en_btr\,
      I2 => BTL_COUNTER_I16_carry_i_1(1),
      O => \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\(1)
    );
BTL_NTQ_I0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I1 => \^brs_en_btr\,
      I2 => BTL_COUNTER_I16_carry_i_1(0),
      O => \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\(0)
    );
BTL_NTQ_I0_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts2_cdc_tig_reg[4]\(2),
      I1 => CAN_PHY_TX_LP_i_14_0(3),
      I2 => \^brs_en_btr\,
      I3 => \BTL_NTQ_I0_carry__0_0\(3),
      I4 => \BTL_NTQ_I0_carry__0_i_8_0\(3),
      I5 => BTL_COUNTER_I16_carry_i_1(3),
      O => \ic_reg_f_btr_ts2_cdc_tig_reg[0]\(3)
    );
BTL_NTQ_I0_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3553C553CAA"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(1),
      I1 => CAN_PHY_TX_LP_i_14_0(1),
      I2 => CAN_PHY_TX_LP_i_14_0(2),
      I3 => \^brs_en_btr\,
      I4 => \BTL_NTQ_I0_carry__0_0\(2),
      I5 => IC_REG_BTR_TS1(5),
      O => \ic_reg_f_btr_ts2_cdc_tig_reg[0]\(2)
    );
BTL_NTQ_I0_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(1),
      I1 => CAN_PHY_TX_LP_i_14_0(1),
      I2 => BTL_COUNTER_I16_carry_i_1(1),
      I3 => \^brs_en_btr\,
      I4 => \BTL_NTQ_I0_carry__0_i_8_0\(1),
      O => \ic_reg_f_btr_ts2_cdc_tig_reg[0]\(1)
    );
BTL_NTQ_I0_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => BTL_COUNTER_I16_carry_i_1(0),
      I1 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I2 => \BTL_NTQ_I0_carry__0_0\(0),
      I3 => \^brs_en_btr\,
      I4 => CAN_PHY_TX_LP_i_14_0(0),
      O => \ic_reg_f_btr_ts2_cdc_tig_reg[0]\(0)
    );
BTL_NTQ_I0_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_i_8_0\(2),
      I1 => \^brs_en_btr\,
      I2 => BTL_COUNTER_I16_carry_i_1(2),
      O => IC_REG_BTR_TS1(5)
    );
BTL_TRNSMT_EN_FD13_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD13_carry_i_7_n_0,
      I1 => \btl/BTL_SAMP_I\(3),
      I2 => BTL_TRNSMT_EN_FD13_carry_i_8_n_0,
      I3 => \^brsd_p_err_1tq_fd_reg\(0),
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[7]_1\(0)
    );
BTL_TRNSMT_EN_FD13_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[7]_0\,
      I1 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(4),
      O => BTL_COUNTER_I0(2)
    );
BTL_TRNSMT_EN_FD13_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(4),
      I1 => \^ic_reg_n_btr_ts1_cdc_tig_reg[7]_0\,
      I2 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(5),
      O => BTL_COUNTER_I0(3)
    );
BTL_TRNSMT_EN_FD13_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000071000000"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[7]_0\,
      I1 => \i__carry_i_10__0_n_0\,
      I2 => BTL_COUNTER_I16_carry_i_1(6),
      I3 => BTL_COUNTER_I16_carry_i_1(7),
      I4 => dest_arst,
      I5 => \^brs_en_btr\,
      O => BTL_COUNTER_I0(4)
    );
BTL_TRNSMT_EN_FD13_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0999900060000999"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(3),
      I1 => BTL_COUNTER_I(4),
      I2 => \btl/BTL_SAMP_I\(3),
      I3 => BTL_TRNSMT_EN_FD13_carry_i_8_n_0,
      I4 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(2),
      I5 => BTL_COUNTER_I(3),
      O => BTL_TRNSMT_EN_FD13_carry_i_7_n_0
    );
BTL_TRNSMT_EN_FD13_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000808080"
    )
        port map (
      I0 => \IC_REG_BTR_TS1__0\(6),
      I1 => IC_REG_BTR_TS1(5),
      I2 => dest_arst,
      I3 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I4 => \^brs_en_btr\,
      I5 => BTL_COUNTER_I16_carry_i_1(0),
      O => BTL_TRNSMT_EN_FD13_carry_i_8_n_0
    );
BTL_TRNSMT_EN_FD1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD1_i_2_n_0,
      I1 => BTL_TRNSMT_EN_FD1_reg(0),
      O => BTL_TRNSMT_EN_I1
    );
BTL_TRNSMT_EN_FD1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8AAA8A8"
    )
        port map (
      I0 => RSYNC_OCCR_I,
      I1 => BTL_TRNSMT_EN_FD1_reg_0(0),
      I2 => BTL_TRNSMT_EN_FD1_reg_1(0),
      I3 => BTL_TRNSMT_EN_FD1_i_3_n_0,
      I4 => BTL_TRNSMT_EN_FD1_i_4_n_0,
      I5 => BTL_TRNSMT_EN_FD1_reg_2,
      O => BTL_TRNSMT_EN_FD1_i_2_n_0
    );
BTL_TRNSMT_EN_FD1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFE"
    )
        port map (
      I0 => FAST_TRANSMT_PT_D1_i_10_n_0,
      I1 => \i__carry_i_5__1_n_0\,
      I2 => BTL_TRNSMT_EN_FD1_i_5_n_0,
      I3 => \i__carry_i_10_n_0\,
      I4 => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(3),
      I5 => \^ic_reg_n_btr_sjw_cdc_tig_reg[4]\,
      O => BTL_TRNSMT_EN_FD1_i_3_n_0
    );
BTL_TRNSMT_EN_FD1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1412121112121111"
    )
        port map (
      I0 => \^ic_reg_n_btr_sjw_cdc_tig_reg[1]\,
      I1 => \^ic_reg_n_btr_sjw_cdc_tig_reg[1]_0\,
      I2 => \^brs_en_btr\,
      I3 => \BTL_NTQ_I0_carry__0_0\(5),
      I4 => \BTL_NTQ_I0_carry__0_0\(6),
      I5 => \i__carry_i_21_n_0\,
      O => BTL_TRNSMT_EN_FD1_i_4_n_0
    );
BTL_TRNSMT_EN_FD1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^arststages_ff_reg[1]_2\,
      I1 => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(2),
      I2 => \^ic_reg_f_btr_sjw_cdc_tig_reg[2]\,
      I3 => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(1),
      O => BTL_TRNSMT_EN_FD1_i_5_n_0
    );
BTL_TRNSMT_EN_FD1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(0),
      I1 => CAN_PHY_TX_LP_i_14_0(0),
      I2 => \BTL_NTQ_I0_carry__0_0\(1),
      I3 => \^brs_en_btr\,
      I4 => CAN_PHY_TX_LP_i_14_0(1),
      O => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(1)
    );
BUFFER_EMPTY_INTERNAL_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3101"
    )
        port map (
      I0 => BUFFER_IS_READY_SYNCED_D1,
      I1 => \^syncstages_ff_reg[1]\,
      I2 => \^txe_trnsmt_flg_reg_0\,
      I3 => BUFFER_EMPTY_INTERNAL,
      O => BUFFER_EMPTY_INTERNAL_i_1_n_0
    );
BUFFER_EMPTY_INTERNAL_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000100000"
    )
        port map (
      I0 => \^dest_out\,
      I1 => \^txe_trnsmt_flg_reg_0\,
      I2 => BUFFER_IS_READY_SYNCED_D1,
      I3 => CANCEL_CONFIRMED_TL2OL_I_D1,
      I4 => TXE_TXING11,
      I5 => BUFFER_EMPTY_INTERNAL_i_4_n_0,
      O => \^syncstages_ff_reg[1]\
    );
BUFFER_EMPTY_INTERNAL_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => BUFFER_EMPTY_INTERNAL_i_5_n_0,
      I1 => BUFFER_EMPTY_INTERNAL_i_6_n_0,
      I2 => \RXE_COUNTER_I[8]_i_8_n_0\,
      I3 => \^bis_counter_i3__0\,
      I4 => \^rxe_ol_bidle\,
      I5 => RXE_MSGVAL_EARLY_F1_reg,
      O => TXE_TXING11
    );
BUFFER_EMPTY_INTERNAL_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \state[3]_i_3_n_0\,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[2]\,
      O => BUFFER_EMPTY_INTERNAL_i_4_n_0
    );
BUFFER_EMPTY_INTERNAL_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002AAAA00000000"
    )
        port map (
      I0 => \^state_reg[2]_0\,
      I1 => \state[1]_i_4_1\,
      I2 => \state[1]_i_4_0\(0),
      I3 => EMU_REC_I20_carry_i_1(0),
      I4 => \^txe_txing_reg_0\,
      I5 => BSP_IC_ACK_ERROR_I_i_3_n_0,
      O => BUFFER_EMPTY_INTERNAL_i_5_n_0
    );
BUFFER_EMPTY_INTERNAL_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => TXE_TXING_i_9_n_0,
      I1 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I2 => \^rxe_counter_i_reg[3]_0\(0),
      I3 => RXE_MSGVAL_EARLY_F1_reg,
      I4 => TDC_TRIG_COND_D1_i_2_n_0,
      I5 => BUFFER_EMPTY_INTERNAL_i_7_n_0,
      O => BUFFER_EMPTY_INTERNAL_i_6_n_0
    );
BUFFER_EMPTY_INTERNAL_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[2]\,
      O => BUFFER_EMPTY_INTERNAL_i_7_n_0
    );
BUFFER_EMPTY_INTERNAL_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => BUFFER_EMPTY_INTERNAL_i_1_n_0,
      Q => BUFFER_EMPTY_INTERNAL,
      S => SYNC_RST_TL
    );
BUFFER_IS_READY_SYNCED_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => BUFFER_IS_READY_SYNCED,
      Q => BUFFER_IS_READY_SYNCED_D1,
      R => SYNC_RST_TL
    );
CANCEL_CONFIRMED_TL2OL_I_D1_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => \^cancel_confirmed_tl2ol_i_reg_0\,
      Q => CANCEL_CONFIRMED_TL2OL_I_D1,
      S => SYNC_RST_TL
    );
CANCEL_CONFIRMED_TL2OL_I_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => CANCEL_CONFIRMED_TL2OL_I_reg_1,
      Q => \^cancel_confirmed_tl2ol_i_reg_0\,
      S => SYNC_RST_TL
    );
CAN_PHY_TX_INT_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0808080"
    )
        port map (
      I0 => \^state_reg[4]_1\,
      I1 => FAST_TRANSMT_PT_D1_reg_0,
      I2 => \^ic_reg_brpr_eq__6\,
      I3 => FAST_TRANSMT_PT_D1_reg_1,
      I4 => \^brs_l_sp_fe_reg_0\,
      O => \state_reg[4]_0\
    );
CAN_PHY_TX_LP_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222022202222222"
    )
        port map (
      I0 => CLKM_EN_i_11_n_0,
      I1 => BRSD_P_ERR_1TQ_FD_reg_5,
      I2 => BRSD_P_ERR_1TQ_FD_reg_4,
      I3 => E(0),
      I4 => CAN_PHY_TX_LP_i_17_n_0,
      I5 => BRSD_P_ERR_1TQ_FD_i_2_n_0,
      O => CAN_PHY_TX_LP_i_12_n_0
    );
CAN_PHY_TX_LP_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222022202222222"
    )
        port map (
      I0 => CLKM_EN_i_12_n_0,
      I1 => BRSD_P_ERR_1TQ_FD_reg_5,
      I2 => BRSD_P_ERR_1TQ_FD_reg_4,
      I3 => E(0),
      I4 => CAN_PHY_TX_LP_i_17_n_0,
      I5 => BRSD_P_ERR_1TQ_FD_i_2_n_0,
      O => CAN_PHY_TX_LP_i_13_n_0
    );
CAN_PHY_TX_LP_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004540"
    )
        port map (
      I0 => \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0),
      I1 => CAN_PHY_TX_LP_i_14_0(0),
      I2 => \^brs_en_btr\,
      I3 => \BTL_NTQ_I0_carry__0_0\(0),
      I4 => \IC_REG_BTR_TS2__0\(3),
      I5 => \IC_REG_BTR_TS2__0\(4),
      O => CAN_PHY_TX_LP_i_14_n_0
    );
CAN_PHY_TX_LP_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_13_n_0,
      I1 => BRSD_P_ERR_1TQ_FD_reg_7,
      I2 => CAN_PHY_TX_LP_i_13_0,
      I3 => p_77_in,
      I4 => BRSD_P_ERR_1TQ_FD_i_9_n_0,
      I5 => BRSD_P_ERR_1TQ_FD_i_4_n_0,
      O => CAN_PHY_TX_LP_i_17_n_0
    );
CAN_PHY_TX_LP_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_14_0(3),
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_0\(3),
      O => \IC_REG_BTR_TS2__0\(3)
    );
CAN_PHY_TX_LP_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg,
      I1 => \^state_reg[2]_4\,
      I2 => \^rxe_counter_i_reg[3]_0\(0),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => BSP_IC_CRC_ERROR_I_i_4_n_0,
      I5 => TDC_TRIG_COND_D1_i_4_n_0,
      O => BTL_RXBIT_I_reg_4
    );
CAN_PHY_TX_LP_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A8000000000"
    )
        port map (
      I0 => FAST_TRANSMT_PT_D1_reg_1,
      I1 => CAN_PHY_TX_LP_reg,
      I2 => \^brs_en_i\,
      I3 => CAN_PHY_TX_LP_reg_0,
      I4 => \^ic_reg_brpr\(0),
      I5 => \^brs_l_sp_fe_reg_0\,
      O => \ic_reg_f_brpr_cdc_tig_reg[7]\
    );
CAN_PHY_TX_LP_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A80AAAAAAAA"
    )
        port map (
      I0 => \^state_reg[4]_1\,
      I1 => CAN_PHY_TX_LP_reg,
      I2 => \^brs_en_i\,
      I3 => CAN_PHY_TX_LP_reg_0,
      I4 => \^ic_reg_brpr\(0),
      I5 => FAST_TRANSMT_PT_D1_reg_0,
      O => \state_reg[4]_2\
    );
CAN_PHY_TX_LP_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000300A8A8ABA8"
    )
        port map (
      I0 => CAN_PHY_TX_LP_reg,
      I1 => CAN_PHY_TX_LP_i_12_n_0,
      I2 => CAN_PHY_TX_LP_i_13_n_0,
      I3 => CAN_PHY_TX_LP_reg_0,
      I4 => CLKM_EN_reg_0(4),
      I5 => CLKM_EN_reg_1(4),
      O => \^ic_reg_brpr_eq__6\
    );
CAN_PHY_TX_LP_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888A"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_14_n_0,
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_0\(6),
      I3 => \BTL_NTQ_I0_carry__0_0\(5),
      I4 => \BTL_NTQ_I0_carry__0_0\(4),
      O => \^brs_l_sp_fe_reg_0\
    );
\CAN_PHY_TX_POS_FLOP_X26_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0000"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(4),
      I1 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(5),
      I2 => CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0,
      I3 => \^btl_samp_i__0\(0),
      I4 => BTL_COUNTER_I(7),
      O => DI(0)
    );
\CAN_PHY_TX_POS_FLOP_X26_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80007F"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(4),
      I1 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(5),
      I2 => CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0,
      I3 => \^btl_samp_i__0\(0),
      I4 => BTL_COUNTER_I(7),
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[2]_0\(0)
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E22B8222"
    )
        port map (
      I0 => BTL_COUNTER_I(6),
      I1 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(5),
      I2 => CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0,
      I3 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(4),
      I4 => BTL_COUNTER_I(5),
      O => \BTL_COUNTER_I_REG_reg[7]\(3)
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7777F777FFF"
    )
        port map (
      I0 => IC_REG_BTR_TS1(5),
      I1 => dest_arst,
      I2 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I3 => \^brs_en_btr\,
      I4 => BTL_COUNTER_I16_carry_i_1(0),
      I5 => \IC_REG_BTR_TS1__0\(6),
      O => CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E2BB2B22822222"
    )
        port map (
      I0 => BTL_COUNTER_I(4),
      I1 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(3),
      I2 => \btl/BTL_SAMP_I\(3),
      I3 => CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0,
      I4 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(2),
      I5 => BTL_COUNTER_I(3),
      O => \BTL_COUNTER_I_REG_reg[7]\(2)
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E22B8222"
    )
        port map (
      I0 => \^brsd_p_err_1tq_fd_reg\(0),
      I1 => \btl/BTL_SAMP_I\(3),
      I2 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(1),
      I3 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(0),
      I4 => BTL_COUNTER_I(2),
      O => \BTL_COUNTER_I_REG_reg[7]\(1)
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA80"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(0),
      I1 => BTL_COUNTER_I(0),
      I2 => \^ic_reg_n_btr_ts1_cdc_tig_reg[7]\,
      I3 => BTL_COUNTER_I(1),
      O => \BTL_COUNTER_I_REG_reg[7]\(0)
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09906009"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(5),
      I1 => BTL_COUNTER_I(6),
      I2 => CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0,
      I3 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(4),
      I4 => BTL_COUNTER_I(5),
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[2]_2\(3)
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909009000609909"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(3),
      I1 => BTL_COUNTER_I(4),
      I2 => \btl/BTL_SAMP_I\(3),
      I3 => CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0,
      I4 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(2),
      I5 => BTL_COUNTER_I(3),
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[2]_2\(2)
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => BTL_COUNTER_I(2),
      I1 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(0),
      I2 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(1),
      I3 => \btl/BTL_SAMP_I\(3),
      I4 => \^brsd_p_err_1tq_fd_reg\(0),
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[2]_2\(1)
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(0),
      I1 => BTL_COUNTER_I(1),
      I2 => BTL_COUNTER_I(0),
      I3 => \^ic_reg_n_btr_ts1_cdc_tig_reg[7]\,
      O => \ic_reg_n_btr_ts1_cdc_tig_reg[2]_2\(0)
    );
CAN_PHY_TX_POS_FLOP_X26_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(3),
      I1 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(2),
      I2 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(0),
      I3 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(1),
      I4 => \btl/BTL_SAMP_I\(3),
      O => CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0
    );
\CLKD_COUNTER_I[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF99F"
    )
        port map (
      I0 => \^ic_reg_f_brpr_cdc_tig_reg[7]_0\,
      I1 => CLKD_COUNTER_I_reg(0),
      I2 => \CLKD_COUNTER_I[0]_i_6_n_0\,
      I3 => CLKD_COUNTER_I_reg(1),
      I4 => \CLKD_COUNTER_I[0]_i_7_n_0\,
      I5 => \CLKD_COUNTER_I[0]_i_8_n_0\,
      O => \CLKD_COUNTER_I_reg[7]\
    );
\CLKD_COUNTER_I[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05040404F5F7F7F7"
    )
        port map (
      I0 => CLKM_EN_reg_1(0),
      I1 => CLKM_EN_i_11_n_0,
      I2 => \^brsd_p_err_1tq\,
      I3 => \COUNTER_I[1]_i_4_n_0\,
      I4 => \^brs_en_btr\,
      I5 => CLKM_EN_reg_0(0),
      O => \^ic_reg_f_brpr_cdc_tig_reg[7]_0\
    );
\CLKD_COUNTER_I[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05040404F5F7F7F7"
    )
        port map (
      I0 => CLKM_EN_reg_1(1),
      I1 => CLKM_EN_i_11_n_0,
      I2 => \^brsd_p_err_1tq\,
      I3 => \COUNTER_I[1]_i_4_n_0\,
      I4 => \^brs_en_btr\,
      I5 => CLKM_EN_reg_0(1),
      O => \CLKD_COUNTER_I[0]_i_6_n_0\
    );
\CLKD_COUNTER_I[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50515F5DAFAEA0A2"
    )
        port map (
      I0 => CLKM_EN_reg_0(2),
      I1 => CLKM_EN_i_12_n_0,
      I2 => \^brsd_p_err_1tq\,
      I3 => CLKM_EN_i_11_n_0,
      I4 => CLKM_EN_reg_1(2),
      I5 => CLKD_COUNTER_I_reg(2),
      O => \CLKD_COUNTER_I[0]_i_7_n_0\
    );
\CLKD_COUNTER_I[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50515F5DAFAEA0A2"
    )
        port map (
      I0 => CLKM_EN_reg_0(3),
      I1 => CLKM_EN_i_12_n_0,
      I2 => \^brsd_p_err_1tq\,
      I3 => CLKM_EN_i_11_n_0,
      I4 => CLKM_EN_reg_1(3),
      I5 => CLKD_COUNTER_I_reg(3),
      O => \CLKD_COUNTER_I[0]_i_8_n_0\
    );
\CLKD_COUNTER_I[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05040404F5F7F7F7"
    )
        port map (
      I0 => CLKM_EN_reg_1(5),
      I1 => CLKM_EN_i_11_n_0,
      I2 => \^brsd_p_err_1tq\,
      I3 => \COUNTER_I[1]_i_4_n_0\,
      I4 => \^brs_en_btr\,
      I5 => CLKM_EN_reg_0(5),
      O => \ic_reg_f_brpr_cdc_tig_reg[1]\
    );
CLKM_EN_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CLKM_EN_i_2_n_0,
      I1 => CLKM_EN_i_3_n_0,
      I2 => CLKM_EN_reg_2,
      I3 => CLKM_EN_i_5_n_0,
      I4 => CLKM_EN_i_6_n_0,
      I5 => CLKM_EN_reg_3,
      O => CLKD_CMP_I
    );
CLKM_EN_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05040404F5F7F7F7"
    )
        port map (
      I0 => CLKM_EN_reg_1(2),
      I1 => CLKM_EN_i_11_n_0,
      I2 => \^brsd_p_err_1tq\,
      I3 => \COUNTER_I[1]_i_4_n_0\,
      I4 => \^brs_en_btr\,
      I5 => CLKM_EN_reg_0(2),
      O => \ic_reg_f_brpr_cdc_tig_reg[4]\
    );
CLKM_EN_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^rxe_counter_i_reg[2]_2\,
      I1 => \^state_reg[2]_4\,
      I2 => \^rxe_counter_i_reg[2]_0\,
      I3 => D(0),
      I4 => SM_FLAG_I_FSB_reg(0),
      O => CLKM_EN_i_11_n_0
    );
CLKM_EN_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => SM_FLAG_I_FSB_reg(0),
      I1 => \^rxe_counter_i_reg[2]_2\,
      I2 => \^brs_en_btr\,
      O => CLKM_EN_i_12_n_0
    );
CLKM_EN_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => CLKM_EN_reg_0(5),
      I1 => \^brs_en_i\,
      I2 => CLKM_EN_reg_1(5),
      I3 => CLKD_COUNTER_I_reg(4),
      O => CLKM_EN_i_2_n_0
    );
CLKM_EN_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => CLKM_EN_reg_0(6),
      I1 => \^brs_en_i\,
      I2 => CLKM_EN_reg_1(6),
      I3 => CLKD_COUNTER_I_reg(5),
      O => CLKM_EN_i_3_n_0
    );
CLKM_EN_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => CLKM_EN_reg_0(0),
      I1 => \^brs_en_i\,
      I2 => CLKM_EN_reg_1(0),
      I3 => CLKD_COUNTER_I_reg(0),
      O => CLKM_EN_i_5_n_0
    );
CLKM_EN_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => CLKM_EN_reg_0(1),
      I1 => \^brs_en_i\,
      I2 => CLKM_EN_reg_1(1),
      I3 => CLKD_COUNTER_I_reg(1),
      O => CLKM_EN_i_6_n_0
    );
CLKM_EN_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003FFF00002AAA"
    )
        port map (
      I0 => CLKM_EN_i_11_n_0,
      I1 => \^bsp_error_i__9\,
      I2 => E(0),
      I3 => BRSD_P_ERR_1TQ_FD_reg_4,
      I4 => BRSD_P_ERR_1TQ_FD_reg_5,
      I5 => CLKM_EN_i_12_n_0,
      O => \^brs_en_i\
    );
CLKM_EN_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFBFBFB0A080808"
    )
        port map (
      I0 => CLKM_EN_reg_1(4),
      I1 => CLKM_EN_i_11_n_0,
      I2 => \^brsd_p_err_1tq\,
      I3 => \COUNTER_I[1]_i_4_n_0\,
      I4 => \^brs_en_btr\,
      I5 => CLKM_EN_reg_0(4),
      O => \^ic_reg_brpr\(0)
    );
\COUNTER_I[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => dest_arst,
      I1 => \COUNTER_I[1]_i_4_n_0\,
      I2 => SM_FLAG_I_FSB_reg(0),
      I3 => \^state_reg[0]_1\,
      O => \arststages_ff_reg[1]_4\
    );
\COUNTER_I[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rxe_counter_i_reg[2]_2\,
      I1 => SM_FLAG_I_FSB_reg(0),
      O => \COUNTER_I[1]_i_4_n_0\
    );
\CRC_CRCWORD_I1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FDD575555555555"
    )
        port map (
      I0 => dest_arst,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \^state_reg[0]_0\(0),
      O => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0107010C"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[4]\,
      O => RXE_CRC_EN
    );
\EMU_OL_ECR_I[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000FFFF"
    )
        port map (
      I0 => \^txe_txing_reg_1\,
      I1 => \EMU_OL_ECR_I_reg[15]\,
      I2 => E(0),
      I3 => \^state_reg[2]_1\,
      I4 => dest_arst,
      O => SR(0)
    );
\EMU_OL_ECR_I[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEFFAEAE"
    )
        port map (
      I0 => \EMU_OL_ECR_I[0]_i_4_n_0\,
      I1 => \^btl_rxbit_i_reg\,
      I2 => \^txe_txing_reg_0\,
      I3 => \^state_reg[2]_3\,
      I4 => \^bis_counter_i3__0\,
      I5 => \^rxe_rec_dec1\,
      O => \^txe_txing_reg_1\
    );
\EMU_OL_ECR_I[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF2F"
    )
        port map (
      I0 => RXE_REC_INC12,
      I1 => \^txe_txing_reg_0\,
      I2 => \^txe_txing_reg_2\,
      I3 => \state[1]_i_4_1\,
      I4 => \^txe_tec_dec1\,
      O => \EMU_OL_ECR_I[0]_i_4_n_0\
    );
\EMU_REC_I20_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA45"
    )
        port map (
      I0 => EMU_REC_I20_carry_i_1(0),
      I1 => \^txe_txing_reg_0\,
      I2 => \^btl_rxbit_i_reg\,
      I3 => \EMU_REC_I20_carry__0\,
      I4 => \^emu_rec_i1117_out__0\,
      O => \EMU_REC_I_reg[7]\(0)
    );
EMU_REC_I20_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^ic_reg_msr_dpee_fs2_reg\,
      I1 => BRSD_P_ERR_1TQ_FD_reg_6,
      I2 => FBR_ERR_1TQ_i_3_n_0,
      I3 => \^btl_rxbit_i_reg_0\,
      I4 => BRS_L_SP_FE_reg_5,
      O => RXE_REC_INC12
    );
EMU_REC_I20_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABBBBBAAA"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_7_n_0,
      I1 => RXE_MSGVAL_EARLY_F1_reg,
      I2 => p_1_in105_in,
      I3 => p_5_in57_in,
      I4 => \^state_reg[2]_2\,
      I5 => EMU_REC_I20_carry_i_9_n_0,
      O => \^btl_rxbit_i_reg\
    );
EMU_REC_I20_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000010100000FF10"
    )
        port map (
      I0 => \^state_reg[2]_3\,
      I1 => EMU_REC_ERRACT,
      I2 => \^bis_counter_i3__0\,
      I3 => RXE_REC_INC12,
      I4 => EMU_REC_I20_carry_i_1(0),
      I5 => \^txe_txing_reg_0\,
      O => \^emu_rec_i1117_out__0\
    );
EMU_REC_I20_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\(0),
      O => p_5_in57_in
    );
EMU_REC_I20_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF55"
    )
        port map (
      I0 => p_1_in105_in,
      I1 => RXE_MSGVAL_EARLY_F1_i_4_n_0,
      I2 => \^rxe_counter_i_reg[3]_0\(0),
      I3 => \^rxe_passflg_i_reg_0\,
      O => EMU_REC_I20_carry_i_9_n_0
    );
\EMU_REC_I[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \RXE_SREG_I[0]_i_2_n_0\,
      I4 => \state[3]_i_3_n_0\,
      I5 => \EMU_REC_I[7]_i_5_n_0\,
      O => \^state_reg[2]_1\
    );
\EMU_REC_I[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200020000"
    )
        port map (
      I0 => \^rxe_counter_i_reg[2]_1\,
      I1 => RXE_MSGVAL_EARLY_F1_reg,
      I2 => \^txe_txing_reg_0\,
      I3 => \^bsp_txbit_d1_reg_0\,
      I4 => p_1_in52_in,
      I5 => \^state_reg[4]_6\,
      O => \^rxe_rec_dec1\
    );
\EMU_REC_I[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \RXE_COUNTER_RST1196_out__0\,
      I1 => \state[1]_i_4_1\,
      O => \EMU_REC_I[7]_i_5_n_0\
    );
\EMU_REC_I[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\(0),
      O => p_1_in52_in
    );
EMU_TEC_I2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => \^err_exterr_i__1\,
      I1 => \^err_txberr_i_fd_f__3\,
      I2 => EMU_TEC_I2_carry_i_9_0,
      I3 => \^txe_txing_reg_0\,
      I4 => \^brs_en_btr\,
      O => EMU_TEC_I2_carry_i_10_n_0
    );
EMU_TEC_I2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg,
      I1 => \^bsp_txbit_d1_reg_0\,
      I2 => \^state_reg[4]_3\,
      I3 => BRSD_P_ERR_1TQ_FD_reg_6,
      O => EMU_TEC_I2_carry_i_11_n_0
    );
EMU_TEC_I2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^state_reg[2]_2\,
      I1 => \^err_ackerrpass_i\,
      I2 => RXE_MSGVAL_EARLY_F1_reg,
      I3 => \BSP_FRMERR_I8__3\,
      O => EMU_TEC_I2_carry_i_12_n_0
    );
EMU_TEC_I2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => EMU_TEC_I2_carry_i_7_n_0,
      I1 => p_69_in,
      I2 => p_77_in,
      I3 => EMU_TEC_I2_carry_i_9_n_0,
      I4 => \^txe_txing_reg_0\,
      O => \^txe_txing_reg_2\
    );
EMU_TEC_I2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^rxe_counter_i_reg[5]_0\,
      I1 => BRSD_P_ERR_1TQ_FD_reg_6,
      I2 => \^state_reg[4]_3\,
      I3 => RXE_MSGVAL_EARLY_F1_reg,
      I4 => \^rxe_counter_i_reg[2]_2\,
      O => EMU_TEC_I2_carry_i_7_n_0
    );
EMU_TEC_I2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEAFAEAEAE"
    )
        port map (
      I0 => BRSD_P_ERR_1TQ_FD_i_13_n_0,
      I1 => \^state_reg[0]_2\,
      I2 => RXE_MSGVAL_EARLY_F1_reg,
      I3 => BSP_CRCERR_I_CAN_FLG_i_4_n_0,
      I4 => RXE_OL_SLEEP_i_2_n_0,
      I5 => BSP_CRCERR_I_CAN_FLG_reg_2,
      O => p_69_in
    );
EMU_TEC_I2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \^rxe_sreg_i_reg[30]_0\,
      I1 => RXE_PASSFLG_I_reg_1,
      I2 => EMU_TEC_I2_carry_i_10_n_0,
      I3 => EMU_TEC_I2_carry_i_11_n_0,
      I4 => \^rxe_counter_i_reg[1]_0\,
      I5 => EMU_TEC_I2_carry_i_12_n_0,
      O => EMU_TEC_I2_carry_i_9_n_0
    );
ERR_ACKERRPASS_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222022200000000"
    )
        port map (
      I0 => ERR_ACKERRPASS_I_reg_0,
      I1 => ERR_ACKERRPASS_I_i_3_n_0,
      I2 => \^state_reg[2]_2\,
      I3 => E(0),
      I4 => RXE_MSGVAL_EARLY_F1_reg,
      I5 => dest_arst,
      O => ERR_ACKERRPASS_I_i_1_n_0
    );
ERR_ACKERRPASS_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => E(0),
      I4 => RXE_ERRFLG_I_i_3_n_0,
      I5 => \^rxe_counter_i_reg[2]_1\,
      O => ERR_ACKERRPASS_I_i_3_n_0
    );
ERR_ACKERRPASS_I_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\(0),
      O => \^state_reg[2]_2\
    );
ERR_ACKERRPASS_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => ERR_ACKERRPASS_I_i_1_n_0,
      Q => \^err_ackerrpass_i\,
      R => '0'
    );
ERR_TXBERR_I_FD_SSP_EN_1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => TDC_EN_FS2,
      I1 => TDC_SSP_SAMP_PT_D1,
      I2 => \^txe_txing_reg_0\,
      I3 => \^brs_en_i_flag_reg_0\,
      O => IC_REG_F_BRPR_TDC_EN_FS2_reg
    );
FAST_TRANSMT_PT_D1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => FAST_TRANSMT_PT_D1_reg,
      I1 => \^brs_en_btr\,
      I2 => \^txe_txing_reg_0\,
      I3 => FAST_TRANSMT_PT_D1_reg_1,
      I4 => FAST_TRANSMT_PT_D1_reg_0,
      O => FAST_TRANSMT_PT
    );
FAST_TRANSMT_PT_D1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505030CFAFAF30CF"
    )
        port map (
      I0 => \i__carry_i_14_0\(0),
      I1 => \BTL_COUNTER_I_REG[7]_i_6\(0),
      I2 => dest_arst,
      I3 => \BTL_NTQ_I0_carry__0_0\(0),
      I4 => \^brs_en_btr\,
      I5 => CAN_PHY_TX_LP_i_14_0(0),
      O => FAST_TRANSMT_PT_D1_i_10_n_0
    );
FAST_TRANSMT_PT_D1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_14_0(0),
      I1 => \BTL_NTQ_I0_carry__0_0\(0),
      I2 => \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0),
      I3 => \BTL_NTQ_I0_carry__0_0\(2),
      I4 => \^brs_en_btr\,
      I5 => CAN_PHY_TX_LP_i_14_0(2),
      O => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(2)
    );
FAST_TRANSMT_PT_D1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD1_i_4_n_0,
      I1 => FAST_TRANSMT_PT_D1_i_7_n_0,
      I2 => FAST_TRANSMT_PT_D1_i_8_n_0,
      I3 => FAST_TRANSMT_PT_D1_i_9_n_0,
      I4 => \i__carry_i_5__1_n_0\,
      I5 => FAST_TRANSMT_PT_D1_i_10_n_0,
      O => BRS_L_SP_FE_reg_2
    );
FAST_TRANSMT_PT_D1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F6FF66FF6F66FF6"
    )
        port map (
      I0 => \^ic_reg_n_btr_sjw_cdc_tig_reg[4]\,
      I1 => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(3),
      I2 => \^arststages_ff_reg[1]_0\,
      I3 => \BTL_NTQ_I0_carry__0_0\(5),
      I4 => \^brs_en_btr\,
      I5 => \i__carry_i_21_n_0\,
      O => FAST_TRANSMT_PT_D1_i_7_n_0
    );
FAST_TRANSMT_PT_D1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_14_0(1),
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_0\(1),
      I3 => CAN_PHY_TX_LP_i_14_0(0),
      I4 => \BTL_NTQ_I0_carry__0_0\(0),
      I5 => \^ic_reg_f_btr_sjw_cdc_tig_reg[2]\,
      O => FAST_TRANSMT_PT_D1_i_8_n_0
    );
FAST_TRANSMT_PT_D1_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(2),
      I1 => \^arststages_ff_reg[1]_2\,
      O => FAST_TRANSMT_PT_D1_i_9_n_0
    );
FBR_ERR_1TQ_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^rxe_sreg_i_reg[30]_0\,
      I1 => BRS_L_SP_FE_reg_5,
      I2 => FBR_ERR_1TQ_i_3_n_0,
      I3 => FBR_ERR_1TQ_i_4_n_0,
      I4 => \^ic_reg_msr_dpee_fs2_reg\,
      I5 => BRSD_P_ERR_1TQ_FD_i_2_n_0,
      O => \^bsp_error_i__9\
    );
FBR_ERR_1TQ_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \^bsp_crcerr_i_can_flg_reg_0\,
      I1 => \^state_reg[0]_2\,
      I2 => \^rxe_counter_i_reg[2]_3\,
      I3 => \^state_reg[4]_6\,
      I4 => \^bsp_crcerr_i_canfd_flg_reg_0\,
      O => FBR_ERR_1TQ_i_3_n_0
    );
FBR_ERR_1TQ_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8888FFF88888"
    )
        port map (
      I0 => \^brs_l_sp_fe_reg_1\,
      I1 => EMU_TEC_I2_carry_i_9_0,
      I2 => p_8_in,
      I3 => \^state_reg[2]_4\,
      I4 => BSP_IC_BIT_ERROR_I_i_5_n_0,
      I5 => FBR_ERR_1TQ_i_5_n_0,
      O => FBR_ERR_1TQ_i_4_n_0
    );
FBR_ERR_1TQ_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[4]\,
      O => FBR_ERR_1TQ_i_5_n_0
    );
HSYNC_FLG_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3020"
    )
        port map (
      I0 => RXE_BTL_HSYNC_FD1_i_2_n_0,
      I1 => RXE_BTL_HSYNC_FD1,
      I2 => FAST_TRANSMT_PT_D1_reg,
      I3 => HSYNC_FLG_I_i_4_n_0,
      I4 => HSYNC_FLG_I_reg,
      O => HSYNC_FLG_I0
    );
HSYNC_FLG_I_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000108"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \^state_reg[0]_0\(0),
      I4 => \state_reg_n_0_[1]\,
      O => HSYNC_FLG_I_i_4_n_0
    );
IC_SYNC_ISR_BSOFF_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[2]\,
      O => RXE_IC_BSOFF
    );
IC_SYNC_SR_BIDLE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      O => \^rxe_ol_bidle\
    );
IC_SYNC_SR_BSFR_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => MSR_SBR_FS2,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[2]\,
      O => IC_REG_SBR_FS2_reg_0
    );
IC_SYNC_SR_PEE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\(0),
      O => \^rxe_ol_pee\
    );
IC_SYNC_SR_RSTST_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[4]\,
      O => RXE_OL_RSTST
    );
\ID_FOR_MATCH[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ID_FOR_MATCH[11]_i_2_n_0\,
      I1 => \RXE_DATA_STORED_AT_DLC[7]_i_3_n_0\,
      I2 => \RXE_SREG_I_reg_n_0_[11]\,
      I3 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I4 => \^q\(4),
      O => \^rxe_sreg_i_reg[24]_0\(20)
    );
\ID_FOR_MATCH[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => \^q\(1),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(1),
      I4 => data0(31),
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \ID_FOR_MATCH[11]_i_2_n_0\
    );
\ID_FOR_MATCH[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ID_FOR_MATCH[12]_i_2_n_0\,
      I1 => \RXE_DATA_STORED_AT_DLC[7]_i_3_n_0\,
      I2 => \RXE_SREG_I_reg_n_0_[12]\,
      I3 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I4 => \^q\(3),
      O => \^rxe_sreg_i_reg[24]_0\(19)
    );
\ID_FOR_MATCH[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => \^q\(0),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(1),
      I4 => data0(30),
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \ID_FOR_MATCH[12]_i_2_n_0\
    );
\ID_FOR_MATCH[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I1 => \^q\(2),
      I2 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      I3 => data0(29),
      I4 => \RXE_SREG_I_reg_n_0_[13]\,
      I5 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      O => \^rxe_sreg_i_reg[24]_0\(18)
    );
\ID_FOR_MATCH[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      I3 => data0(28),
      I4 => \RXE_SREG_I_reg_n_0_[14]\,
      I5 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      O => \^rxe_sreg_i_reg[24]_0\(17)
    );
\ID_FOR_MATCH[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I1 => \^q\(0),
      I2 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      I3 => data0(27),
      I4 => \RXE_SREG_I_reg_n_0_[15]\,
      I5 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      O => \^rxe_sreg_i_reg[24]_0\(16)
    );
\ID_FOR_MATCH[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RXE_SREG_I_reg_n_0_[16]\,
      I1 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I2 => \^q\(7),
      I3 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \^rxe_sreg_i_reg[24]_0\(15)
    );
\ID_FOR_MATCH[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RXE_SREG_I_reg_n_0_[17]\,
      I1 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I2 => \^q\(6),
      I3 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \^rxe_sreg_i_reg[24]_0\(14)
    );
\ID_FOR_MATCH[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RXE_SREG_I_reg_n_0_[18]\,
      I1 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I2 => \^q\(5),
      I3 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \^rxe_sreg_i_reg[24]_0\(13)
    );
\ID_FOR_MATCH[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => data0(31),
      I1 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I2 => \^q\(4),
      I3 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \^rxe_sreg_i_reg[24]_0\(12)
    );
\ID_FOR_MATCH[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => data0(30),
      I1 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I2 => \^q\(3),
      I3 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \^rxe_sreg_i_reg[24]_0\(11)
    );
\ID_FOR_MATCH[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => data0(29),
      I1 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I2 => \^q\(2),
      I3 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \^rxe_sreg_i_reg[24]_0\(10)
    );
\ID_FOR_MATCH[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => data0(28),
      I1 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I2 => \^q\(1),
      I3 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \^rxe_sreg_i_reg[24]_0\(9)
    );
\ID_FOR_MATCH[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => data0(27),
      I1 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I2 => \^q\(0),
      I3 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \^rxe_sreg_i_reg[24]_0\(8)
    );
\ID_FOR_MATCH[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I1 => \^q\(7),
      O => \^rxe_sreg_i_reg[24]_0\(7)
    );
\ID_FOR_MATCH[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I1 => \^q\(6),
      O => \^rxe_sreg_i_reg[24]_0\(6)
    );
\ID_FOR_MATCH[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I1 => \^q\(5),
      O => \^rxe_sreg_i_reg[24]_0\(5)
    );
\ID_FOR_MATCH[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I1 => \^q\(4),
      O => \^rxe_sreg_i_reg[24]_0\(4)
    );
\ID_FOR_MATCH[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I1 => \^q\(3),
      O => \^rxe_sreg_i_reg[24]_0\(3)
    );
\ID_FOR_MATCH[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I1 => \^q\(2),
      O => \^rxe_sreg_i_reg[24]_0\(2)
    );
\ID_FOR_MATCH[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I1 => \^q\(1),
      O => \^rxe_sreg_i_reg[24]_0\(1)
    );
\ID_FOR_MATCH[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I1 => \^q\(0),
      O => \^rxe_sreg_i_reg[24]_0\(0)
    );
\ID_FOR_MATCH_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(31),
      Q => \ID_FOR_MATCH_reg[0]_0\(31),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(21),
      Q => \ID_FOR_MATCH_reg[0]_0\(21),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(20),
      Q => \ID_FOR_MATCH_reg[0]_0\(20),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(19),
      Q => \ID_FOR_MATCH_reg[0]_0\(19),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(18),
      Q => \ID_FOR_MATCH_reg[0]_0\(18),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(17),
      Q => \ID_FOR_MATCH_reg[0]_0\(17),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(16),
      Q => \ID_FOR_MATCH_reg[0]_0\(16),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(15),
      Q => \ID_FOR_MATCH_reg[0]_0\(15),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(14),
      Q => \ID_FOR_MATCH_reg[0]_0\(14),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(13),
      Q => \ID_FOR_MATCH_reg[0]_0\(13),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(12),
      Q => \ID_FOR_MATCH_reg[0]_0\(12),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(30),
      Q => \ID_FOR_MATCH_reg[0]_0\(30),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(11),
      Q => \ID_FOR_MATCH_reg[0]_0\(11),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(10),
      Q => \ID_FOR_MATCH_reg[0]_0\(10),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(9),
      Q => \ID_FOR_MATCH_reg[0]_0\(9),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(8),
      Q => \ID_FOR_MATCH_reg[0]_0\(8),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(7),
      Q => \ID_FOR_MATCH_reg[0]_0\(7),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(6),
      Q => \ID_FOR_MATCH_reg[0]_0\(6),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(5),
      Q => \ID_FOR_MATCH_reg[0]_0\(5),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(4),
      Q => \ID_FOR_MATCH_reg[0]_0\(4),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(3),
      Q => \ID_FOR_MATCH_reg[0]_0\(3),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(2),
      Q => \ID_FOR_MATCH_reg[0]_0\(2),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(29),
      Q => \ID_FOR_MATCH_reg[0]_0\(29),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(1),
      Q => \ID_FOR_MATCH_reg[0]_0\(1),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(0),
      Q => \ID_FOR_MATCH_reg[0]_0\(0),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(28),
      Q => \ID_FOR_MATCH_reg[0]_0\(28),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(27),
      Q => \ID_FOR_MATCH_reg[0]_0\(27),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(26),
      Q => \ID_FOR_MATCH_reg[0]_0\(26),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(25),
      Q => \ID_FOR_MATCH_reg[0]_0\(25),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(24),
      Q => \ID_FOR_MATCH_reg[0]_0\(24),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(23),
      Q => \ID_FOR_MATCH_reg[0]_0\(23),
      R => SYNC_RST_TL
    );
\ID_FOR_MATCH_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => \^rxe_sreg_i_reg[24]_0\(22),
      Q => \ID_FOR_MATCH_reg[0]_0\(22),
      R => SYNC_RST_TL
    );
ID_MATCH_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ID_FOR_MATCH_reg[31]_0\(0),
      D => ID_MATCH_EN_reg_0,
      Q => ID_MATCH_EN,
      R => SYNC_RST_TL
    );
MSG_ON_CAN_BUS_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => MSG_ON_CAN_BUS_reg_0,
      Q => MSG_ON_CAN_BUS,
      R => SYNC_RST_TL
    );
\PIPELINED_BITS[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF40FF"
    )
        port map (
      I0 => TXING_BRS_EN_BTR_D1,
      I1 => \^brs_en_btr\,
      I2 => \^txe_txing_reg_0\,
      I3 => dest_arst,
      I4 => MSR_LBACK_FS2,
      O => TXING_BRS_EN_BTR_D1_reg_0
    );
\RD_PTR[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => TXING_BRS_EN_BTR_D1,
      I1 => \^brs_en_btr\,
      I2 => \^txe_txing_reg_0\,
      I3 => dest_arst,
      O => TXING_BRS_EN_BTR_D1_reg
    );
RSYNC_FLG_I_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => FAST_TRANSMT_PT_D1_reg,
      I1 => RSYNC_OCCR_I,
      I2 => \^txe_txing_reg_0\,
      I3 => \^brs_en_i\,
      O => CLKM_EN_reg
    );
RSYNC_FLG_I_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^state_reg[4]_1\,
      I1 => \^brs_l_sp_fe_reg_0\,
      I2 => \^ic_reg_brpr_eq__6\,
      I3 => RSYNC_FLG_I_reg,
      O => BSP_TXBIT_FD_reg
    );
RXE_BRS_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^rxe_counter_i_reg[2]_0\,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[2]\,
      O => \^state_reg[0]_3\
    );
RXE_BRS_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_BRS_I_reg_0,
      Q => \^rxe_brs_i\,
      R => '0'
    );
RXE_BTL_HSYNC_FD1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAABA"
    )
        port map (
      I0 => RXE_BTL_HSYNC_FD1_i_2_n_0,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^state_reg[0]_0\(0),
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[3]\,
      O => RXE_BTL_HSYNC_EN
    );
RXE_BTL_HSYNC_FD1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002B0028"
    )
        port map (
      I0 => \^state_reg[2]_0\,
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => SM_FLAG_I_i_2_n_0,
      I4 => \^state_reg[2]_4\,
      O => RXE_BTL_HSYNC_FD1_i_2_n_0
    );
\RXE_COUNTER_I[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      O => \RXE_COUNTER_I[0]_i_1_n_0\
    );
\RXE_COUNTER_I[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      O => \p_0_in__2\(1)
    );
\RXE_COUNTER_I[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(1),
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => \p_0_in__2\(2)
    );
\RXE_COUNTER_I[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(2),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \^rxe_counter_i_reg[3]_0\(0),
      I3 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => \p_0_in__2\(3)
    );
\RXE_COUNTER_I[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(2),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \^rxe_counter_i_reg[3]_0\(0),
      I3 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      O => \p_0_in__2\(4)
    );
\RXE_COUNTER_I[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I5 => \RXE_COUNTER_I_reg_n_0_[5]\,
      O => \p_0_in__2\(5)
    );
\RXE_COUNTER_I[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \RXE_COUNTER_I[6]_i_2_n_0\,
      I4 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I5 => \RXE_COUNTER_I_reg_n_0_[6]\,
      O => \p_0_in__2\(6)
    );
\RXE_COUNTER_I[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      O => \RXE_COUNTER_I[6]_i_2_n_0\
    );
\RXE_COUNTER_I[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_9_n_0\,
      I1 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I3 => \RXE_COUNTER_I_reg_n_0_[7]\,
      O => \p_0_in__2\(7)
    );
\RXE_COUNTER_I[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABABAAA"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_4_n_0\,
      I1 => \state_reg_n_0_[4]\,
      I2 => E(0),
      I3 => \RXE_COUNTER_I[8]_i_5_n_0\,
      I4 => \RXE_COUNTER_I[8]_i_6_n_0\,
      I5 => \RXE_COUNTER_I[8]_i_7_n_0\,
      O => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD55555D5D55555"
    )
        port map (
      I0 => dest_arst,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \^bsp_error_i__9\,
      I4 => E(0),
      I5 => \RXE_COUNTER_I[8]_i_23_n_0\,
      O => \RXE_COUNTER_I[8]_i_10_n_0\
    );
\RXE_COUNTER_I[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => BSP_IC_CRC_ERROR_I_i_5_n_0,
      I1 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I2 => RXE_OL_SLEEP_i_2_n_0,
      I3 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I4 => \^rxe_counter_i_reg[3]_0\(2),
      I5 => TDC_TRIG_COND_D1_i_4_n_0,
      O => \RXE_COUNTER_I[8]_i_11_n_0\
    );
\RXE_COUNTER_I[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^state_reg[0]_0\(0),
      O => \RXE_COUNTER_I[8]_i_12_n_0\
    );
\RXE_COUNTER_I[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^rxe_counter_i_reg[2]_3\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^state_reg[0]_0\(0),
      O => \RXE_COUNTER_I[8]_i_13_n_0\
    );
\RXE_COUNTER_I[8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00FC00"
    )
        port map (
      I0 => \RXE_COUNTER_RST124_out__2\,
      I1 => p_1_in105_in,
      I2 => \^bsp_error_i__9\,
      I3 => \^state_reg[0]_0\(0),
      I4 => \state_reg_n_0_[1]\,
      O => \RXE_COUNTER_I[8]_i_14_n_0\
    );
\RXE_COUNTER_I[8]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F030A0"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_25_n_0\,
      I1 => EMU_REC_I20_carry_i_9_n_0,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^state_reg[0]_0\(0),
      I4 => RXE_MSGVAL_EARLY_F1_reg,
      O => \RXE_COUNTER_I[8]_i_15_n_0\
    );
\RXE_COUNTER_I[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0A0AAAAA0200"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_26_n_0\,
      I1 => RXE_MSGVAL_EARLY_F1_reg,
      I2 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I3 => \^rxe_counter_i_reg[0]_0\,
      I4 => \^bsp_error_i__9\,
      I5 => \^rxe_counter_i_reg[5]_0\,
      O => \RXE_COUNTER_I[8]_i_16_n_0\
    );
\RXE_COUNTER_I[8]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[3]\,
      O => \RXE_COUNTER_I[8]_i_17_n_0\
    );
\RXE_COUNTER_I[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABABABABAA"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_27_n_0\,
      I1 => \RXE_MSGPAD_SEL_FS1[2]_i_4_n_0\,
      I2 => \RXE_SREG_I[0]_i_2_n_0\,
      I3 => \^bsp_error_i__9\,
      I4 => \RXE_COUNTER_RST1172_out__1\,
      I5 => \state[2]_i_12_n_0\,
      O => \RXE_COUNTER_I[8]_i_18_n_0\
    );
\RXE_COUNTER_I[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCFFFE"
    )
        port map (
      I0 => p_1_in105_in,
      I1 => \RXE_COUNTER_I[8]_i_28_n_0\,
      I2 => \state[0]_i_9_n_0\,
      I3 => \^bsp_error_i__9\,
      I4 => \RXE_SREG_I[0]_i_2_n_0\,
      I5 => \state[0]_i_10_n_0\,
      O => \RXE_COUNTER_I[8]_i_19_n_0\
    );
\RXE_COUNTER_I[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^state_reg[2]_3\,
      I1 => \^rxe_ol_bidle\,
      I2 => E(0),
      I3 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I4 => \RXE_COUNTER_I[8]_i_8_n_0\,
      O => RXE_COUNTER_I0177_out
    );
\RXE_COUNTER_I[8]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => TDC_TRIG_COND_D1_i_2_n_0,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \^bsp_error_i__9\,
      I4 => p_1_in105_in,
      O => \RXE_COUNTER_I[8]_i_20_n_0\
    );
\RXE_COUNTER_I[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => TDC_TRIG_COND_D1_i_4_n_0,
      I1 => \RXE_COUNTER_I[8]_i_29_n_0\,
      I2 => \RXE_SREG_I[0]_i_2_n_0\,
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => BSP_IC_CRC_ERROR_I_i_5_n_0,
      I5 => \state[0]_i_32_n_0\,
      O => \RXE_COUNTER_I[8]_i_21_n_0\
    );
\RXE_COUNTER_I[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAC0FFEAEAC0EAEA"
    )
        port map (
      I0 => \^bsp_error_i__9\,
      I1 => \RXE_COUNTER_I[8]_i_30_n_0\,
      I2 => p_1_in105_in,
      I3 => \^state_reg[0]_0\(0),
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[0]_i_33_n_0\,
      O => \RXE_COUNTER_I[8]_i_22_n_0\
    );
\RXE_COUNTER_I[8]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^state_reg[0]_0\(0),
      O => \RXE_COUNTER_I[8]_i_23_n_0\
    );
\RXE_COUNTER_I[8]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808C808"
    )
        port map (
      I0 => p_1_in105_in,
      I1 => RXE_MSGVAL_EARLY_F1_reg,
      I2 => \^rxe_passflg_i_reg_0\,
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => RXE_MSGVAL_EARLY_F1_i_4_n_0,
      O => \RXE_COUNTER_RST124_out__2\
    );
\RXE_COUNTER_I[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002100000000"
    )
        port map (
      I0 => RXE_ERRFLG_I,
      I1 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I2 => \^rxe_counter_i_reg[3]_0\(0),
      I3 => \state[1]_i_29_n_0\,
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I5 => BSP_IC_FRM_ERROR_I_i_6_n_0,
      O => \RXE_COUNTER_I[8]_i_25_n_0\
    );
\RXE_COUNTER_I[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^state_reg[0]_0\(0),
      O => \RXE_COUNTER_I[8]_i_26_n_0\
    );
\RXE_COUNTER_I[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040444"
    )
        port map (
      I0 => TDC_TRIG_COND_D1_i_2_n_0,
      I1 => \state[3]_i_9_n_0\,
      I2 => RXE_MSGVAL_EARLY_F1_reg,
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => \state[3]_i_11_n_0\,
      I5 => TDC_TRIG_COND_D1_i_4_n_0,
      O => \RXE_COUNTER_I[8]_i_27_n_0\
    );
\RXE_COUNTER_I[8]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F4F0F"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I1 => \^p_1_in146_in\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^state_reg[0]_0\(0),
      I4 => \state_reg_n_0_[1]\,
      O => \RXE_COUNTER_I[8]_i_28_n_0\
    );
\RXE_COUNTER_I[8]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(2),
      I1 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => \RXE_COUNTER_I[8]_i_29_n_0\
    );
\RXE_COUNTER_I[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_9_n_0\,
      I1 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I3 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I4 => \RXE_COUNTER_I_reg_n_0_[8]\,
      O => \p_0_in__2\(8)
    );
\RXE_COUNTER_I[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => TDC_TRIG_COND_D1_i_2_n_0,
      I1 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \RXE_COUNTER_I[8]_i_30_n_0\
    );
\RXE_COUNTER_I[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_10_n_0\,
      I1 => \RXE_COUNTER_I[8]_i_11_n_0\,
      I2 => \state[0]_i_20_n_0\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => E(0),
      O => \RXE_COUNTER_I[8]_i_4_n_0\
    );
\RXE_COUNTER_I[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_12_n_0\,
      I1 => \RXE_COUNTER_I[8]_i_13_n_0\,
      I2 => \state[0]_i_14_n_0\,
      I3 => \RXE_COUNTER_I[8]_i_14_n_0\,
      I4 => \RXE_COUNTER_I[8]_i_15_n_0\,
      I5 => \state[0]_i_16_n_0\,
      O => \RXE_COUNTER_I[8]_i_5_n_0\
    );
\RXE_COUNTER_I[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFAFA"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_16_n_0\,
      I1 => \RXE_COUNTER_I[8]_i_17_n_0\,
      I2 => \RXE_COUNTER_I[8]_i_18_n_0\,
      I3 => \state[1]_i_10_n_0\,
      I4 => \RXE_COUNTER_I[8]_i_19_n_0\,
      I5 => \RXE_COUNTER_I[8]_i_20_n_0\,
      O => \RXE_COUNTER_I[8]_i_6_n_0\
    );
\RXE_COUNTER_I[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808080800"
    )
        port map (
      I0 => E(0),
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \RXE_COUNTER_I[8]_i_21_n_0\,
      I4 => \state[0]_i_19_n_0\,
      I5 => \RXE_COUNTER_I[8]_i_22_n_0\,
      O => \RXE_COUNTER_I[8]_i_7_n_0\
    );
\RXE_COUNTER_I[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000001"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[4]\,
      O => \RXE_COUNTER_I[8]_i_8_n_0\
    );
\RXE_COUNTER_I[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => \RXE_COUNTER_I[8]_i_9_n_0\
    );
\RXE_COUNTER_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \RXE_COUNTER_I[0]_i_1_n_0\,
      Q => \^rxe_counter_i_reg[3]_0\(0),
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \p_0_in__2\(1),
      Q => \^rxe_counter_i_reg[3]_0\(1),
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \p_0_in__2\(2),
      Q => \RXE_COUNTER_I_reg_n_0_[2]\,
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \p_0_in__2\(3),
      Q => \^rxe_counter_i_reg[3]_0\(2),
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \p_0_in__2\(4),
      Q => \RXE_COUNTER_I_reg_n_0_[4]\,
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \p_0_in__2\(5),
      Q => \RXE_COUNTER_I_reg_n_0_[5]\,
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \p_0_in__2\(6),
      Q => \RXE_COUNTER_I_reg_n_0_[6]\,
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \p_0_in__2\(7),
      Q => \RXE_COUNTER_I_reg_n_0_[7]\,
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_COUNTER_I0177_out,
      D => \p_0_in__2\(8),
      Q => \RXE_COUNTER_I_reg_n_0_[8]\,
      R => \RXE_COUNTER_I[8]_i_1_n_0\
    );
\RXE_COUNTER_RST3_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RXE_COUNTER_RST3_inferred__0/i__carry_n_0\,
      CO(2) => \RXE_COUNTER_RST3_inferred__0/i__carry_n_1\,
      CO(1) => \RXE_COUNTER_RST3_inferred__0/i__carry_n_2\,
      CO(0) => \RXE_COUNTER_RST3_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RXE_COUNTER_RST3_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__7_n_0\,
      S(2) => \i__carry_i_2__7_n_0\,
      S(1) => \i__carry_i_3__7_n_0\,
      S(0) => \i__carry_i_4__7_n_0\
    );
\RXE_COUNTER_RST3_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \RXE_COUNTER_RST3_inferred__0/i__carry_n_0\,
      CO(3) => \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_0\,
      CO(2) => \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_1\,
      CO(1) => \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_2\,
      CO(0) => \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RXE_COUNTER_RST3_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__2_n_0\,
      S(2) => \i__carry__0_i_2__1_n_0\,
      S(1) => \i__carry__0_i_3__1_n_0\,
      S(0) => \i__carry__0_i_4__1_n_0\
    );
\RXE_COUNTER_RST3_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_RXE_COUNTER_RST3_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \RXE_COUNTER_RST3_inferred__0/i__carry__1_n_2\,
      CO(0) => \RXE_COUNTER_RST3_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_RXE_COUNTER_RST3_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__0_n_0\,
      S(1) => \i__carry__1_i_2__0_n_0\,
      S(0) => \i__carry__1_i_3__0_n_0\
    );
\RXE_DATA_STORED_AT_DLC[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(7),
      I1 => \RXE_DATA_STORED_AT_DLC[0]_i_4_n_0\,
      I2 => \RXE_SREG_I_reg_n_0_[16]\,
      I3 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I4 => \RXE_DATA_STORED_AT_DLC[0]_i_6_n_0\,
      I5 => \RXE_DATA_STORED_AT_DLC[0]_i_7_n_0\,
      O => \^rxe_sreg_i_reg[24]_0\(31)
    );
\RXE_DATA_STORED_AT_DLC[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => RXE_DLC_I(1),
      I1 => RXE_DLC_I(0),
      I2 => RXE_DLC_I(3),
      I3 => RXE_MSGPAD_SEL_FS1(2),
      I4 => RXE_MSGPAD_SEL_FS1(0),
      I5 => RXE_MSGPAD_SEL_FS1(1),
      O => \RXE_DATA_STORED_AT_DLC[0]_i_4_n_0\
    );
\RXE_DATA_STORED_AT_DLC[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => RXE_DLC_I(1),
      I1 => RXE_MSGPAD_SEL_FS1(1),
      I2 => RXE_MSGPAD_SEL_FS1(0),
      I3 => RXE_MSGPAD_SEL_FS1(2),
      I4 => RXE_DLC_I(3),
      I5 => RXE_DLC_I(0),
      O => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\
    );
\RXE_DATA_STORED_AT_DLC[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => \^q\(3),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      I3 => RXE_MSGPAD_SEL_FS1(2),
      I4 => \RXE_SREG_I_reg_n_0_[8]\,
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[0]_i_6_n_0\
    );
\RXE_DATA_STORED_AT_DLC[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => data0(31),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(1),
      I4 => \RXE_SREG_I_reg_n_0_[0]\,
      I5 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      O => \RXE_DATA_STORED_AT_DLC[0]_i_7_n_0\
    );
\RXE_DATA_STORED_AT_DLC[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RXE_DATA_STORED_AT_DLC[10]_i_2_n_0\,
      I1 => \RXE_DATA_STORED_AT_DLC[7]_i_3_n_0\,
      I2 => \RXE_SREG_I_reg_n_0_[10]\,
      I3 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I4 => \^q\(5),
      O => \^rxe_sreg_i_reg[24]_0\(21)
    );
\RXE_DATA_STORED_AT_DLC[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => \^q\(2),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(1),
      I4 => \RXE_SREG_I_reg_n_0_[18]\,
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[10]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(6),
      I1 => \RXE_DATA_STORED_AT_DLC[0]_i_4_n_0\,
      I2 => \RXE_SREG_I_reg_n_0_[17]\,
      I3 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I4 => \RXE_DATA_STORED_AT_DLC[1]_i_2_n_0\,
      I5 => \RXE_DATA_STORED_AT_DLC[1]_i_3_n_0\,
      O => \^rxe_sreg_i_reg[24]_0\(30)
    );
\RXE_DATA_STORED_AT_DLC[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => \^q\(2),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      I3 => RXE_MSGPAD_SEL_FS1(2),
      I4 => \RXE_SREG_I_reg_n_0_[9]\,
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[1]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => data0(30),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(1),
      I4 => \RXE_SREG_I_reg_n_0_[1]\,
      I5 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      O => \RXE_DATA_STORED_AT_DLC[1]_i_3_n_0\
    );
\RXE_DATA_STORED_AT_DLC[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \RXE_DATA_STORED_AT_DLC[0]_i_4_n_0\,
      I2 => \RXE_SREG_I_reg_n_0_[18]\,
      I3 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I4 => \RXE_DATA_STORED_AT_DLC[2]_i_2_n_0\,
      I5 => \RXE_DATA_STORED_AT_DLC[2]_i_3_n_0\,
      O => \^rxe_sreg_i_reg[24]_0\(29)
    );
\RXE_DATA_STORED_AT_DLC[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => \^q\(1),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      I3 => RXE_MSGPAD_SEL_FS1(2),
      I4 => \RXE_SREG_I_reg_n_0_[10]\,
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[2]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => data0(29),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(1),
      I4 => \RXE_SREG_I_reg_n_0_[2]\,
      I5 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      O => \RXE_DATA_STORED_AT_DLC[2]_i_3_n_0\
    );
\RXE_DATA_STORED_AT_DLC[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(4),
      I1 => \RXE_DATA_STORED_AT_DLC[0]_i_4_n_0\,
      I2 => data0(31),
      I3 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I4 => \RXE_DATA_STORED_AT_DLC[3]_i_2_n_0\,
      I5 => \RXE_DATA_STORED_AT_DLC[3]_i_3_n_0\,
      O => \^rxe_sreg_i_reg[24]_0\(28)
    );
\RXE_DATA_STORED_AT_DLC[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => \^q\(0),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      I3 => RXE_MSGPAD_SEL_FS1(2),
      I4 => \RXE_SREG_I_reg_n_0_[11]\,
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[3]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => data0(28),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(1),
      I4 => \RXE_SREG_I_reg_n_0_[3]\,
      I5 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      O => \RXE_DATA_STORED_AT_DLC[3]_i_3_n_0\
    );
\RXE_DATA_STORED_AT_DLC[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(3),
      I1 => \RXE_DATA_STORED_AT_DLC[0]_i_4_n_0\,
      I2 => data0(30),
      I3 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I4 => \RXE_DATA_STORED_AT_DLC[4]_i_2_n_0\,
      I5 => \RXE_DATA_STORED_AT_DLC[4]_i_3_n_0\,
      O => \^rxe_sreg_i_reg[24]_0\(27)
    );
\RXE_DATA_STORED_AT_DLC[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => \^rxe_fdf_i\,
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      I3 => RXE_MSGPAD_SEL_FS1(2),
      I4 => \RXE_SREG_I_reg_n_0_[12]\,
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[4]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => data0(27),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(1),
      I4 => \RXE_SREG_I_reg_n_0_[4]\,
      I5 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      O => \RXE_DATA_STORED_AT_DLC[4]_i_3_n_0\
    );
\RXE_DATA_STORED_AT_DLC[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(2),
      I1 => \RXE_DATA_STORED_AT_DLC[0]_i_4_n_0\,
      I2 => data0(29),
      I3 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I4 => \RXE_DATA_STORED_AT_DLC[5]_i_2_n_0\,
      I5 => \RXE_DATA_STORED_AT_DLC[5]_i_3_n_0\,
      O => \^rxe_sreg_i_reg[24]_0\(26)
    );
\RXE_DATA_STORED_AT_DLC[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => \^rxe_brs_i\,
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      I3 => RXE_MSGPAD_SEL_FS1(2),
      I4 => \RXE_SREG_I_reg_n_0_[13]\,
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[5]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => \^q\(7),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(1),
      I4 => \RXE_SREG_I_reg_n_0_[5]\,
      I5 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      O => \RXE_DATA_STORED_AT_DLC[5]_i_3_n_0\
    );
\RXE_DATA_STORED_AT_DLC[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \RXE_DATA_STORED_AT_DLC[0]_i_4_n_0\,
      I2 => data0(28),
      I3 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I4 => \RXE_DATA_STORED_AT_DLC[6]_i_2_n_0\,
      I5 => \RXE_DATA_STORED_AT_DLC[6]_i_3_n_0\,
      O => \^rxe_sreg_i_reg[24]_0\(25)
    );
\RXE_DATA_STORED_AT_DLC[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => \^rxe_esi_i_reg_0\,
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      I3 => RXE_MSGPAD_SEL_FS1(2),
      I4 => \RXE_SREG_I_reg_n_0_[14]\,
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[6]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => \^q\(6),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(1),
      I4 => \RXE_SREG_I_reg_n_0_[6]\,
      I5 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      O => \RXE_DATA_STORED_AT_DLC[6]_i_3_n_0\
    );
\RXE_DATA_STORED_AT_DLC[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RXE_DATA_STORED_AT_DLC[7]_i_2_n_0\,
      I1 => \RXE_DATA_STORED_AT_DLC[7]_i_3_n_0\,
      I2 => \RXE_SREG_I_reg_n_0_[7]\,
      I3 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I4 => data0(27),
      O => \^rxe_sreg_i_reg[24]_0\(24)
    );
\RXE_DATA_STORED_AT_DLC[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \RXE_DATA_STORED_AT_DLC[0]_i_4_n_0\,
      I1 => \^q\(0),
      I2 => \RXE_DATA_STORED_AT_DLC[7]_i_4_n_0\,
      I3 => \^q\(5),
      I4 => \RXE_SREG_I_reg_n_0_[15]\,
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[7]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FF00ABFF"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(0),
      I2 => RXE_DLC_I(1),
      I3 => RXE_MSGPAD_SEL_FS1(2),
      I4 => RXE_MSGPAD_SEL_FS1(1),
      I5 => RXE_MSGPAD_SEL_FS1(0),
      O => \RXE_DATA_STORED_AT_DLC[7]_i_3_n_0\
    );
\RXE_DATA_STORED_AT_DLC[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => RXE_MSGPAD_SEL_FS1(0),
      I1 => RXE_MSGPAD_SEL_FS1(2),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      O => \RXE_DATA_STORED_AT_DLC[7]_i_4_n_0\
    );
\RXE_DATA_STORED_AT_DLC[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RXE_DATA_STORED_AT_DLC[8]_i_2_n_0\,
      I1 => \RXE_DATA_STORED_AT_DLC[7]_i_3_n_0\,
      I2 => \RXE_SREG_I_reg_n_0_[8]\,
      I3 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I4 => \^q\(7),
      O => \^rxe_sreg_i_reg[24]_0\(23)
    );
\RXE_DATA_STORED_AT_DLC[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => \^q\(4),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(1),
      I4 => \RXE_SREG_I_reg_n_0_[16]\,
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[8]_i_2_n_0\
    );
\RXE_DATA_STORED_AT_DLC[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \RXE_DATA_STORED_AT_DLC[9]_i_2_n_0\,
      I1 => \RXE_DATA_STORED_AT_DLC[7]_i_3_n_0\,
      I2 => \RXE_SREG_I_reg_n_0_[9]\,
      I3 => \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0\,
      I4 => \^q\(6),
      O => \^rxe_sreg_i_reg[24]_0\(22)
    );
\RXE_DATA_STORED_AT_DLC[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => \^q\(3),
      I1 => RXE_MSGPAD_SEL_FS1(0),
      I2 => RXE_MSGPAD_SEL_FS1(2),
      I3 => RXE_MSGPAD_SEL_FS1(1),
      I4 => \RXE_SREG_I_reg_n_0_[17]\,
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \RXE_DATA_STORED_AT_DLC[9]_i_2_n_0\
    );
\RXE_DLC_I[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888F"
    )
        port map (
      I0 => \^state_reg[2]_4\,
      I1 => p_1_in105_in,
      I2 => RXE_MSGVAL_EARLY_F1_i_4_n_0,
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \RXE_SREG_I[0]_i_2_n_0\,
      I5 => \RXE_DLC_I[3]_i_4_n_0\,
      O => \^rxe_counter_i_reg[0]_1\
    );
\RXE_DLC_I[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[4]\,
      O => \RXE_DLC_I[3]_i_4_n_0\
    );
\RXE_DLC_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \RXE_DLC_I_reg[3]_0\(0),
      D => \^q\(0),
      Q => RXE_DLC_I(0),
      R => SYNC_RST_TL
    );
\RXE_DLC_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \RXE_DLC_I_reg[3]_0\(0),
      D => \^q\(1),
      Q => RXE_DLC_I(1),
      R => SYNC_RST_TL
    );
\RXE_DLC_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \RXE_DLC_I_reg[3]_0\(0),
      D => \^q\(2),
      Q => RXE_DLC_I(2),
      R => SYNC_RST_TL
    );
\RXE_DLC_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \RXE_DLC_I_reg[3]_0\(0),
      D => \^q\(3),
      Q => RXE_DLC_I(3),
      R => SYNC_RST_TL
    );
RXE_ERRFLG_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A8A000A0"
    )
        port map (
      I0 => dest_arst,
      I1 => \RXE_COUNTER_RST1140_out__0\,
      I2 => RXE_ERRFLG_I,
      I3 => E(0),
      I4 => TXE_MSGINVAL_D1_i_4_n_0,
      I5 => RXE_ERRFLG_I_i_3_n_0,
      O => RXE_ERRFLG_I_i_1_n_0
    );
RXE_ERRFLG_I_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in105_in,
      I1 => RXE_MSGVAL_EARLY_F1_reg,
      O => \RXE_COUNTER_RST1140_out__0\
    );
RXE_ERRFLG_I_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      O => RXE_ERRFLG_I_i_3_n_0
    );
RXE_ERRFLG_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_ERRFLG_I_i_1_n_0,
      Q => RXE_ERRFLG_I,
      R => '0'
    );
RXE_ESI_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\(0),
      O => \^state_reg[2]_4\
    );
RXE_ESI_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_ESI_I_reg_1,
      Q => \^rxe_esi_i_reg_0\,
      R => '0'
    );
RXE_FDF_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1[2]_i_4_n_0\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \^rxe_ide_i_reg_0\,
      I3 => E(0),
      I4 => \RXE_SREG_I[0]_i_2_n_0\,
      I5 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      O => \state_reg[4]_4\
    );
RXE_FDF_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I3 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I4 => BSP_IDVALID_FD1_i_5_n_0,
      I5 => BSP_IC_CRC_ERROR_I_i_4_n_0,
      O => \^rxe_counter_i_reg[5]_0\
    );
RXE_FDF_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => RXE_ERRFLG_I_i_3_n_0,
      I5 => E(0),
      O => \^state_reg[4]_5\
    );
RXE_FDF_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_FDF_I_reg_0,
      Q => \^rxe_fdf_i\,
      R => SYNC_RST_TL
    );
RXE_IC_RXOK_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_IC_RXOK_I_reg_0,
      Q => IC_SYNC_ISR_RXOK,
      R => SYNC_RST_TL
    );
RXE_IDE_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_IDE_I_reg_1,
      Q => \^rxe_ide_i_reg_0\,
      R => SYNC_RST_TL
    );
RXE_MSGINVAL_FD1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFFFEFE"
    )
        port map (
      I0 => \^state_reg[0]_1\,
      I1 => \^rxe_ol_pee\,
      I2 => \^state_reg[2]_0\,
      I3 => RXE_MSGINVAL_FD1_i_3_n_0,
      I4 => p_2_in,
      I5 => MATCH_RESULT_TO_BSP,
      O => RXE_MSGINVAL_I
    );
RXE_MSGINVAL_FD1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008000A0"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[2]\,
      O => \^state_reg[0]_1\
    );
RXE_MSGINVAL_FD1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_i_4_n_0,
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      O => RXE_MSGINVAL_FD1_i_3_n_0
    );
RXE_MSGINVAL_FD1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\(0),
      O => p_2_in
    );
RXE_MSGINVAL_FD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => RXE_MSGINVAL_I,
      Q => RXE_MSGINVAL_FD1,
      R => SYNC_RST_TL
    );
RXE_MSGINVAL_FD2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_MSGINVAL_FD1,
      Q => RXE_MSGINVAL_FD2,
      R => SYNC_RST_TL
    );
\RXE_MSGPAD_SEL_FS1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg,
      I1 => \^rxe_counter_i_reg[0]_0\,
      I2 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I3 => \^state_reg[4]_3\,
      O => RXE_MSGPAD_SEL_FS10
    );
\RXE_MSGPAD_SEL_FS1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxe_counter_i_reg[0]_1\,
      I1 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      O => RXE_MSGPAD_SEL_FS1014_out
    );
\RXE_MSGPAD_SEL_FS1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008C888888"
    )
        port map (
      I0 => p_3_in60_in,
      I1 => \RXE_MSGPAD_SEL_FS13__5\,
      I2 => \RXE_MSGPAD_SEL_FS1[2]_i_4_n_0\,
      I3 => RXE_OL_SLEEP_i_2_n_0,
      I4 => \state_reg_n_0_[4]\,
      I5 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      O => RXE_MSGPAD_SEL(2)
    );
\RXE_MSGPAD_SEL_FS1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\(0),
      O => p_3_in60_in
    );
\RXE_MSGPAD_SEL_FS1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000148200000000"
    )
        port map (
      I0 => RXE_DLC_I(0),
      I1 => RXE_DLC_I(1),
      I2 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      I4 => \^rxe_counter_i_reg[1]_3\,
      I5 => \RXE_MSGPAD_SEL_FS1[2]_i_6_n_0\,
      O => \RXE_MSGPAD_SEL_FS13__5\
    );
\RXE_MSGPAD_SEL_FS1[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      O => \RXE_MSGPAD_SEL_FS1[2]_i_4_n_0\
    );
\RXE_MSGPAD_SEL_FS1[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(1),
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => \^rxe_counter_i_reg[1]_3\
    );
\RXE_MSGPAD_SEL_FS1[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => RXE_DLC_I(2),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(0),
      I3 => \RXE_COUNTER_I_reg_n_0_[5]\,
      O => \RXE_MSGPAD_SEL_FS1[2]_i_6_n_0\
    );
\RXE_MSGPAD_SEL_FS1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => RXE_MSGPAD_SEL_FS10,
      Q => RXE_MSGPAD_SEL_FS1(0),
      R => SYNC_RST_TL
    );
\RXE_MSGPAD_SEL_FS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => RXE_MSGPAD_SEL_FS1014_out,
      Q => RXE_MSGPAD_SEL_FS1(1),
      R => SYNC_RST_TL
    );
\RXE_MSGPAD_SEL_FS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => RXE_MSGPAD_SEL(2),
      Q => RXE_MSGPAD_SEL_FS1(2),
      R => SYNC_RST_TL
    );
RXE_MSGVAL_D1_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_192_in,
      Q => RXE_MSGVAL_D1_I,
      R => SYNC_RST_TL
    );
RXE_MSGVAL_EARLY_F0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F0_reg,
      I1 => RXE_MSGVAL_D1_I,
      I2 => MATCH_RESULT_TO_BSP,
      I3 => RXE_MSGVAL_EARLY_F1_reg,
      I4 => RXE_RXMSG_VAL_F0_reg,
      I5 => \^rxe_counter_i_reg[0]_2\,
      O => RXE_MSGVAL_EARLY_F00
    );
RXE_MSGVAL_EARLY_F1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg_0,
      I1 => RXE_MSGVAL_D1_I,
      I2 => MATCH_RESULT_TO_BSP,
      I3 => RXE_MSGVAL_EARLY_F1_reg,
      I4 => RXE_RXMSG_INVAL_F0_reg,
      I5 => \^rxe_counter_i_reg[0]_2\,
      O => RXE_MSGVAL_EARLY_F10
    );
RXE_MSGVAL_EARLY_F1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFFFDF"
    )
        port map (
      I0 => p_2_in,
      I1 => RXE_MSGVAL_EARLY_F1_i_4_n_0,
      I2 => \^rxe_counter_i_reg[3]_0\(0),
      I3 => \^txe_txing_reg_0\,
      I4 => MSR_LBACK_FS2,
      O => \^rxe_counter_i_reg[0]_2\
    );
RXE_MSGVAL_EARLY_F1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I1 => BSP_IN_EOF_i_3_n_0,
      I2 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I5 => \RXE_COUNTER_I_reg_n_0_[8]\,
      O => RXE_MSGVAL_EARLY_F1_i_4_n_0
    );
RXE_MSGVAL_FD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => p_192_in,
      Q => \^rxe_msgval_fd1_reg_0\,
      R => SYNC_RST_TL
    );
RXE_MSGVAL_FD2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^rxe_msgval_fd1_reg_0\,
      Q => \^rxe_msgval_fd2_reg_0\,
      R => SYNC_RST_TL
    );
RXE_OL_LBACK_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => MSR_LBACK_FS2,
      O => RXE_OL_LBACK_I
    );
RXE_OL_LBACK_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_OL_LBACK_I,
      Q => RXE_OL_LBACK,
      R => SYNC_RST_TL
    );
RXE_OL_SLEEP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => BUFFER_EMPTY_INTERNAL,
      I1 => MSR_SLEEP_FS2,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => RXE_OL_SLEEP_i_2_n_0,
      O => RXE_OL_SLEEP_I
    );
RXE_OL_SLEEP_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      O => RXE_OL_SLEEP_i_2_n_0
    );
RXE_OL_SLEEP_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_OL_SLEEP_I,
      Q => RXE_OL_SLEEP,
      R => SYNC_RST_TL
    );
RXE_PASSFLG_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => dest_arst,
      I1 => RXE_PASSFLG_I_reg_2,
      I2 => RXE_PASSFLG_I_reg_1,
      I3 => \^bsp_error_i__9\,
      I4 => E(0),
      O => RXE_PASSFLG_I_i_1_n_0
    );
RXE_PASSFLG_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_PASSFLG_I_i_1_n_0,
      Q => \^rxe_passflg_i_reg_0\,
      R => '0'
    );
RXE_RTR_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000201000000000"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I1 => \RXE_COUNTER_I[6]_i_2_n_0\,
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => TDC_TRIG_COND_D1_i_4_n_0,
      I5 => \^state_reg[4]_5\,
      O => RXE_RTR_I0
    );
RXE_RTR_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_RTR_I_reg_0,
      Q => \^rxe_rtr_i\,
      R => SYNC_RST_TL
    );
RXE_RXFIFO_WEN_FD1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8CC"
    )
        port map (
      I0 => \^bsp_txbit_d1_reg_1\,
      I1 => RXE_RXFIFO_WEN_FD1211_out,
      I2 => MSR_LBACK_FS2,
      I3 => \^txe_txing_reg_0\,
      O => RXE_RXFIFO_WEN_FD10
    );
RXE_RXFIFO_WEN_FD1_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      O => RXE_RXFIFO_WEN_FD1_i_10_n_0
    );
RXE_RXFIFO_WEN_FD1_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => RXE_DLC_I(1),
      I1 => RXE_DLC_I(0),
      O => RXE_RXFIFO_WEN_FD1_i_11_n_0
    );
RXE_RXFIFO_WEN_FD1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFECECFCEC"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_9_n_0\,
      I1 => RXE_RXFIFO_WEN_FD1_i_3_n_0,
      I2 => RXE_RXFIFO_WEN_FD1_i_4_n_0,
      I3 => RXE_RXFIFO_WEN_FD18,
      I4 => RXE_RXFIFO_WEN_FD1_i_6_n_0,
      I5 => RXE_RXFIFO_WEN_FD1_i_7_n_0,
      O => RXE_RXFIFO_WEN_FD1211_out
    );
RXE_RXFIFO_WEN_FD1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000F400"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg,
      I1 => \^rxe_counter_i_reg[0]_0\,
      I2 => p_0_in22_in,
      I3 => \^state_reg[4]_3\,
      I4 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I5 => TXE_DLC_I_EN_i_5_n_0,
      O => RXE_RXFIFO_WEN_FD1_i_3_n_0
    );
RXE_RXFIFO_WEN_FD1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^state_reg[0]_0\(0),
      I4 => \state_reg_n_0_[4]\,
      I5 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      O => RXE_RXFIFO_WEN_FD1_i_4_n_0
    );
RXE_RXFIFO_WEN_FD1_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => RXE_DLC_I(3),
      I1 => RXE_DLC_I(0),
      I2 => RXE_DLC_I(1),
      O => RXE_RXFIFO_WEN_FD1_i_6_n_0
    );
RXE_RXFIFO_WEN_FD1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => RXE_RXFIFO_WEN_FD18,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => TDC_TRIG_COND_D1_i_2_n_0,
      I5 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      O => RXE_RXFIFO_WEN_FD1_i_7_n_0
    );
RXE_RXFIFO_WEN_FD1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000100081110"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I2 => RXE_RXFIFO_WEN_FD1_i_11_n_0,
      I3 => RXE_DLC_I(2),
      I4 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I5 => RXE_DLC_I(3),
      O => RXE_RXFIFO_WEN_FD1_i_8_n_0
    );
RXE_RXFIFO_WEN_FD1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4020100804020180"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(2),
      I1 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I3 => RXE_DLC_I(0),
      I4 => RXE_DLC_I(1),
      I5 => RXE_DLC_I(2),
      O => RXE_RXFIFO_WEN_FD1_i_9_n_0
    );
RXE_RXFIFO_WEN_FD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => RXE_RXFIFO_WEN_FD10,
      Q => \^rxe_rxfifo_wen_fd1_reg_0\,
      R => SYNC_RST_TL
    );
RXE_RXFIFO_WEN_FD1_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_RXE_RXFIFO_WEN_FD1_reg_i_5_CO_UNCONNECTED(3),
      CO(2) => RXE_RXFIFO_WEN_FD18,
      CO(1) => RXE_RXFIFO_WEN_FD1_reg_i_5_n_2,
      CO(0) => RXE_RXFIFO_WEN_FD1_reg_i_5_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_RXE_RXFIFO_WEN_FD1_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => RXE_RXFIFO_WEN_FD1_i_8_n_0,
      S(1) => RXE_RXFIFO_WEN_FD1_i_9_n_0,
      S(0) => RXE_RXFIFO_WEN_FD1_i_10_n_0
    );
RXE_RXFIFO_WEN_FD2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^rxe_rxfifo_wen_fd1_reg_0\,
      Q => \^rxe_rxfifo_wen_fd2\,
      R => SYNC_RST_TL
    );
RXE_RXMSG_INVAL_F0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF222222222"
    )
        port map (
      I0 => RXE_MSGINVAL_FD1,
      I1 => RXE_MSGINVAL_FD2,
      I2 => RXF_FULL_AT_MSG_BOUNDARY,
      I3 => OL_RX_FIFO_FULL,
      I4 => RXE_RXMSG_INVAL_F0_reg,
      I5 => RXE_RXMSG_INVAL_F1_i_2_n_0,
      O => RXE_RXMSG_INVAL_F00
    );
RXE_RXMSG_INVAL_F1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22FF22FF22F222"
    )
        port map (
      I0 => RXE_MSGINVAL_FD1,
      I1 => RXE_MSGINVAL_FD2,
      I2 => RXE_RXMSG_VAL_F0_reg,
      I3 => RXE_RXMSG_INVAL_F1_i_2_n_0,
      I4 => OL_RX_FIFO_FULL_F1,
      I5 => RXF_FULL_AT_MSG_BOUNDARY_F1,
      O => RXE_RXMSG_INVAL_F10
    );
RXE_RXMSG_INVAL_F1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxe_msgval_fd1_reg_0\,
      I1 => \^rxe_msgval_fd2_reg_0\,
      O => RXE_RXMSG_INVAL_F1_i_2_n_0
    );
RXE_RXMSG_VAL_F0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => RXE_RXMSG_VAL_F0_reg,
      I1 => \^rxe_msgval_fd1_reg_0\,
      I2 => \^rxe_msgval_fd2_reg_0\,
      I3 => RXF_FULL_AT_MSG_BOUNDARY,
      I4 => OL_RX_FIFO_FULL,
      O => RXE_RXMSG_VAL_F00
    );
RXE_RXMSG_VAL_F1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => OL_RX_FIFO_FULL_F1,
      I1 => RXF_FULL_AT_MSG_BOUNDARY_F1,
      I2 => RXE_RXMSG_INVAL_F0_reg,
      I3 => \^rxe_msgval_fd2_reg_0\,
      I4 => \^rxe_msgval_fd1_reg_0\,
      O => RXE_RXMSG_VAL_F10
    );
\RXE_SREG_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00000000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \RXE_SREG_I[0]_i_2_n_0\,
      I4 => SM_STUFFBIT_PD,
      I5 => SM_FLAG_I_FSB_reg(0),
      O => RXE_SREG_I0
    );
\RXE_SREG_I[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      O => \RXE_SREG_I[0]_i_2_n_0\
    );
\RXE_SREG_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[1]\,
      Q => \RXE_SREG_I_reg_n_0_[0]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[11]\,
      Q => \RXE_SREG_I_reg_n_0_[10]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[12]\,
      Q => \RXE_SREG_I_reg_n_0_[11]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[13]\,
      Q => \RXE_SREG_I_reg_n_0_[12]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[14]\,
      Q => \RXE_SREG_I_reg_n_0_[13]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[15]\,
      Q => \RXE_SREG_I_reg_n_0_[14]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[16]\,
      Q => \RXE_SREG_I_reg_n_0_[15]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[17]\,
      Q => \RXE_SREG_I_reg_n_0_[16]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[18]\,
      Q => \RXE_SREG_I_reg_n_0_[17]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => data0(31),
      Q => \RXE_SREG_I_reg_n_0_[18]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => data0(30),
      Q => data0(31),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[2]\,
      Q => \RXE_SREG_I_reg_n_0_[1]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => data0(29),
      Q => data0(30),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => data0(28),
      Q => data0(29),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => data0(27),
      Q => data0(28),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \^q\(7),
      Q => data0(27),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \^q\(6),
      Q => \^q\(7),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \^q\(5),
      Q => \^q\(6),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \^q\(4),
      Q => \^q\(5),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \^q\(3),
      Q => \^q\(4),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \^q\(2),
      Q => \^q\(3),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \^q\(1),
      Q => \^q\(2),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[3]\,
      Q => \RXE_SREG_I_reg_n_0_[2]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \^q\(0),
      Q => \^q\(1),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => D(0),
      Q => \^q\(0),
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[4]\,
      Q => \RXE_SREG_I_reg_n_0_[3]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[5]\,
      Q => \RXE_SREG_I_reg_n_0_[4]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[6]\,
      Q => \RXE_SREG_I_reg_n_0_[5]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[7]\,
      Q => \RXE_SREG_I_reg_n_0_[6]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[8]\,
      Q => \RXE_SREG_I_reg_n_0_[7]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[9]\,
      Q => \RXE_SREG_I_reg_n_0_[8]\,
      R => SYNC_RST_TL
    );
\RXE_SREG_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => RXE_SREG_I0,
      D => \RXE_SREG_I_reg_n_0_[10]\,
      Q => \RXE_SREG_I_reg_n_0_[9]\,
      R => SYNC_RST_TL
    );
SM_FLAG_I_FSB_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A800A800A8A8A8"
    )
        port map (
      I0 => dest_arst,
      I1 => \tlom/SM_FLAG_I1\,
      I2 => SM_FLAG_I_FSB,
      I3 => SM_FLAG_I_FSB_reg(0),
      I4 => \^rxe_counter_i_reg[2]_2\,
      I5 => \^state_reg[0]_1\,
      O => \arststages_ff_reg[1]_3\
    );
SM_FLAG_I_FSB_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044404040404040"
    )
        port map (
      I0 => SM_STUFFBIT_PD1_reg_n_0,
      I1 => E(0),
      I2 => SM_FLAG_I_FSB_i_4_n_0,
      I3 => SM_FLAG_I_FSB_i_5_n_0,
      I4 => \^state_reg[2]_4\,
      I5 => p_1_in105_in,
      O => \tlom/SM_FLAG_I1\
    );
SM_FLAG_I_FSB_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030200000002"
    )
        port map (
      I0 => SM_FLAG_I_FSB_i_6_n_0,
      I1 => TDC_TRIG_COND_D1_i_4_n_0,
      I2 => SM_FLAG_I_FSB_i_7_n_0,
      I3 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I4 => \^rxe_counter_i_reg[3]_0\(2),
      I5 => SM_FLAG_I_FSB_i_8_n_0,
      O => \^rxe_counter_i_reg[2]_2\
    );
SM_FLAG_I_FSB_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\(0),
      I5 => \state_reg_n_0_[4]\,
      O => SM_FLAG_I_FSB_i_4_n_0
    );
SM_FLAG_I_FSB_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => SM_FLAG_I_FSB_i_5_n_0
    );
SM_FLAG_I_FSB_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[4]\,
      O => SM_FLAG_I_FSB_i_6_n_0
    );
SM_FLAG_I_FSB_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \RXE_COUNTER_I_reg_n_0_[4]\,
      O => SM_FLAG_I_FSB_i_7_n_0
    );
SM_FLAG_I_FSB_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\(0),
      O => SM_FLAG_I_FSB_i_8_n_0
    );
SM_FLAG_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEAAAA"
    )
        port map (
      I0 => SM_FLAG_I,
      I1 => \^state_reg[4]_3\,
      I2 => SM_FLAG_I_i_2_n_0,
      I3 => \RXE_COUNTER_I[6]_i_2_n_0\,
      I4 => SM_FLAG_I_FSB_reg(0),
      I5 => SM_FLAG_I_i_3_n_0,
      O => SM_FLAG_I_reg
    );
SM_FLAG_I_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I3 => TDC_TRIG_COND_D1_i_4_n_0,
      O => SM_FLAG_I_i_2_n_0
    );
SM_FLAG_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0E0FFFF"
    )
        port map (
      I0 => \^rxe_ol_pee\,
      I1 => \^state_reg[0]_1\,
      I2 => SM_FLAG_I_FSB_reg(0),
      I3 => SM_FLAG_I_i_4_n_0,
      I4 => dest_arst,
      I5 => \tlom/SM_FLAG_I1\,
      O => SM_FLAG_I_i_3_n_0
    );
SM_FLAG_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^p_1_in146_in\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => RXE_OL_SLEEP_i_2_n_0,
      I5 => SM_STUFFBIT_PD,
      O => SM_FLAG_I_i_4_n_0
    );
SM_STUFFBIT_PD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => SM_STUFFBIT_PD,
      Q => SM_STUFFBIT_PD1_reg_n_0,
      R => SYNC_RST_TL
    );
SSP_EN_D1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800880088008000"
    )
        port map (
      I0 => TDC_EN_FS2,
      I1 => \^brs_en_i_flag_reg_0\,
      I2 => \^brs_en_btr\,
      I3 => \^txe_txing_reg_0\,
      I4 => SSP_EN_D1_reg,
      I5 => SSP_EN_D1_reg_0,
      O => SSP_EN
    );
TDCV_CNT_REG_WEN_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TDCV_CNT_REG_WEN_reg_0,
      Q => TDCV_CNT_REG_WEN,
      R => SYNC_RST_TL
    );
TDC_TRIG_COND_D1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => TDC_TRIG_COND_D1_i_2_n_0,
      I5 => \^rxe_counter_i_reg[2]_1\,
      O => TDC_TRIG_COND
    );
TDC_TRIG_COND_D1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      O => TDC_TRIG_COND_D1_i_2_n_0
    );
TDC_TRIG_COND_D1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => TDC_TRIG_COND_D1_i_4_n_0,
      I1 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \^rxe_counter_i_reg[3]_0\(0),
      O => \^rxe_counter_i_reg[2]_1\
    );
TDC_TRIG_COND_D1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I3 => \RXE_COUNTER_I_reg_n_0_[8]\,
      O => TDC_TRIG_COND_D1_i_4_n_0
    );
TXE_CFD_4_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_DLC_I_EN,
      D => \TXE_DLC_I_reg[0]_0\(27),
      Q => TXE_DLC_I_EXT(0),
      R => SYNC_RST_TL
    );
TXE_CFD_5_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_DLC_I_EN,
      D => \TXE_DLC_I_reg[0]_0\(26),
      Q => TXE_CFD_5,
      R => SYNC_RST_TL
    );
TXE_DLC_I_EN_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => \^txe_tx_ren_i\,
      I1 => \^txe_tx_ren_d1\,
      I2 => BUFFER_EMPTY_INTERNAL,
      I3 => TXE_TX_REN_I_CFD_D1,
      O => \^txe_tx_ren_d1_reg_0\
    );
TXE_DLC_I_EN_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCFFECCCCC"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_9_n_0\,
      I1 => TXE_DLC_I_EN_i_3_n_0,
      I2 => p_8_in,
      I3 => TXE_DLC_I_EN_i_5_n_0,
      I4 => \^txe_txing_reg_0\,
      I5 => SM_STUFFBIT_PD1_reg_n_0,
      O => \^txe_tx_ren_i\
    );
TXE_DLC_I_EN_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080FF808080"
    )
        port map (
      I0 => \^rxe_counter_i_reg[2]_3\,
      I1 => \^state_reg[2]_0\,
      I2 => \^txe_trnsmt_flg_reg_0\,
      I3 => \^rxe_ol_bidle\,
      I4 => \^txe_txing_reg_0\,
      I5 => \^txe_prefetch_fd\,
      O => TXE_DLC_I_EN_i_3_n_0
    );
TXE_DLC_I_EN_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => p_8_in
    );
TXE_DLC_I_EN_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => p_3_in60_in,
      I1 => \RXE_COUNTER_I[8]_i_9_n_0\,
      I2 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I3 => BSP_IN_EOF_i_4_n_0,
      I4 => \^rxe_counter_i_reg[0]_1\,
      O => TXE_DLC_I_EN_i_5_n_0
    );
TXE_DLC_I_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^txe_tx_ren_d1_reg_0\,
      Q => TXE_DLC_I_EN,
      R => SYNC_RST_TL
    );
\TXE_DLC_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_DLC_I_EN,
      D => \TXE_DLC_I_reg[0]_0\(31),
      Q => TXE_DLC_I_EXT(1),
      R => SYNC_RST_TL
    );
\TXE_DLC_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_DLC_I_EN,
      D => \TXE_DLC_I_reg[0]_0\(30),
      Q => TXE_DLC_I_EXT(2),
      R => SYNC_RST_TL
    );
\TXE_DLC_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_DLC_I_EN,
      D => \TXE_DLC_I_reg[0]_0\(29),
      Q => TXE_DLC_I_EXT(3),
      R => SYNC_RST_TL
    );
\TXE_DLC_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_DLC_I_EN,
      D => \TXE_DLC_I_reg[0]_0\(28),
      Q => TXE_DLC_I_EXT(4),
      R => SYNC_RST_TL
    );
TXE_IC_ARBLSS_I_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^txe_ic_arblss_i\,
      Q => IC_SYNC_ISR_ARBLST,
      R => SYNC_RST_TL
    );
TXE_IC_ARBLSS_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_IC_ARBLSS_I_reg_0,
      Q => \^txe_ic_arblss_i\,
      R => SYNC_RST_TL
    );
TXE_IC_TXOK_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_IC_TXOK_I_reg_0,
      Q => IC_SYNC_ISR_TXOK,
      R => SYNC_RST_TL
    );
TXE_MSGINVAL_D1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABAFABABABAFABA"
    )
        port map (
      I0 => \^bsp_txbit_d1_reg_1\,
      I1 => \^state_reg[2]_3\,
      I2 => \^rxe_counter_i_reg[2]_1\,
      I3 => TXE_MSGINVAL_D1_i_4_n_0,
      I4 => \state_reg_n_0_[1]\,
      I5 => \^state_reg[0]_0\(0),
      O => \^state_reg[1]_0\
    );
TXE_MSGINVAL_D1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000006000000000"
    )
        port map (
      I0 => \^bsp_txbit_d1_reg_0\,
      I1 => RXE_MSGVAL_EARLY_F1_reg,
      I2 => \^txe_txing_reg_0\,
      I3 => \^rxe_counter_i_reg[5]_0\,
      I4 => \^bsp_error_i__9\,
      I5 => \^state_reg[4]_3\,
      O => \^bsp_txbit_d1_reg_1\
    );
TXE_MSGINVAL_D1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\(0),
      O => \^state_reg[2]_3\
    );
TXE_MSGINVAL_D1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[2]\,
      O => TXE_MSGINVAL_D1_i_4_n_0
    );
TXE_MSGINVAL_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^state_reg[1]_0\,
      Q => TXE_MSGINVAL_D1,
      R => SYNC_RST_TL
    );
TXE_MSGINVAL_D2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_MSGINVAL_D1,
      Q => TXE_MSGINVAL_D2,
      R => SYNC_RST_TL
    );
TXE_MSGINVAL_FD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => \^state_reg[1]_0\,
      Q => TXE_MSGINVAL_FD1,
      R => SYNC_RST_TL
    );
TXE_MSGINVAL_FD2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_MSGINVAL_FD1,
      Q => TXE_MSGINVAL_FD2,
      R => SYNC_RST_TL
    );
TXE_MSGVAL_D1_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^txe_tec_dec1\,
      Q => TXE_MSGVAL_D1_I,
      R => SYNC_RST_TL
    );
TXE_MSGVAL_FD1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \RXE_SREG_I[0]_i_2_n_0\,
      I5 => TXE_MSGVAL_FD1_i_2_n_0,
      O => \^txe_tec_dec1\
    );
TXE_MSGVAL_FD1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_1_in105_in,
      I1 => RXE_MSGVAL_EARLY_F1_reg,
      O => TXE_MSGVAL_FD1_i_2_n_0
    );
TXE_MSGVAL_FD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => \^txe_tec_dec1\,
      Q => \^txe_msgval_fd1\,
      R => SYNC_RST_TL
    );
TXE_MSGVAL_FD2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^txe_msgval_fd1\,
      Q => TXE_MSGVAL_FD2,
      R => SYNC_RST_TL
    );
TXE_PASSTX_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => TDC_TRIG_COND_D1_i_4_n_0,
      I1 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \^rxe_counter_i_reg[3]_0\(1),
      O => \^rxe_counter_i_reg[2]_0\
    );
TXE_PASSTX_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_PASSTX_I_reg_1,
      Q => \^txe_passtx_i_reg_0\,
      R => SYNC_RST_TL
    );
TXE_PREFETCH_FD_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => \^cancel_confirmed_tl2ol_i_reg_0\,
      I1 => dest_arst,
      I2 => TXE_PREFETCH_FD_reg_0,
      I3 => \^rxe_counter_i_reg[2]_1\,
      I4 => BTL_SAMP_EN_FD2,
      I5 => \^state_reg[4]_3\,
      O => TXE_PREFETCH_FD_i_1_n_0
    );
TXE_PREFETCH_FD_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_PREFETCH_FD_i_1_n_0,
      Q => \^txe_prefetch_fd\,
      R => '0'
    );
TXE_TRNSMT_FLG_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000200020"
    )
        port map (
      I0 => TXE_TRNSMT_FLG_reg_1,
      I1 => TXE_TRNSMT_FLG_i_3_n_0,
      I2 => dest_arst,
      I3 => \^cancel_confirmed_tl2ol_i_reg_0\,
      I4 => \^state_reg[1]_0\,
      I5 => TXE_TRNSMT_FLG_i_4_n_0,
      O => TXE_TRNSMT_FLG_i_1_n_0
    );
TXE_TRNSMT_FLG_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF100010001000"
    )
        port map (
      I0 => \^state_reg[2]_3\,
      I1 => TXE_MSGINVAL_D2,
      I2 => TXE_MSGINVAL_D1,
      I3 => MSR_DAR_FS2,
      I4 => E(0),
      I5 => \^txe_tec_dec1\,
      O => TXE_TRNSMT_FLG_i_3_n_0
    );
TXE_TRNSMT_FLG_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808888888888"
    )
        port map (
      I0 => E(0),
      I1 => MSR_DAR_FS2,
      I2 => \RXE_SREG_I[0]_i_2_n_0\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[2]\,
      O => TXE_TRNSMT_FLG_i_4_n_0
    );
TXE_TRNSMT_FLG_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_TRNSMT_FLG_i_1_n_0,
      Q => \^txe_trnsmt_flg_reg_0\,
      R => '0'
    );
TXE_TXING_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
        port map (
      I0 => \^bsp_txbit_d1_reg_1\,
      I1 => \^rxe_counter_i_reg[2]_0\,
      I2 => RXE_MSGVAL_EARLY_F1_reg,
      I3 => \^state_reg[2]_0\,
      I4 => E(0),
      O => BTL_RXBIT_I_reg_1
    );
TXE_TXING_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEECCFFFCEECC"
    )
        port map (
      I0 => TXE_TXING_i_5_n_0,
      I1 => TXE_TXING_i_6_n_0,
      I2 => \^rxe_ol_bidle\,
      I3 => p_1_in81_in,
      I4 => \^syncstages_ff_reg[1]\,
      I5 => \RXE_COUNTER_I[8]_i_8_n_0\,
      O => TXE_TXING15_out
    );
TXE_TXING_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg,
      I1 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I2 => \^txe_trnsmt_flg_reg_0\,
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => TXE_TXING_i_9_n_0,
      O => TXE_TXING_i_5_n_0
    );
TXE_TXING_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0040400000"
    )
        port map (
      I0 => \^txe_passtx_i_reg_0\,
      I1 => \^rxe_counter_i_reg[2]_3\,
      I2 => \^state_reg[2]_0\,
      I3 => \^syncstages_ff_reg[1]\,
      I4 => \^txe_trnsmt_flg_reg_0\,
      I5 => BUFFER_EMPTY_INTERNAL_i_4_n_0,
      O => TXE_TXING_i_6_n_0
    );
TXE_TXING_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\(0),
      O => p_1_in81_in
    );
TXE_TXING_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I5 => \state[1]_i_29_n_0\,
      O => TXE_TXING_i_9_n_0
    );
TXE_TXING_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_TXING_reg_3,
      Q => \^txe_txing_reg_0\,
      R => SYNC_RST_TL
    );
TXE_TX_REN_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_TX_REN_D1_reg_1,
      Q => \^txe_tx_ren_d1\,
      R => SYNC_RST_TL
    );
TXE_TX_REN_I_CFD_D1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004040400"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_2_n_0,
      I1 => \^txe_txing_reg_0\,
      I2 => SM_STUFFBIT_PD1_reg_n_0,
      I3 => p_0_in22_in,
      I4 => \^rxe_counter_i_reg[0]_0\,
      I5 => \^state_reg[4]_1\,
      O => TXE_TX_REN_I_CFD
    );
TXE_TX_REN_I_CFD_D1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEAA"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_22_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_23_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_24_n_0,
      I3 => TXE_TX_REN_I_CFD_D1_i_25_n_0,
      I4 => TXE_TX_REN_I_CFD_D1_i_26_n_0,
      I5 => TXE_TX_REN_I_CFD_D1_i_27_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_10_n_0
    );
TXE_TX_REN_I_CFD_D1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888800808888"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => TXE_TX_REN_I_CFD_D1_i_28_n_0,
      I2 => \^txe_txing_reg_0\,
      I3 => MSR_LBACK_FS2,
      I4 => \^rxe_counter_i_reg[2]_1\,
      I5 => \^bsp_crcerr_i_canfd_flg_reg_0\,
      O => TXE_TX_REN_I_CFD_D1_i_11_n_0
    );
TXE_TX_REN_I_CFD_D1_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF4F4F"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => BSP_TXBIT_I02_in,
      I2 => \^txe_txing_reg_0\,
      I3 => \^bsp_txbit_d1_reg_0\,
      I4 => \BSP_TXBIT_I1262_out__0\,
      O => TXE_TX_REN_I_CFD_D1_i_12_n_0
    );
TXE_TX_REN_I_CFD_D1_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => TDC_TRIG_COND_D1_i_4_n_0,
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I5 => \^rxe_counter_i_reg[3]_0\(2),
      O => TXE_TX_REN_I_CFD_D1_i_13_n_0
    );
TXE_TX_REN_I_CFD_D1_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAEAFAAA"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_31_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_8_0(4),
      I2 => \^rxe_counter_i_reg[1]_1\,
      I3 => TXE_TX_REN_I_CFD_D1_i_8_0(5),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => TXE_TX_REN_I_CFD_D1_i_33_n_0,
      O => BSP_TXBIT_I00_in
    );
TXE_TX_REN_I_CFD_D1_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[1]\,
      O => TXE_TX_REN_I_CFD_D1_i_16_n_0
    );
TXE_TX_REN_I_CFD_D1_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFF7F3"
    )
        port map (
      I0 => MSR_LBACK_FS2,
      I1 => \^rxe_counter_i_reg[2]_1\,
      I2 => \^state_reg[0]_0\(0),
      I3 => \^txe_txing_reg_0\,
      I4 => \^bsp_crcerr_i_can_flg_reg_0\,
      O => TXE_TX_REN_I_CFD_D1_i_17_n_0
    );
TXE_TX_REN_I_CFD_D1_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEFEEE"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_35_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_36_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_37_n_0,
      I3 => TXE_DLC_I_EXT(0),
      I4 => BSP_IDVALID_FD1_i_5_n_0,
      I5 => TXE_TX_REN_I_CFD_D1_i_38_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_18_n_0
    );
TXE_TX_REN_I_CFD_D1_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBAAAAABBBA"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_39_n_0,
      I1 => \BSP_TXBIT_I1262_out__0\,
      I2 => TXE_TX_REN_I_CFD_D1_i_40_n_0,
      I3 => TXE_TX_REN_I_CFD_D1_i_41_n_0,
      I4 => \^txe_txing_reg_0\,
      I5 => TXE_TX_REN_I_CFD_D1_i_42_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_19_n_0
    );
TXE_TX_REN_I_CFD_D1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => BTL_SAMP_EN_FD2,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[4]\,
      O => TXE_TX_REN_I_CFD_D1_i_2_n_0
    );
TXE_TX_REN_I_CFD_D1_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[4]\,
      O => TXE_TX_REN_I_CFD_D1_i_20_n_0
    );
TXE_TX_REN_I_CFD_D1_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440004040"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => TXE_TX_REN_I_CFD_D1_i_28_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_19_0,
      I3 => \BSP_TXBIT_I0__30\,
      I4 => \state[0]_i_31_n_0\,
      I5 => TXE_TX_REN_I_CFD_D1_i_12_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_21_n_0
    );
TXE_TX_REN_I_CFD_D1_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000100000"
    )
        port map (
      I0 => \BSP_TXBIT_I1262_out__0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => TDC_TRIG_COND_D1_i_2_n_0,
      I4 => TXE_TX_REN_I_CFD_D1_i_44_n_0,
      I5 => TXE_TX_REN_I_CFD_D1_i_45_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_22_n_0
    );
TXE_TX_REN_I_CFD_D1_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBAAAAAFFFF"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_46_n_0,
      I1 => \BSP_TXBIT_I1262_out__0\,
      I2 => TXE_TX_REN_I_CFD_D1_i_40_n_0,
      I3 => TXE_TX_REN_I_CFD_D1_i_41_n_0,
      I4 => \^state_reg[0]_0\(0),
      I5 => \state_reg_n_0_[2]\,
      O => TXE_TX_REN_I_CFD_D1_i_23_n_0
    );
TXE_TX_REN_I_CFD_D1_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEEEEEEEEE"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_47_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_48_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_49_n_0,
      I3 => TXE_TX_REN_I_CFD_D1_i_50_n_0,
      I4 => \^p_1_in146_in\,
      I5 => TXE_TX_REN_I_CFD_D1_i_51_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_24_n_0
    );
TXE_TX_REN_I_CFD_D1_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[4]\,
      O => TXE_TX_REN_I_CFD_D1_i_25_n_0
    );
TXE_TX_REN_I_CFD_D1_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF044440000"
    )
        port map (
      I0 => \^bsp_txbit_d1_reg_0\,
      I1 => TXE_TX_REN_I_CFD_D1_i_52_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_41_n_0,
      I3 => TXE_TX_REN_I_CFD_D1_i_40_n_0,
      I4 => \BSP_TXBIT_I1262_out__0\,
      I5 => TXE_TX_REN_I_CFD_D1_i_53_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_26_n_0
    );
TXE_TX_REN_I_CFD_D1_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0A0AAAA"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[4]\,
      O => TXE_TX_REN_I_CFD_D1_i_27_n_0
    );
TXE_TX_REN_I_CFD_D1_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      O => TXE_TX_REN_I_CFD_D1_i_28_n_0
    );
TXE_TX_REN_I_CFD_D1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \RXE_COUNTER_I[8]_i_9_n_0\,
      I1 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I3 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I4 => \RXE_COUNTER_I_reg_n_0_[5]\,
      O => p_0_in22_in
    );
TXE_TX_REN_I_CFD_D1_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8800C000"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_8_0(2),
      I1 => TXE_TX_REN_I_CFD_D1_i_54_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_8_0(0),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      O => TXE_TX_REN_I_CFD_D1_i_31_n_0
    );
TXE_TX_REN_I_CFD_D1_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC9"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(1),
      I1 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => \^rxe_counter_i_reg[1]_1\
    );
TXE_TX_REN_I_CFD_D1_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54001000"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => TXE_TX_REN_I_CFD_D1_i_8_0(1),
      I3 => TXE_TX_REN_I_CFD_D1_i_54_n_0,
      I4 => TXE_TX_REN_I_CFD_D1_i_8_0(3),
      I5 => TXE_TX_REN_I_CFD_D1_i_14_0,
      O => TXE_TX_REN_I_CFD_D1_i_33_n_0
    );
TXE_TX_REN_I_CFD_D1_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00800080"
    )
        port map (
      I0 => \^rxe_counter_i_reg[5]_0\,
      I1 => \^txe_txing_reg_0\,
      I2 => TXE_DLC_I_EXT(0),
      I3 => \^state_reg[0]_0\(0),
      I4 => \^bsp_txbit_d1_reg_0\,
      I5 => \BSP_TXBIT_I1262_out__0\,
      O => TXE_TX_REN_I_CFD_D1_i_35_n_0
    );
TXE_TX_REN_I_CFD_D1_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \BSP_TXBIT_I1262_out__0\,
      I1 => \^state_reg[0]_0\(0),
      I2 => \^txe_txing_reg_0\,
      O => TXE_TX_REN_I_CFD_D1_i_36_n_0
    );
TXE_TX_REN_I_CFD_D1_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \BSP_TXBIT_I1262_out__0\,
      I1 => \^state_reg[0]_0\(0),
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => TXE_TX_REN_I_CFD_D1_i_37_n_0
    );
TXE_TX_REN_I_CFD_D1_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080800000C000000"
    )
        port map (
      I0 => TXE_DLC_I_EXT(3),
      I1 => TXE_TX_REN_I_CFD_D1_i_19_0,
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I3 => TXE_DLC_I_EXT(1),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \^rxe_counter_i_reg[3]_0\(1),
      O => TXE_TX_REN_I_CFD_D1_i_38_n_0
    );
TXE_TX_REN_I_CFD_D1_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000808C000"
    )
        port map (
      I0 => TXE_DLC_I_EXT(2),
      I1 => TXE_TX_REN_I_CFD_D1_i_19_0,
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I3 => TXE_DLC_I_EXT(4),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \^rxe_counter_i_reg[3]_0\(0),
      O => TXE_TX_REN_I_CFD_D1_i_39_n_0
    );
TXE_TX_REN_I_CFD_D1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I5 => TDC_TRIG_COND_D1_i_4_n_0,
      O => \^rxe_counter_i_reg[0]_0\
    );
TXE_TX_REN_I_CFD_D1_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_56_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_57_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_58_n_0,
      I3 => TXE_TX_REN_I_CFD_D1_i_59_n_0,
      I4 => TXE_TX_REN_I_CFD_D1_i_60_n_0,
      I5 => TXE_TX_REN_I_CFD_D1_i_61_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_40_n_0
    );
TXE_TX_REN_I_CFD_D1_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(1),
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \TXE_DLC_I_reg[0]_0\(26),
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => \^rxe_counter_i_reg[3]_0\(2),
      I5 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => TXE_TX_REN_I_CFD_D1_i_41_n_0
    );
TXE_TX_REN_I_CFD_D1_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rxe_counter_i_reg[5]_0\,
      I1 => \^state_reg[0]_0\(0),
      O => TXE_TX_REN_I_CFD_D1_i_42_n_0
    );
TXE_TX_REN_I_CFD_D1_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_62_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_63_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_64_n_0,
      I3 => TXE_TX_REN_I_CFD_D1_i_65_n_0,
      I4 => TXE_TX_REN_I_CFD_D1_i_66_n_0,
      O => \BSP_TXBIT_I0__30\
    );
TXE_TX_REN_I_CFD_D1_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555D555DF5555555"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => TXE_DLC_I_EXT(2),
      I2 => \^rxe_counter_i_reg[3]_0\(0),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => TXE_DLC_I_EXT(1),
      I5 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => TXE_TX_REN_I_CFD_D1_i_44_n_0
    );
TXE_TX_REN_I_CFD_D1_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00AE0004"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I1 => TXE_CFD_5,
      I2 => MSR_BRSD_FS2,
      I3 => BSP_IC_CRC_ERROR_I_i_5_n_0,
      I4 => TXE_DLC_I_EXT(3),
      I5 => TXE_TX_REN_I_CFD_D1_i_67_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_45_n_0
    );
TXE_TX_REN_I_CFD_D1_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220F00"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \^bsp_txbit_d1_reg_0\,
      I2 => \^txe_txing_reg_0\,
      I3 => \^state_reg[0]_0\(0),
      I4 => \BSP_TXBIT_I1262_out__0\,
      O => TXE_TX_REN_I_CFD_D1_i_46_n_0
    );
TXE_TX_REN_I_CFD_D1_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^bsp_txbit_d1_reg_0\,
      I1 => \BSP_TXBIT_I1262_out__0\,
      I2 => \^state_reg[0]_0\(0),
      O => TXE_TX_REN_I_CFD_D1_i_47_n_0
    );
TXE_TX_REN_I_CFD_D1_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^txe_txing_reg_0\,
      I1 => \state_reg_n_0_[2]\,
      O => TXE_TX_REN_I_CFD_D1_i_48_n_0
    );
TXE_TX_REN_I_CFD_D1_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEA"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_68_n_0,
      I1 => BSP_IDVALID_FD1_i_6_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_49_0(1),
      I3 => BSP_IC_CRC_ERROR_I_i_5_n_0,
      I4 => TXE_TX_REN_I_CFD_D1_i_69_n_0,
      I5 => TXE_TX_REN_I_CFD_D1_i_70_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_49_n_0
    );
TXE_TX_REN_I_CFD_D1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBEEEEEEEA"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_6_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_7_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_8_n_0,
      I3 => TXE_TX_REN_I_CFD_D1_i_9_n_0,
      I4 => TXE_TX_REN_I_CFD_D1_i_10_n_0,
      I5 => \state_reg_n_0_[4]\,
      O => \^state_reg[4]_1\
    );
TXE_TX_REN_I_CFD_D1_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => TXE_TX_REN_I_CFD_D1_i_24_0,
      O => TXE_TX_REN_I_CFD_D1_i_50_n_0
    );
TXE_TX_REN_I_CFD_D1_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \BSP_TXBIT_I1262_out__0\,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg_n_0_[2]\,
      O => TXE_TX_REN_I_CFD_D1_i_51_n_0
    );
TXE_TX_REN_I_CFD_D1_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[1]\,
      O => TXE_TX_REN_I_CFD_D1_i_52_n_0
    );
TXE_TX_REN_I_CFD_D1_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^state_reg[0]_0\(0),
      O => TXE_TX_REN_I_CFD_D1_i_53_n_0
    );
TXE_TX_REN_I_CFD_D1_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0410"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      O => TXE_TX_REN_I_CFD_D1_i_54_n_0
    );
TXE_TX_REN_I_CFD_D1_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \TXE_DLC_I_reg[0]_0\(25),
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => \^rxe_counter_i_reg[3]_0\(2),
      I5 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => TXE_TX_REN_I_CFD_D1_i_56_n_0
    );
TXE_TX_REN_I_CFD_D1_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_76_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_77_n_0,
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      O => TXE_TX_REN_I_CFD_D1_i_57_n_0
    );
TXE_TX_REN_I_CFD_D1_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004F00000040"
    )
        port map (
      I0 => \RXE_COUNTER_I[6]_i_2_n_0\,
      I1 => \TXE_DLC_I_reg[0]_0\(24),
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I5 => TXE_TX_REN_I_CFD_D1_i_78_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_58_n_0
    );
TXE_TX_REN_I_CFD_D1_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200FFFFFFFF"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I3 => \TXE_DLC_I_reg[0]_0\(27),
      I4 => BSP_IDVALID_FD1_i_5_n_0,
      I5 => \^txe_txing_reg_0\,
      O => TXE_TX_REN_I_CFD_D1_i_59_n_0
    );
TXE_TX_REN_I_CFD_D1_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \BSP_FRMERR_I8__3\,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[3]\,
      O => TXE_TX_REN_I_CFD_D1_i_6_n_0
    );
TXE_TX_REN_I_CFD_D1_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A0C0"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_79_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_80_n_0,
      I2 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I3 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I4 => \^rxe_counter_i_reg[3]_0\(2),
      O => TXE_TX_REN_I_CFD_D1_i_60_n_0
    );
TXE_TX_REN_I_CFD_D1_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_81_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_82_n_0,
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      O => TXE_TX_REN_I_CFD_D1_i_61_n_0
    );
TXE_TX_REN_I_CFD_D1_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A00C000AC0000"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_43_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_43_1,
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => \^rxe_counter_i_reg[3]_0\(2),
      I5 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => TXE_TX_REN_I_CFD_D1_i_62_n_0
    );
TXE_TX_REN_I_CFD_D1_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00A000000AC00"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_43_2,
      I1 => TXE_TX_REN_I_CFD_D1_i_43_3,
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => \^rxe_counter_i_reg[3]_0\(2),
      I5 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => TXE_TX_REN_I_CFD_D1_i_63_n_0
    );
TXE_TX_REN_I_CFD_D1_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0088C000"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_66_0(0),
      I1 => TXE_TX_REN_I_CFD_D1_i_87_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_66_0(3),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      O => TXE_TX_REN_I_CFD_D1_i_64_n_0
    );
TXE_TX_REN_I_CFD_D1_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000800"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => TXE_TX_REN_I_CFD_D1_i_66_0(2),
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \^rxe_counter_i_reg[3]_0\(2),
      I5 => \RXE_COUNTER_I_reg_n_0_[4]\,
      O => TXE_TX_REN_I_CFD_D1_i_65_n_0
    );
TXE_TX_REN_I_CFD_D1_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000400000"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(1),
      I1 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I2 => TXE_TX_REN_I_CFD_D1_i_66_0(1),
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => TXE_TX_REN_I_CFD_D1_i_88_n_0,
      I5 => TXE_TX_REN_I_CFD_D1_i_89_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_66_n_0
    );
TXE_TX_REN_I_CFD_D1_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000FFFC"
    )
        port map (
      I0 => TXE_DLC_I_EXT(4),
      I1 => EMU_REC_I20_carry_i_1(0),
      I2 => \state[1]_i_4_0\(0),
      I3 => \state[1]_i_4_1\,
      I4 => BSP_IC_BIT_ERROR_I_i_13_n_0,
      I5 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => TXE_TX_REN_I_CFD_D1_i_67_n_0
    );
TXE_TX_REN_I_CFD_D1_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_49_0(8),
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I3 => TXE_TX_REN_I_CFD_D1_i_49_0(10),
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \^rxe_counter_i_reg[3]_0\(0),
      O => TXE_TX_REN_I_CFD_D1_i_68_n_0
    );
TXE_TX_REN_I_CFD_D1_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00540010"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => TXE_TX_REN_I_CFD_D1_i_49_0(6),
      I3 => \state[1]_i_29_n_0\,
      I4 => TXE_TX_REN_I_CFD_D1_i_49_0(4),
      I5 => TXE_TX_REN_I_CFD_D1_i_90_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_69_n_0
    );
TXE_TX_REN_I_CFD_D1_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[3]\,
      O => TXE_TX_REN_I_CFD_D1_i_7_n_0
    );
TXE_TX_REN_I_CFD_D1_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F222222"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_49_0(3),
      I1 => \state[3]_i_11_n_0\,
      I2 => BSP_IC_BIT_ERROR_I_i_13_n_0,
      I3 => TXE_TX_REN_I_CFD_D1_i_49_0(0),
      I4 => BSP_IDVALID_FD1_i_6_n_0,
      I5 => BSP_CRCERR_I_CAN_FLG_i_9_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_70_n_0
    );
TXE_TX_REN_I_CFD_D1_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      O => \RXE_COUNTER_I_reg[2]_4\
    );
TXE_TX_REN_I_CFD_D1_i_75: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(1),
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => \RXE_COUNTER_I_reg[1]_2\
    );
TXE_TX_REN_I_CFD_D1_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \TXE_DLC_I_reg[0]_0\(2),
      I1 => \TXE_DLC_I_reg[0]_0\(0),
      I2 => \TXE_DLC_I_reg[0]_0\(3),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \TXE_DLC_I_reg[0]_0\(1),
      O => TXE_TX_REN_I_CFD_D1_i_76_n_0
    );
TXE_TX_REN_I_CFD_D1_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \TXE_DLC_I_reg[0]_0\(18),
      I1 => \TXE_DLC_I_reg[0]_0\(16),
      I2 => \TXE_DLC_I_reg[0]_0\(19),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \TXE_DLC_I_reg[0]_0\(17),
      O => TXE_TX_REN_I_CFD_D1_i_77_n_0
    );
TXE_TX_REN_I_CFD_D1_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \TXE_DLC_I_reg[0]_0\(30),
      I1 => \TXE_DLC_I_reg[0]_0\(28),
      I2 => \TXE_DLC_I_reg[0]_0\(31),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \TXE_DLC_I_reg[0]_0\(29),
      O => TXE_TX_REN_I_CFD_D1_i_78_n_0
    );
TXE_TX_REN_I_CFD_D1_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \TXE_DLC_I_reg[0]_0\(10),
      I1 => \TXE_DLC_I_reg[0]_0\(8),
      I2 => \TXE_DLC_I_reg[0]_0\(11),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \TXE_DLC_I_reg[0]_0\(9),
      O => TXE_TX_REN_I_CFD_D1_i_79_n_0
    );
TXE_TX_REN_I_CFD_D1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEEEEAAAAAAAA"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_11_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_12_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_13_n_0,
      I3 => BSP_TXBIT_I00_in,
      I4 => TXE_TX_REN_I_CFD_D1_i_19_0,
      I5 => TXE_TX_REN_I_CFD_D1_i_16_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_8_n_0
    );
TXE_TX_REN_I_CFD_D1_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \TXE_DLC_I_reg[0]_0\(14),
      I1 => \TXE_DLC_I_reg[0]_0\(12),
      I2 => \TXE_DLC_I_reg[0]_0\(15),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \TXE_DLC_I_reg[0]_0\(13),
      O => TXE_TX_REN_I_CFD_D1_i_80_n_0
    );
TXE_TX_REN_I_CFD_D1_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \TXE_DLC_I_reg[0]_0\(6),
      I1 => \TXE_DLC_I_reg[0]_0\(4),
      I2 => \TXE_DLC_I_reg[0]_0\(7),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \TXE_DLC_I_reg[0]_0\(5),
      O => TXE_TX_REN_I_CFD_D1_i_81_n_0
    );
TXE_TX_REN_I_CFD_D1_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \TXE_DLC_I_reg[0]_0\(22),
      I1 => \TXE_DLC_I_reg[0]_0\(20),
      I2 => \TXE_DLC_I_reg[0]_0\(23),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \TXE_DLC_I_reg[0]_0\(21),
      O => TXE_TX_REN_I_CFD_D1_i_82_n_0
    );
TXE_TX_REN_I_CFD_D1_i_87: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => TXE_TX_REN_I_CFD_D1_i_87_n_0
    );
TXE_TX_REN_I_CFD_D1_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1C3"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      O => TXE_TX_REN_I_CFD_D1_i_88_n_0
    );
TXE_TX_REN_I_CFD_D1_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E20000E2"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_66_0(5),
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => TXE_TX_REN_I_CFD_D1_i_66_0(4),
      I3 => \^rxe_counter_i_reg[3]_0\(1),
      I4 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => TXE_TX_REN_I_CFD_D1_i_89_n_0
    );
TXE_TX_REN_I_CFD_D1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBB80000"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_17_n_0,
      I1 => \state_reg_n_0_[2]\,
      I2 => TXE_TX_REN_I_CFD_D1_i_18_n_0,
      I3 => TXE_TX_REN_I_CFD_D1_i_19_n_0,
      I4 => TXE_TX_REN_I_CFD_D1_i_20_n_0,
      I5 => TXE_TX_REN_I_CFD_D1_i_21_n_0,
      O => TXE_TX_REN_I_CFD_D1_i_9_n_0
    );
TXE_TX_REN_I_CFD_D1_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202000003000000"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_49_0(7),
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I3 => TXE_TX_REN_I_CFD_D1_i_49_0(9),
      I4 => \^rxe_counter_i_reg[3]_0\(0),
      I5 => \^rxe_counter_i_reg[3]_0\(1),
      O => TXE_TX_REN_I_CFD_D1_i_90_n_0
    );
TXE_TX_REN_I_CFD_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_TX_REN_I_CFD,
      Q => TXE_TX_REN_I_CFD_D1,
      R => SYNC_RST_TL
    );
TXING_BRS_EN_BTR_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^brs_en_btr\,
      I1 => \^txe_txing_reg_0\,
      O => \^brs_l_sp_fe_reg_1\
    );
\XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
     port map (
      dest_clk => can_clk,
      dest_out => BUFFER_IS_READY_SYNCED,
      src_clk => '0',
      src_in => src_in
    );
\XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\
     port map (
      dest_clk => can_clk,
      dest_out => \^dest_out\,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]\
    );
\addr_location_incr_count[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FFF2FFFFFFF2"
    )
        port map (
      I0 => \^txe_tec_dec1\,
      I1 => TXE_MSGVAL_D1_I,
      I2 => \^cancel_confirmed_tl2ol_i_reg_0\,
      I3 => \addr_location_incr_count_reg[0]\,
      I4 => TXE_MSGINVAL_FD1,
      I5 => TXE_MSGINVAL_FD2,
      O => TXE_MSGVAL_D1_I_reg_0(0)
    );
\gen_fifo_rx0.u_rxxpm_1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => TS_RX_WEN,
      I1 => OL_RX_FIFO_FULL,
      I2 => \^rxe_rxfifo_wen_fd1_reg_0\,
      I3 => \^rxe_rxfifo_wen_fd2\,
      I4 => RXF_FULL_AT_MSG_BOUNDARY,
      I5 => TXE_BRAM_WEN,
      O => ena
    );
\gen_rx1.u_rxxpm_2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => RXF_FULL_AT_MSG_BOUNDARY_F1,
      I1 => \^rxe_rxfifo_wen_fd2\,
      I2 => \^rxe_rxfifo_wen_fd1_reg_0\,
      I3 => OL_RX_FIFO_FULL_F1,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      O => RXF_FULL_AT_MSG_BOUNDARY_reg(0)
    );
\gen_rx1.u_rxxpm_2_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => TS_RX_WDATA_F1(7),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => \RXE_SREG_I_reg_n_0_[16]\,
      I3 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I4 => \^q\(7),
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \TIME_STAMP_CNT_CAPTURE_reg[0]\(7)
    );
\gen_rx1.u_rxxpm_2_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => TS_RX_WDATA_F1(6),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => \RXE_SREG_I_reg_n_0_[17]\,
      I3 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I4 => \^q\(6),
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \TIME_STAMP_CNT_CAPTURE_reg[0]\(6)
    );
\gen_rx1.u_rxxpm_2_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => TS_RX_WDATA_F1(5),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => \RXE_SREG_I_reg_n_0_[18]\,
      I3 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I4 => \^q\(5),
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \TIME_STAMP_CNT_CAPTURE_reg[0]\(5)
    );
\gen_rx1.u_rxxpm_2_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => TS_RX_WDATA_F1(4),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => data0(31),
      I3 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I4 => \^q\(4),
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \TIME_STAMP_CNT_CAPTURE_reg[0]\(4)
    );
\gen_rx1.u_rxxpm_2_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => TS_RX_WDATA_F1(3),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => data0(30),
      I3 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I4 => \^q\(3),
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \TIME_STAMP_CNT_CAPTURE_reg[0]\(3)
    );
\gen_rx1.u_rxxpm_2_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => TS_RX_WDATA_F1(2),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => data0(29),
      I3 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I4 => \^q\(2),
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \TIME_STAMP_CNT_CAPTURE_reg[0]\(2)
    );
\gen_rx1.u_rxxpm_2_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => TS_RX_WDATA_F1(1),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => data0(28),
      I3 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \TIME_STAMP_CNT_CAPTURE_reg[0]\(1)
    );
\gen_rx1.u_rxxpm_2_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => TS_RX_WDATA_F1(0),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => data0(27),
      I3 => \^rxe_msgpad_sel_fs1_reg[0]_0\,
      I4 => \^q\(0),
      I5 => \gen_rx1.u_rxxpm_2_i_43_n_0\,
      O => \TIME_STAMP_CNT_CAPTURE_reg[0]\(0)
    );
\gen_rx1.u_rxxpm_2_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDEDEDEDE9E9E9ED"
    )
        port map (
      I0 => RXE_MSGPAD_SEL_FS1(0),
      I1 => RXE_MSGPAD_SEL_FS1(2),
      I2 => RXE_MSGPAD_SEL_FS1(1),
      I3 => RXE_DLC_I(1),
      I4 => RXE_DLC_I(0),
      I5 => RXE_DLC_I(3),
      O => \^rxe_msgpad_sel_fs1_reg[0]_0\
    );
\gen_rx1.u_rxxpm_2_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => RXE_DLC_I(1),
      I1 => RXE_MSGPAD_SEL_FS1(1),
      I2 => RXE_MSGPAD_SEL_FS1(0),
      I3 => RXE_MSGPAD_SEL_FS1(2),
      I4 => RXE_DLC_I(3),
      I5 => RXE_DLC_I(0),
      O => \gen_rx1.u_rxxpm_2_i_43_n_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(1),
      I1 => RXE_DLC_I(0),
      I2 => RXE_DLC_I(3),
      I3 => RXE_DLC_I(2),
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(1),
      I1 => RXE_DLC_I(0),
      I2 => RXE_DLC_I(3),
      I3 => RXE_DLC_I(2),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(1),
      I1 => RXE_DLC_I(0),
      I2 => RXE_DLC_I(3),
      I3 => RXE_DLC_I(2),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(1),
      I1 => RXE_DLC_I(0),
      I2 => RXE_DLC_I(3),
      I3 => RXE_DLC_I(2),
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(1),
      I1 => RXE_DLC_I(0),
      I2 => RXE_DLC_I(3),
      I3 => RXE_DLC_I(2),
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(1),
      I1 => RXE_DLC_I(0),
      I2 => RXE_DLC_I(3),
      I3 => RXE_DLC_I(2),
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(1),
      I1 => RXE_DLC_I(0),
      I2 => RXE_DLC_I(3),
      I3 => RXE_DLC_I(2),
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"659A"
    )
        port map (
      I0 => \i__carry_i_21_n_0\,
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_0\(5),
      I3 => \^arststages_ff_reg[1]_0\,
      O => \i__carry_i_10_n_0\
    );
\i__carry_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \i__carry_i_13__0_n_0\,
      I1 => BTL_COUNTER_I16_carry_i_1(5),
      O => \i__carry_i_10__0_n_0\
    );
\i__carry_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47748BB800000000"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_i_8_0\(1),
      I1 => \^brs_en_btr\,
      I2 => BTL_COUNTER_I16_carry_i_1(1),
      I3 => BTL_COUNTER_I16_carry_i_1(0),
      I4 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I5 => dest_arst,
      O => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(0)
    );
\i__carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_14_0(2),
      I1 => \BTL_NTQ_I0_carry__0_0\(2),
      I2 => \i__carry_i_24_n_0\,
      I3 => \BTL_NTQ_I0_carry__0_0\(3),
      I4 => \^brs_en_btr\,
      I5 => CAN_PHY_TX_LP_i_14_0(3),
      O => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(3)
    );
\i__carry_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => BTL_COUNTER_I16_carry_i_1(0),
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I3 => dest_arst,
      O => \^ic_reg_n_btr_ts1_cdc_tig_reg[7]\
    );
\i__carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF001D000000E200"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[7]_i_6\(2),
      I1 => \^brs_en_btr\,
      I2 => \i__carry_i_14_0\(2),
      I3 => dest_arst,
      I4 => \i__carry_i_25_n_0\,
      I5 => IC_REG_BTR_SJW(3),
      O => \^ic_reg_n_btr_sjw_cdc_tig_reg[4]\
    );
\i__carry_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B80000FF000000"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I1 => \^brs_en_btr\,
      I2 => BTL_COUNTER_I16_carry_i_1(0),
      I3 => IC_REG_BTR_TS1(5),
      I4 => dest_arst,
      I5 => \IC_REG_BTR_TS1__0\(6),
      O => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(1)
    );
\i__carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700000000000000"
    )
        port map (
      I0 => \i__carry_i_14_0\(0),
      I1 => \^brs_en_btr\,
      I2 => \BTL_COUNTER_I_REG[7]_i_6\(0),
      I3 => dest_arst,
      I4 => \^ic_reg_f_btr_sjw_cdc_tig_reg[2]\,
      I5 => \^arststages_ff_reg[1]_2\,
      O => \i__carry_i_13_n_0\
    );
\i__carry_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8308800"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_i_8_0\(4),
      I1 => \^brs_en_btr\,
      I2 => BTL_COUNTER_I16_carry_i_1(4),
      I3 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I4 => BTL_COUNTER_I16_carry_i_1(0),
      I5 => \i__carry_i_15__0_n_0\,
      O => \i__carry_i_13__0_n_0\
    );
\i__carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20208A2020202020"
    )
        port map (
      I0 => dest_arst,
      I1 => \^brs_en_btr\,
      I2 => \BTL_COUNTER_I_REG[7]_i_6\(4),
      I3 => IC_REG_BTR_SJW(4),
      I4 => \i__carry_i_25_n_0\,
      I5 => IC_REG_BTR_SJW(3),
      O => \^arststages_ff_reg[1]\
    );
\i__carry_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => BTL_COUNTER_I16_carry_i_1(1),
      I1 => \BTL_NTQ_I0_carry__0_i_8_0\(1),
      I2 => BTL_COUNTER_I16_carry_i_1(2),
      I3 => \^brs_en_btr\,
      I4 => \BTL_NTQ_I0_carry__0_i_8_0\(2),
      O => \i__carry_i_14__0_n_0\
    );
\i__carry_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0AF30C"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_14_0(3),
      I1 => \BTL_NTQ_I0_carry__0_0\(3),
      I2 => \i__carry_i_28_n_0\,
      I3 => \BTL_NTQ_I0_carry__0_0\(4),
      I4 => \^brs_en_btr\,
      O => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(4)
    );
\i__carry_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47CF77FFFFFFFFFF"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_i_8_0\(2),
      I1 => \^brs_en_btr\,
      I2 => BTL_COUNTER_I16_carry_i_1(2),
      I3 => \BTL_NTQ_I0_carry__0_i_8_0\(1),
      I4 => BTL_COUNTER_I16_carry_i_1(1),
      I5 => IC_REG_BTR_TS1(4),
      O => \i__carry_i_15__0_n_0\
    );
\i__carry_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88844484"
    )
        port map (
      I0 => \i__carry_i_25_n_0\,
      I1 => dest_arst,
      I2 => \BTL_COUNTER_I_REG[7]_i_6\(2),
      I3 => \^brs_en_btr\,
      I4 => \i__carry_i_14_0\(2),
      O => \^arststages_ff_reg[1]_2\
    );
\i__carry_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_i_8_0\(1),
      I1 => \^brs_en_btr\,
      I2 => BTL_COUNTER_I16_carry_i_1(1),
      O => \IC_REG_BTR_TS1__0\(6)
    );
\i__carry_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_14_0(2),
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_0\(2),
      O => \IC_REG_BTR_TS2__0\(4)
    );
\i__carry_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => dest_arst,
      I1 => \BTL_COUNTER_I_REG[7]_i_6\(0),
      I2 => \^brs_en_btr\,
      I3 => \i__carry_i_14_0\(0),
      O => \i__carry_i_18_n_0\
    );
\i__carry_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_14_0(0),
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_0\(0),
      O => IC_REG_BTR_TS2(6)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8484188421210221"
    )
        port map (
      I0 => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(6),
      I1 => \^ic_reg_n_btr_sjw_cdc_tig_reg[1]_0\,
      I2 => \^ic_reg_n_btr_sjw_cdc_tig_reg[1]\,
      I3 => \^arststages_ff_reg[1]_0\,
      I4 => \i__carry_i_8__1_n_0\,
      I5 => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(7),
      O => \ic_reg_n_btr_ts2_cdc_tig_reg[1]\(2)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09904009"
    )
        port map (
      I0 => \^ic_reg_n_btr_sjw_cdc_tig_reg[1]_0\,
      I1 => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(7),
      I2 => \^ic_reg_n_btr_sjw_cdc_tig_reg[1]\,
      I3 => \i__carry_i_4__1_n_0\,
      I4 => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(6),
      O => \ic_reg_n_btr_sjw_cdc_tig_reg[1]_1\(2)
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(0),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(3),
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47748BB800000000"
    )
        port map (
      I0 => \i__carry_i_14_0\(1),
      I1 => \^brs_en_btr\,
      I2 => \BTL_COUNTER_I_REG[7]_i_6\(1),
      I3 => \BTL_COUNTER_I_REG[7]_i_6\(0),
      I4 => \i__carry_i_14_0\(0),
      I5 => dest_arst,
      O => \^ic_reg_f_btr_sjw_cdc_tig_reg[2]\
    );
\i__carry_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(3),
      I1 => \i__carry_i_28_n_0\,
      I2 => \BTL_NTQ_I0_carry__0_0\(4),
      I3 => \^brs_en_btr\,
      O => \i__carry_i_21_n_0\
    );
\i__carry_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => IC_REG_BTR_SJW(3),
      I1 => \i__carry_i_25_n_0\,
      I2 => \BTL_COUNTER_I_REG[7]_i_6\(2),
      I3 => \BTL_COUNTER_I_REG[7]_i_6\(4),
      I4 => \^brs_en_btr\,
      O => \i__carry_i_22_n_0\
    );
\i__carry_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBFFFFFFFF"
    )
        port map (
      I0 => \i__carry_i_29_n_0\,
      I1 => dest_arst,
      I2 => \BTL_COUNTER_I_REG[7]_i_6\(0),
      I3 => \^brs_en_btr\,
      I4 => \i__carry_i_14_0\(0),
      I5 => \^ic_reg_n_btr_sjw_cdc_tig_reg[4]\,
      O => \i__carry_i_23_n_0\
    );
\i__carry_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(1),
      I1 => CAN_PHY_TX_LP_i_14_0(1),
      I2 => \BTL_NTQ_I0_carry__0_0\(0),
      I3 => \^brs_en_btr\,
      I4 => CAN_PHY_TX_LP_i_14_0(0),
      O => \i__carry_i_24_n_0\
    );
\i__carry_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[7]_i_6\(1),
      I1 => \i__carry_i_14_0\(1),
      I2 => \BTL_COUNTER_I_REG[7]_i_6\(0),
      I3 => \^brs_en_btr\,
      I4 => \i__carry_i_14_0\(0),
      O => \i__carry_i_25_n_0\
    );
\i__carry_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_14_0\(3),
      I1 => \^brs_en_btr\,
      I2 => \BTL_COUNTER_I_REG[7]_i_6\(3),
      O => IC_REG_BTR_SJW(3)
    );
\i__carry_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_14_0\(2),
      I1 => \^brs_en_btr\,
      I2 => \BTL_COUNTER_I_REG[7]_i_6\(2),
      O => IC_REG_BTR_SJW(4)
    );
\i__carry_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FFFFFFF3FFF"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_14_0(0),
      I1 => \BTL_NTQ_I0_carry__0_0\(0),
      I2 => \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0),
      I3 => \BTL_NTQ_I0_carry__0_0\(2),
      I4 => \^brs_en_btr\,
      I5 => CAN_PHY_TX_LP_i_14_0(2),
      O => \i__carry_i_28_n_0\
    );
\i__carry_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFB8FFFFFFFFFF"
    )
        port map (
      I0 => \i__carry_i_14_0\(2),
      I1 => \^brs_en_btr\,
      I2 => \BTL_COUNTER_I_REG[7]_i_6\(2),
      I3 => dest_arst,
      I4 => \i__carry_i_25_n_0\,
      I5 => \^ic_reg_f_btr_sjw_cdc_tig_reg[2]\,
      O => \i__carry_i_29_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0441100020000441"
    )
        port map (
      I0 => \i__carry_i_10_n_0\,
      I1 => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(3),
      I2 => \^ic_reg_n_btr_sjw_cdc_tig_reg[4]\,
      I3 => \i__carry_i_13_n_0\,
      I4 => \^arststages_ff_reg[1]\,
      I5 => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(4),
      O => \ic_reg_n_btr_ts2_cdc_tig_reg[1]\(1)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00806A1500000000"
    )
        port map (
      I0 => \^ic_reg_n_btr_sjw_cdc_tig_reg[4]\,
      I1 => \^arststages_ff_reg[1]_2\,
      I2 => \^ic_reg_f_btr_sjw_cdc_tig_reg[2]\,
      I3 => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(3),
      I4 => \i__carry_i_5__1_n_0\,
      I5 => \i__carry_i_6__1_n_0\,
      O => \ic_reg_n_btr_sjw_cdc_tig_reg[1]_1\(1)
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^brsd_p_err_1tq_fd_reg\(0),
      I1 => \btl/BTL_SAMP_I\(3),
      I2 => BTL_COUNTER_I(3),
      I3 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(2),
      I4 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(3),
      I5 => BTL_COUNTER_I(4),
      O => BRSD_P_ERR_1TQ_FD_reg_0(0)
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^brsd_p_err_1tq_fd_reg\(0),
      I1 => \btl/BTL_COUNTER_I00_in\(3),
      I2 => BTL_COUNTER_I(3),
      I3 => \^ic_reg_n_btr_ts1_cdc_tig_reg[1]\(0),
      I4 => \^ic_reg_n_btr_ts1_cdc_tig_reg[1]\(1),
      I5 => BTL_COUNTER_I(4),
      O => BRSD_P_ERR_1TQ_FD_reg_1(1)
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A08000820A2AAA28"
    )
        port map (
      I0 => \i__carry_i_5__6_n_0\,
      I1 => RXE_DLC_I(2),
      I2 => RXE_DLC_I(3),
      I3 => RXE_DLC_I(1),
      I4 => RXE_DLC_I(0),
      I5 => \RXE_COUNTER_I_reg_n_0_[7]\,
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110400480082002"
    )
        port map (
      I0 => IC_REG_BTR_TS2(6),
      I1 => \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0),
      I2 => \IC_REG_BTR_TS2__0\(4),
      I3 => \^arststages_ff_reg[1]_2\,
      I4 => \^ic_reg_f_btr_sjw_cdc_tig_reg[2]\,
      I5 => \i__carry_i_18_n_0\,
      O => \ic_reg_n_btr_sjw_cdc_tig_reg[1]_1\(0)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^arststages_ff_reg[1]_2\,
      I1 => \IC_REG_BTR_TS2__0\(4),
      I2 => \i__carry_i_18_n_0\,
      I3 => IC_REG_BTR_TS2(6),
      I4 => \^ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0),
      I5 => \^ic_reg_f_btr_sjw_cdc_tig_reg[2]\,
      O => \ic_reg_n_btr_ts2_cdc_tig_reg[1]\(0)
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry\(1),
      I1 => \^brsd_p_err_1tq_fd_reg\(0),
      I2 => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry\(0),
      I3 => BTL_COUNTER_I(2),
      O => BRSD_P_ERR_1TQ_FD_reg_3(0)
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060060006000060"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[7]\,
      I1 => BTL_COUNTER_I(0),
      I2 => BTL_COUNTER_I(1),
      I3 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(0),
      I4 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(1),
      I5 => BTL_COUNTER_I(2),
      O => BRSD_P_ERR_1TQ_FD_reg_1(0)
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C210D00200000000"
    )
        port map (
      I0 => RXE_DLC_I(0),
      I1 => RXE_DLC_I(3),
      I2 => \^rxe_counter_i_reg[3]_0\(2),
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => RXE_DLC_I(1),
      I5 => \i__carry_i_6__7_n_0\,
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^arststages_ff_reg[1]_0\,
      I1 => \^arststages_ff_reg[1]\,
      I2 => \^ic_reg_f_btr_sjw_cdc_tig_reg[2]\,
      I3 => \^arststages_ff_reg[1]_2\,
      I4 => \^ic_reg_n_btr_sjw_cdc_tig_reg[4]\,
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \BTL_NTQ_I0_carry__0_0\(5),
      I1 => \i__carry_i_21_n_0\,
      I2 => \BTL_NTQ_I0_carry__0_0\(6),
      I3 => \^brs_en_btr\,
      O => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(6)
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0,
      I1 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(4),
      O => \^ic_reg_n_btr_ts1_cdc_tig_reg[1]\(2)
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00700080"
    )
        port map (
      I0 => \i__carry_i_13__0_n_0\,
      I1 => BTL_COUNTER_I16_carry_i_1(5),
      I2 => dest_arst,
      I3 => \^brs_en_btr\,
      I4 => BTL_COUNTER_I16_carry_i_1(6),
      O => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(4)
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      O => \i__carry_i_4__7_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(4),
      I1 => \^arststages_ff_reg[1]\,
      O => \i__carry_i_5__1_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[7]_i_6\(5),
      I1 => \i__carry_i_22_n_0\,
      I2 => \BTL_COUNTER_I_REG[7]_i_6\(6),
      I3 => \^brs_en_btr\,
      I4 => dest_arst,
      O => \^ic_reg_n_btr_sjw_cdc_tig_reg[1]_0\
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(4),
      I1 => CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0,
      I2 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(5),
      O => \^ic_reg_n_btr_ts1_cdc_tig_reg[1]\(3)
    );
\i__carry_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000008000"
    )
        port map (
      I0 => BTL_COUNTER_I16_carry_i_1(5),
      I1 => \i__carry_i_13__0_n_0\,
      I2 => BTL_COUNTER_I16_carry_i_1(6),
      I3 => dest_arst,
      I4 => \^brs_en_btr\,
      I5 => BTL_COUNTER_I16_carry_i_1(7),
      O => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(5)
    );
\i__carry_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8181411111414118"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I2 => RXE_DLC_I(3),
      I3 => RXE_DLC_I(0),
      I4 => RXE_DLC_I(1),
      I5 => RXE_DLC_I(2),
      O => \i__carry_i_5__6_n_0\
    );
\i__carry_i_5__7\: unisim.vcomponents.CARRY4
     port map (
      CI => BTL_COUNTER_I17_carry_i_15(0),
      CO(3 downto 1) => \NLW_i__carry_i_5__7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \BTL_NTQ_I0_carry__0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_5__7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \^arststages_ff_reg[1]_0\,
      I1 => \i__carry_i_7__1_n_0\,
      I2 => \i__carry_i_21_n_0\,
      I3 => \^brs_en_btr\,
      I4 => \BTL_NTQ_I0_carry__0_0\(5),
      O => \i__carry_i_6__1_n_0\
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000800"
    )
        port map (
      I0 => \i__carry_i_22_n_0\,
      I1 => \BTL_COUNTER_I_REG[7]_i_6\(5),
      I2 => \^brs_en_btr\,
      I3 => dest_arst,
      I4 => \BTL_COUNTER_I_REG[7]_i_6\(6),
      O => \^ic_reg_n_btr_sjw_cdc_tig_reg[1]\
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B2000000"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0,
      I1 => \i__carry_i_10__0_n_0\,
      I2 => BTL_COUNTER_I16_carry_i_1(6),
      I3 => BTL_COUNTER_I16_carry_i_1(7),
      I4 => dest_arst,
      I5 => \^brs_en_btr\,
      O => \^ic_reg_n_btr_ts1_cdc_tig_reg[1]\(4)
    );
\i__carry_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^brs_en_btr\,
      I1 => dest_arst,
      I2 => BTL_COUNTER_I16_carry_i_1(7),
      I3 => BTL_COUNTER_I16_carry_i_1(6),
      I4 => \i__carry_i_13__0_n_0\,
      I5 => BTL_COUNTER_I16_carry_i_1(5),
      O => \^btl_samp_i__0\(0)
    );
\i__carry_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9595A"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I1 => RXE_DLC_I(3),
      I2 => RXE_DLC_I(0),
      I3 => RXE_DLC_I(1),
      I4 => RXE_DLC_I(2),
      O => \i__carry_i_6__7_n_0\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^ic_reg_n_btr_sjw_cdc_tig_reg[4]\,
      I1 => \^arststages_ff_reg[1]_2\,
      I2 => \^ic_reg_f_btr_sjw_cdc_tig_reg[2]\,
      I3 => \^arststages_ff_reg[1]\,
      O => \i__carry_i_7__1_n_0\
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8488"
    )
        port map (
      I0 => \i__carry_i_22_n_0\,
      I1 => dest_arst,
      I2 => \^brs_en_btr\,
      I3 => \BTL_COUNTER_I_REG[7]_i_6\(5),
      O => \^arststages_ff_reg[1]_0\
    );
\i__carry_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(0),
      I1 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(1),
      I2 => \btl/BTL_SAMP_I\(3),
      O => \btl/BTL_COUNTER_I00_in\(3)
    );
\i__carry_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D00E200000000"
    )
        port map (
      I0 => BTL_COUNTER_I16_carry_i_1(0),
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I3 => \i__carry_i_14__0_n_0\,
      I4 => IC_REG_BTR_TS1(4),
      I5 => dest_arst,
      O => \btl/BTL_SAMP_I\(3)
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \i__carry_i_23_n_0\,
      I1 => \^arststages_ff_reg[1]\,
      O => \i__carry_i_8__1_n_0\
    );
\i__carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \btl/BTL_SAMP_I\(3),
      I1 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(1),
      I2 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(0),
      I3 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(2),
      O => \^ic_reg_n_btr_ts1_cdc_tig_reg[1]\(0)
    );
\i__carry_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D00E200000000"
    )
        port map (
      I0 => BTL_COUNTER_I16_carry_i_1(0),
      I1 => \^brs_en_btr\,
      I2 => \BTL_NTQ_I0_carry__0_i_8_0\(0),
      I3 => \i__carry_i_15__0_n_0\,
      I4 => IC_REG_BTR_TS1(3),
      I5 => dest_arst,
      O => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(2)
    );
\i__carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^brs_en_btr\,
      I1 => \BTL_NTQ_I0_carry__0_0\(5),
      I2 => \BTL_NTQ_I0_carry__0_0\(6),
      I3 => \i__carry_i_21_n_0\,
      O => \btl/CAN_PHY_TX_POS_FLOP_X28__12\(7)
    );
\i__carry_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(2),
      I1 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(0),
      I2 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(1),
      I3 => \btl/BTL_SAMP_I\(3),
      I4 => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(3),
      O => \^ic_reg_n_btr_ts1_cdc_tig_reg[1]\(1)
    );
\i__carry_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A060"
    )
        port map (
      I0 => \i__carry_i_13__0_n_0\,
      I1 => BTL_COUNTER_I16_carry_i_1(5),
      I2 => dest_arst,
      I3 => \^brs_en_btr\,
      O => \^ic_reg_n_btr_ts1_cdc_tig_reg[2]\(3)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => \state[0]_i_3_n_0\,
      I2 => \state[0]_i_4_n_0\,
      I3 => \state[0]_i_5_n_0\,
      I4 => \state[0]_i_6_n_0\,
      I5 => \state[0]_i_7_n_0\,
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
        port map (
      I0 => \state[0]_i_22_n_0\,
      I1 => BSP_IN_EOF_i_4_n_0,
      I2 => \state[0]_i_23_n_0\,
      I3 => \RXE_COUNTER_I[8]_i_9_n_0\,
      I4 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I5 => TDC_TRIG_COND_D1_i_2_n_0,
      O => \state[0]_i_10_n_0\
    );
\state[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAFEAADC8ADC88"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^bsp_error_i__9\,
      I2 => RXE_MSGVAL_EARLY_F1_reg,
      I3 => \^state_reg[0]_0\(0),
      I4 => \state[0]_i_24_n_0\,
      I5 => \state[0]_i_25_n_0\,
      O => \state[0]_i_11_n_0\
    );
\state[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC4CCC0CCC4C0C0"
    )
        port map (
      I0 => p_1_in105_in,
      I1 => \state[0]_i_26_n_0\,
      I2 => \state[0]_i_27_n_0\,
      I3 => \^bsp_error_i__9\,
      I4 => \^state_reg[0]_0\(0),
      I5 => \state_reg_n_0_[1]\,
      O => \state[0]_i_12_n_0\
    );
\state[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4044"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^state_reg[0]_0\(0),
      I2 => \^bsp_error_i__9\,
      I3 => p_1_in105_in,
      I4 => \state[0]_i_28_n_0\,
      O => \state[0]_i_13_n_0\
    );
\state[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0CFC0"
    )
        port map (
      I0 => \RXE_COUNTER_RST1135_out__14\,
      I1 => \RXE_COUNTER_RST1196_out__0\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \RXE_COUNTER_RST1138_out__1\,
      I4 => \^state_reg[0]_0\(0),
      O => \state[0]_i_14_n_0\
    );
\state[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => RXE_MSGVAL_EARLY_F1_reg,
      I3 => \^rxe_counter_i_reg[2]_3\,
      I4 => \^txe_passtx_i_reg_0\,
      O => \state[0]_i_15_n_0\
    );
\state[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      O => \state[0]_i_16_n_0\
    );
\state[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000800000"
    )
        port map (
      I0 => RXE_OL_SLEEP_i_2_n_0,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \^bsp_error_i__9\,
      I5 => \state[0]_i_31_n_0\,
      O => \state[0]_i_17_n_0\
    );
\state[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABAFABAFABAAABA"
    )
        port map (
      I0 => \state[0]_i_32_n_0\,
      I1 => \state[0]_i_33_n_0\,
      I2 => \^state_reg[0]_0\(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => TXE_TX_REN_I_CFD_D1_i_13_n_0,
      I5 => \^bsp_error_i__9\,
      O => \state[0]_i_18_n_0\
    );
\state[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0F0E00"
    )
        port map (
      I0 => \state[0]_i_34_n_0\,
      I1 => \^bsp_error_i__9\,
      I2 => \^state_reg[0]_0\(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => \RXE_COUNTER_RST1162_out__0\,
      O => \state[0]_i_19_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFAFEFE"
    )
        port map (
      I0 => \state[0]_i_8_n_0\,
      I1 => \state[2]_i_16_n_0\,
      I2 => \state[0]_i_9_n_0\,
      I3 => \^bsp_error_i__9\,
      I4 => \RXE_SREG_I[0]_i_2_n_0\,
      I5 => \state[0]_i_10_n_0\,
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCECFC2"
    )
        port map (
      I0 => \state[0]_i_34_n_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^state_reg[0]_0\(0),
      I3 => \^bsp_error_i__9\,
      I4 => \RXE_COUNTER_RST029_out__10\,
      O => \state[0]_i_20_n_0\
    );
\state[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I3 => BSP_IC_CRC_ERROR_I_i_5_n_0,
      I4 => RXE_ERRFLG_I_i_3_n_0,
      I5 => TDC_TRIG_COND_D1_i_4_n_0,
      O => \state[0]_i_22_n_0\
    );
\state[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[6]\,
      O => \state[0]_i_23_n_0\
    );
\state[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0040"
    )
        port map (
      I0 => BSP_IDVALID_FD1_i_5_n_0,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I3 => \^rxe_counter_i_reg[8]_0\,
      I4 => \^rxe_counter_i_reg[5]_0\,
      I5 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      O => \state[0]_i_24_n_0\
    );
\state[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444044444"
    )
        port map (
      I0 => \RXE_COUNTER_RST1171_out__1\,
      I1 => \^state_reg[0]_0\(0),
      I2 => \^rxe_counter_i_reg[2]_1\,
      I3 => \^rxe_ide_i_reg_0\,
      I4 => RXE_MSGVAL_EARLY_F1_reg,
      I5 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      O => \state[0]_i_25_n_0\
    );
\state[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      O => \state[0]_i_26_n_0\
    );
\state[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA01AA01FF00AA00"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \^rxe_counter_i_reg[8]_0\,
      I2 => \state[3]_i_11_n_0\,
      I3 => \state_reg_n_0_[1]\,
      I4 => p_1_in105_in,
      I5 => RXE_MSGVAL_EARLY_F1_reg,
      O => \state[0]_i_27_n_0\
    );
\state[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50551111"
    )
        port map (
      I0 => \RXE_SREG_I[0]_i_2_n_0\,
      I1 => p_1_in105_in,
      I2 => RXE_MSGVAL_EARLY_F1_i_4_n_0,
      I3 => \^rxe_counter_i_reg[3]_0\(0),
      I4 => \^rxe_passflg_i_reg_0\,
      O => \state[0]_i_28_n_0\
    );
\state[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE000000"
    )
        port map (
      I0 => \^rxe_counter_i_reg[8]_0\,
      I1 => \state[1]_i_29_n_0\,
      I2 => BSP_IC_CRC_ERROR_I_i_5_n_0,
      I3 => \state[0]_i_41_n_0\,
      I4 => \^rxe_passflg_i_reg_0\,
      I5 => \state[0]_i_42_n_0\,
      O => \RXE_COUNTER_RST1135_out__14\
    );
\state[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      O => \state[0]_i_3_n_0\
    );
\state[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg,
      I1 => SM_FLAG_I_i_2_n_0,
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      O => \RXE_COUNTER_RST1138_out__1\
    );
\state[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => TDC_TRIG_COND_D1_i_4_n_0,
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I4 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I5 => \^rxe_counter_i_reg[3]_0\(2),
      O => \state[0]_i_31_n_0\
    );
\state[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => MSR_DPEE_FS2,
      I1 => TDC_TRIG_COND_D1_i_2_n_0,
      I2 => \state[0]_i_18_0\,
      I3 => RXE_MSGVAL_EARLY_F1_reg,
      I4 => \^state_reg[2]_4\,
      I5 => \^rxe_counter_i_reg[2]_1\,
      O => \state[0]_i_32_n_0\
    );
\state[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^co\(0),
      I1 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      O => \state[0]_i_33_n_0\
    );
\state[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I5 => TDC_TRIG_COND_D1_i_4_n_0,
      O => \state[0]_i_34_n_0\
    );
\state[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000000"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => p_1_in105_in,
      O => \RXE_COUNTER_RST1162_out__0\
    );
\state[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(2),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(0),
      I3 => RXE_DLC_I(3),
      O => \state[0]_i_37_n_0\
    );
\state[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(2),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(0),
      I3 => RXE_DLC_I(3),
      O => \state[0]_i_38_n_0\
    );
\state[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(2),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(0),
      I3 => RXE_DLC_I(3),
      O => \state[0]_i_39_n_0\
    );
\state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044404040404040"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1[2]_i_4_n_0\,
      I1 => \state[4]_i_6_n_0\,
      I2 => \state[0]_i_11_n_0\,
      I3 => TDC_TRIG_COND_D1_i_2_n_0,
      I4 => dest_arst,
      I5 => \^bis_counter_i3__0\,
      O => \state[0]_i_4_n_0\
    );
\state[0]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_rtr_i\,
      I3 => SM_FLAG_I_FSB_i_5_n_0,
      I4 => RXE_MSGVAL_EARLY_F1_i_4_n_0,
      O => \RXE_COUNTER_RST1171_out__1\
    );
\state[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => RXE_MSGVAL_EARLY_F1_reg,
      O => \state[0]_i_41_n_0\
    );
\state[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040400"
    )
        port map (
      I0 => \^rxe_counter_i_reg[2]_1\,
      I1 => \state[0]_i_41_n_0\,
      I2 => \^rxe_passflg_i_reg_0\,
      I3 => \state[1]_i_29_n_0\,
      I4 => BSP_IC_BIT_ERROR_I_i_13_n_0,
      I5 => \^rxe_counter_i_reg[8]_0\,
      O => \state[0]_i_42_n_0\
    );
\state[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(2),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(0),
      I3 => RXE_DLC_I(3),
      O => \state[0]_i_45_n_0\
    );
\state[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(2),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(0),
      I3 => RXE_DLC_I(3),
      O => \state[0]_i_46_n_0\
    );
\state[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(2),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(0),
      I3 => RXE_DLC_I(3),
      O => \state[0]_i_47_n_0\
    );
\state[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(2),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(0),
      I3 => RXE_DLC_I(3),
      O => \state[0]_i_48_n_0\
    );
\state[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXE_DLC_I(2),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(0),
      I3 => RXE_DLC_I(3),
      O => \state[0]_i_49_n_0\
    );
\state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAAAAAAAAA"
    )
        port map (
      I0 => \state[0]_i_12_n_0\,
      I1 => \state[0]_i_13_n_0\,
      I2 => \state[0]_i_14_n_0\,
      I3 => \state[0]_i_15_n_0\,
      I4 => \state[4]_i_6_n_0\,
      I5 => \state[0]_i_16_n_0\,
      O => \state[0]_i_5_n_0\
    );
\state[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000100081110"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I2 => RXE_RXFIFO_WEN_FD1_i_11_n_0,
      I3 => RXE_DLC_I(2),
      I4 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I5 => RXE_DLC_I(3),
      O => \state[0]_i_50_n_0\
    );
\state[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4020100804020180"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(2),
      I1 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I3 => RXE_DLC_I(0),
      I4 => RXE_DLC_I(1),
      I5 => RXE_DLC_I(2),
      O => \state[0]_i_51_n_0\
    );
\state[0]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      O => \state[0]_i_52_n_0\
    );
\state[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBBBBBA"
    )
        port map (
      I0 => \state[0]_i_17_n_0\,
      I1 => \state[4]_i_11_n_0\,
      I2 => \state[0]_i_18_n_0\,
      I3 => \state[0]_i_19_n_0\,
      I4 => \^bsp_error_i__9\,
      I5 => \state_reg_n_0_[1]\,
      O => \state[0]_i_6_n_0\
    );
\state[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \state[0]_i_20_n_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[3]\,
      O => \state[0]_i_7_n_0\
    );
\state[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000000"
    )
        port map (
      I0 => \^rxe_counter_i_reg[8]_0\,
      I1 => \^rxe_counter_i_reg[3]_0\(2),
      I2 => \RXE_COUNTER_I[6]_i_2_n_0\,
      I3 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I4 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I5 => RXE_OL_SLEEP_i_2_n_0,
      O => \state[0]_i_8_n_0\
    );
\state[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => RXE_COUNTER_RST2,
      I3 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      O => \state[0]_i_9_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF54"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state[1]_i_2_n_0\,
      I2 => \state[1]_i_3_n_0\,
      I3 => \state[1]_i_4_n_0\,
      I4 => \state[4]_i_3_n_0\,
      I5 => \state[1]_i_5_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      O => \state[1]_i_10_n_0\
    );
\state[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFEAAAAAA"
    )
        port map (
      I0 => \state[1]_i_21_n_0\,
      I1 => \RXE_COUNTER_RST1196_out__0\,
      I2 => RXE_PASSFLG_I_reg_1,
      I3 => \^bsp_error_i__9\,
      I4 => \state_reg_n_0_[3]\,
      I5 => RXE_ERRFLG_I_i_3_n_0,
      O => \state[1]_i_11_n_0\
    );
\state[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECCCCCCCCCCCCCC"
    )
        port map (
      I0 => p_1_in105_in,
      I1 => \state[1]_i_22_n_0\,
      I2 => \^bsp_error_i__9\,
      I3 => \^state_reg[0]_0\(0),
      I4 => \state[0]_i_16_n_0\,
      I5 => RXE_PASSFLG_I_reg_1,
      O => \state[1]_i_12_n_0\
    );
\state[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF02FF00FF00"
    )
        port map (
      I0 => \state[1]_i_23_n_0\,
      I1 => \^bsp_error_i__9\,
      I2 => \^state_reg[0]_0\(0),
      I3 => \state[1]_i_24_n_0\,
      I4 => \state[0]_i_16_n_0\,
      I5 => \state_reg_n_0_[1]\,
      O => \state[1]_i_13_n_0\
    );
\state[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8888800000000"
    )
        port map (
      I0 => \state[1]_i_25_n_0\,
      I1 => \state_reg_n_0_[3]\,
      I2 => RXE_PASSFLG_I_reg_1,
      I3 => \RXE_COUNTER_RST1196_out__0\,
      I4 => \state[1]_i_26_n_0\,
      I5 => \state[1]_i_27_n_0\,
      O => \state[1]_i_14_n_0\
    );
\state[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \state[1]_i_28_n_0\,
      I1 => \state[1]_i_29_n_0\,
      I2 => SM_FLAG_I_FSB_i_7_n_0,
      I3 => TDC_TRIG_COND_D1_i_4_n_0,
      I4 => \^bsp_error_i__9\,
      I5 => RXE_OL_SLEEP_i_2_n_0,
      O => \state[1]_i_15_n_0\
    );
\state[1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \RXE_COUNTER_RST1196_out__0\,
      I1 => EMU_REC_I20_carry_i_1(0),
      I2 => \state[1]_i_4_0\(0),
      I3 => \state[1]_i_4_1\,
      I4 => \^bsp_error_i__9\,
      O => \state[1]_i_16_n_0\
    );
\state[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202320"
    )
        port map (
      I0 => \RXE_COUNTER_RST1152_out__2\,
      I1 => \^bsp_error_i__9\,
      I2 => \^state_reg[0]_0\(0),
      I3 => p_1_in105_in,
      I4 => SM_FLAG_I_FSB_i_5_n_0,
      I5 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      O => \state[1]_i_17_n_0\
    );
\state[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF04FF040004"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => p_246_in,
      I2 => MSR_DPEE_FS2,
      I3 => \^bsp_error_i__9\,
      I4 => RXE_PASSFLG_I_reg_1,
      I5 => \RXE_COUNTER_RST1196_out__0\,
      O => \state[1]_i_18_n_0\
    );
\state[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[3]\,
      O => \state[1]_i_19_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FEEE"
    )
        port map (
      I0 => \state[1]_i_6_n_0\,
      I1 => \state[1]_i_7_n_0\,
      I2 => TDC_TRIG_COND_D1_i_2_n_0,
      I3 => \state[1]_i_8_n_0\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[2]\,
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAAAAAAAAA"
    )
        port map (
      I0 => RXE_PASSFLG_I_reg_1,
      I1 => EMU_TEC_I2_carry_i_7_n_0,
      I2 => \state[1]_i_30_n_0\,
      I3 => EMU_TEC_I2_carry_i_9_n_0,
      I4 => \^txe_txing_reg_0\,
      I5 => \state[1]_i_14_0\,
      O => \state[1]_i_20_n_0\
    );
\state[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state[3]_i_3_n_0\,
      O => \state[1]_i_21_n_0\
    );
\state[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => TDC_TRIG_COND_D1_i_2_n_0,
      I1 => \state_reg_n_0_[3]\,
      I2 => RXE_MSGVAL_EARLY_F1_reg,
      I3 => SM_FLAG_I_i_2_n_0,
      I4 => \^rxe_counter_i_reg[3]_0\(1),
      I5 => \^rxe_counter_i_reg[3]_0\(0),
      O => \state[1]_i_22_n_0\
    );
\state[1]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => p_1_in105_in,
      O => \state[1]_i_23_n_0\
    );
\state[1]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => RXE_MSGVAL_EARLY_F1_reg,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => \state[1]_i_24_n_0\
    );
\state[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => RXE_OL_SLEEP_i_2_n_0,
      I1 => BRSD_P_ERR_1TQ_FD_i_2_n_0,
      I2 => \^ic_reg_msr_dpee_fs2_reg\,
      I3 => BRSD_P_ERR_1TQ_FD_i_9_n_0,
      I4 => BRS_L_SP_FE_reg_5,
      I5 => \^rxe_sreg_i_reg[30]_0\,
      O => \state[1]_i_25_n_0\
    );
\state[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^state_reg[0]_0\(0),
      O => \state[1]_i_26_n_0\
    );
\state[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_1_in105_in,
      I1 => BRSD_P_ERR_1TQ_FD_i_2_n_0,
      I2 => \^ic_reg_msr_dpee_fs2_reg\,
      I3 => BRSD_P_ERR_1TQ_FD_i_9_n_0,
      I4 => BRS_L_SP_FE_reg_5,
      I5 => \^rxe_sreg_i_reg[30]_0\,
      O => \state[1]_i_27_n_0\
    );
\state[1]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[3]\,
      O => \state[1]_i_28_n_0\
    );
\state[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(2),
      I1 => \RXE_COUNTER_I_reg_n_0_[2]\,
      O => \state[1]_i_29_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \state[1]_i_9_n_0\,
      I1 => \state[1]_i_10_n_0\,
      I2 => \state[1]_i_11_n_0\,
      I3 => \state[1]_i_12_n_0\,
      I4 => \state[1]_i_13_n_0\,
      I5 => \state[1]_i_14_n_0\,
      O => \state[1]_i_3_n_0\
    );
\state[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => p_77_in,
      I1 => BSP_CRCERR_I_CAN_FLG_reg_2,
      I2 => \^btl_rxbit_i_reg_2\,
      I3 => RXE_MSGVAL_EARLY_F1_reg,
      I4 => \^state_reg[0]_2\,
      I5 => BRSD_P_ERR_1TQ_FD_i_13_n_0,
      O => \state[1]_i_30_n_0\
    );
\state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEAAAAAAAAA"
    )
        port map (
      I0 => \state[1]_i_15_n_0\,
      I1 => \state[1]_i_16_n_0\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state[1]_i_17_n_0\,
      I4 => \state[1]_i_18_n_0\,
      I5 => \state[1]_i_19_n_0\,
      O => \state[1]_i_4_n_0\
    );
\state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022002200F00000"
    )
        port map (
      I0 => \state[1]_i_16_n_0\,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state[1]_i_8_n_0\,
      I3 => \state[4]_i_6_n_0\,
      I4 => \state[4]_i_11_n_0\,
      I5 => \state_reg_n_0_[1]\,
      O => \state[1]_i_5_n_0\
    );
\state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000110F0000"
    )
        port map (
      I0 => \RXE_COUNTER_RST1172_out__1\,
      I1 => \state[2]_i_12_n_0\,
      I2 => RXE_MSGVAL_EARLY_F1_reg,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\(0),
      I5 => \^bsp_error_i__9\,
      O => \state[1]_i_6_n_0\
    );
\state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000B0000000F00"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I1 => \^rxe_counter_i_reg[5]_0\,
      I2 => \^state_reg[0]_0\(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => \^bsp_error_i__9\,
      I5 => RXE_MSGVAL_EARLY_F1_reg,
      O => \state[1]_i_7_n_0\
    );
\state[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \RXE_COUNTER_RST1196_out__0\,
      I1 => EMU_REC_I20_carry_i_1(0),
      I2 => \state[1]_i_4_0\(0),
      I3 => \state[1]_i_4_1\,
      I4 => \^bsp_error_i__9\,
      O => \state[1]_i_8_n_0\
    );
\state[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC50F0CCCC5FF0"
    )
        port map (
      I0 => p_1_in105_in,
      I1 => \state[1]_i_20_n_0\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^state_reg[0]_0\(0),
      I4 => \^bsp_error_i__9\,
      I5 => BSP_CRCERR_I_CAN_FLG_reg_2,
      O => \state[1]_i_9_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \state[3]_i_2_n_0\,
      I1 => \state[2]_i_2_n_0\,
      I2 => \state[2]_i_3_n_0\,
      I3 => \state[2]_i_4_n_0\,
      I4 => \state[2]_i_5_n_0\,
      I5 => \state[2]_i_6_n_0\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440444040"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state[2]_i_20_n_0\,
      I3 => \^state_reg[0]_0\(0),
      I4 => RXE_MSGVAL_EARLY_F1_reg,
      I5 => \RXE_COUNTER_RST1196_out__0\,
      O => \state[2]_i_10_n_0\
    );
\state[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00CA00000000000"
    )
        port map (
      I0 => \state[3]_i_3_n_0\,
      I1 => \state[2]_i_21_n_0\,
      I2 => \^state_reg[0]_0\(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => RXE_MSGVAL_EARLY_F1_reg,
      I5 => \state_reg_n_0_[2]\,
      O => \state[2]_i_11_n_0\
    );
\state[2]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(0),
      I1 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I2 => RXE_MSGVAL_EARLY_F1_i_4_n_0,
      O => \state[2]_i_12_n_0\
    );
\state[2]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \^rxe_counter_i_reg[2]_1\,
      I1 => \^rxe_ide_i_reg_0\,
      I2 => RXE_MSGVAL_EARLY_F1_reg,
      I3 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I4 => \^bsp_error_i__9\,
      O => \state[2]_i_13_n_0\
    );
\state[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF000000"
    )
        port map (
      I0 => \^bis_counter_i3__0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^state_reg[0]_0\(0),
      I3 => \RXE_COUNTER_RST1196_out__0\,
      I4 => \^bsp_error_i__9\,
      I5 => \state[4]_i_11_n_0\,
      O => \state[2]_i_14_n_0\
    );
\state[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF0002"
    )
        port map (
      I0 => RXE_OL_SLEEP_i_2_n_0,
      I1 => \state[2]_i_4_0\,
      I2 => \RXE_COUNTER_RST1152_out__2\,
      I3 => \^bsp_error_i__9\,
      I4 => \RXE_COUNTER_I[8]_i_21_n_0\,
      I5 => \state[4]_i_11_n_0\,
      O => \state[2]_i_15_n_0\
    );
\state[2]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => p_1_in105_in,
      I1 => RXE_MSGVAL_EARLY_F1_reg,
      I2 => \^bsp_error_i__9\,
      O => \state[2]_i_16_n_0\
    );
\state[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[1]\,
      O => \state[2]_i_17_n_0\
    );
\state[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \state[1]_i_14_0\,
      I1 => \^txe_txing_reg_0\,
      I2 => EMU_TEC_I2_carry_i_9_n_0,
      I3 => p_77_in,
      I4 => p_69_in,
      I5 => EMU_TEC_I2_carry_i_7_n_0,
      O => \RXE_COUNTER_RST1196_out__0\
    );
\state[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF80"
    )
        port map (
      I0 => \^rxe_counter_i_reg[2]_3\,
      I1 => \^txe_passtx_i_reg_0\,
      I2 => RXE_MSGVAL_EARLY_F1_reg,
      I3 => \RXE_COUNTER_RST1138_out__1\,
      I4 => TDC_TRIG_COND_D1_i_2_n_0,
      I5 => \state_reg_n_0_[2]\,
      O => \state[2]_i_19_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state[2]_i_7_n_0\,
      I2 => \state[2]_i_8_n_0\,
      I3 => \state[2]_i_9_n_0\,
      I4 => \state[2]_i_10_n_0\,
      I5 => \state[2]_i_11_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \RXE_COUNTER_RST1135_out__14\,
      I1 => \^state_reg[0]_0\(0),
      I2 => \RXE_COUNTER_RST124_out__2\,
      O => \state[2]_i_20_n_0\
    );
\state[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \^rxe_counter_i_reg[3]_0\(2),
      I1 => \^rxe_counter_i_reg[3]_0\(1),
      I2 => \^rxe_counter_i_reg[3]_0\(0),
      I3 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      I5 => TDC_TRIG_COND_D1_i_4_n_0,
      O => \state[2]_i_21_n_0\
    );
\state[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FF00000000"
    )
        port map (
      I0 => RXE_DLC_I(0),
      I1 => RXE_DLC_I(1),
      I2 => RXE_DLC_I(2),
      I3 => RXE_DLC_I(3),
      I4 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I5 => \^co\(0),
      O => \RXE_COUNTER_RST1152_out__2\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \state[2]_i_12_n_0\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \RXE_SREG_I[0]_i_2_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state[2]_i_13_n_0\,
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \state[2]_i_14_n_0\,
      I1 => \state[2]_i_15_n_0\,
      I2 => \state[2]_i_7_n_0\,
      I3 => \state[4]_i_11_n_0\,
      I4 => \RXE_SREG_I[0]_i_2_n_0\,
      I5 => \state[4]_i_6_n_0\,
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88000800"
    )
        port map (
      I0 => \state[0]_i_3_n_0\,
      I1 => \state[2]_i_7_n_0\,
      I2 => \^state_reg[0]_0\(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state[2]_i_16_n_0\,
      O => \state[2]_i_5_n_0\
    );
\state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0D0C0CCCCCCCC"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state[2]_i_17_n_0\,
      I2 => \RXE_COUNTER_RST1196_out__0\,
      I3 => TDC_TRIG_COND_D1_i_2_n_0,
      I4 => \RXE_MSGPAD_SEL_FS1[2]_i_4_n_0\,
      I5 => \^bsp_error_i__9\,
      O => \state[2]_i_6_n_0\
    );
\state[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \RXE_COUNTER_RST1196_out__0\,
      I1 => \^bsp_error_i__9\,
      O => \state[2]_i_7_n_0\
    );
\state[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66662646"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => p_1_in105_in,
      I3 => RXE_MSGVAL_EARLY_F1_reg,
      I4 => \^bsp_error_i__9\,
      O => \state[2]_i_8_n_0\
    );
\state[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => \state[2]_i_19_n_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^state_reg[0]_0\(0),
      I3 => \^bsp_error_i__9\,
      I4 => TXE_MSGVAL_FD1_i_2_n_0,
      I5 => \state_reg_n_0_[2]\,
      O => \state[2]_i_9_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFC400"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state[3]_i_2_n_0\,
      I2 => \state[3]_i_3_n_0\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state[3]_i_4_n_0\,
      I5 => \state[3]_i_5_n_0\,
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[8]\,
      I1 => \RXE_COUNTER_I_reg_n_0_[7]\,
      I2 => \RXE_COUNTER_I_reg_n_0_[6]\,
      I3 => \RXE_COUNTER_I_reg_n_0_[5]\,
      I4 => \RXE_COUNTER_I_reg_n_0_[4]\,
      O => \^rxe_counter_i_reg[8]_0\
    );
\state[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \RXE_COUNTER_I_reg_n_0_[2]\,
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => \^rxe_counter_i_reg[3]_0\(2),
      O => \state[3]_i_11_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[3]\,
      O => \state[3]_i_2_n_0\
    );
\state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => BIS_COUNTER_I_reg(3),
      I1 => RXE_MSGVAL_EARLY_F1_reg,
      I2 => BIS_COUNTER_I_reg(2),
      I3 => BIS_COUNTER_I_reg(1),
      I4 => BIS_COUNTER_I_reg(0),
      I5 => EMU_REC_ERRACT,
      O => \state[3]_i_3_n_0\
    );
\state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCEECCFECCCCCCCC"
    )
        port map (
      I0 => RXE_OL_SLEEP_i_2_n_0,
      I1 => \state[3]_i_6_n_0\,
      I2 => \state[3]_i_7_n_0\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[3]\,
      O => \state[3]_i_4_n_0\
    );
\state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A88"
    )
        port map (
      I0 => \state[0]_i_3_n_0\,
      I1 => \^bsp_error_i__9\,
      I2 => \RXE_SREG_I[0]_i_2_n_0\,
      I3 => p_1_in105_in,
      I4 => \state[3]_i_8_n_0\,
      O => \state[3]_i_5_n_0\
    );
\state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100010000000"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => RXE_MSGVAL_EARLY_F1_reg,
      I3 => \state[3]_i_9_n_0\,
      I4 => \^rxe_counter_i_reg[8]_0\,
      I5 => \state[3]_i_11_n_0\,
      O => \state[3]_i_6_n_0\
    );
\state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFCF"
    )
        port map (
      I0 => \^txe_passtx_i_reg_0\,
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => SM_FLAG_I_i_2_n_0,
      I4 => RXE_MSGVAL_EARLY_F1_reg,
      I5 => \state_reg_n_0_[1]\,
      O => \state[3]_i_7_n_0\
    );
\state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AAAAAA0"
    )
        port map (
      I0 => \^bsp_error_i__9\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^state_reg[0]_0\(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[3]\,
      O => \state[3]_i_8_n_0\
    );
\state[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      O => \state[3]_i_9_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEEF"
    )
        port map (
      I0 => \state[4]_i_2_n_0\,
      I1 => \state[4]_i_3_n_0\,
      I2 => \state[4]_i_4_n_0\,
      I3 => \RXE_COUNTER_RST029_out__10\,
      I4 => \state[4]_i_6_n_0\,
      I5 => \state[4]_i_7_n_0\,
      O => \state[4]_i_1_n_0\
    );
\state[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => RXE_MSGVAL_EARLY_F1_reg,
      I4 => \^rxe_counter_i_reg[5]_0\,
      I5 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      O => \state[4]_i_10_n_0\
    );
\state[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[4]\,
      O => \state[4]_i_11_n_0\
    );
\state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \RXE_COUNTER_RST1172_out__1\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \RXE_SREG_I[0]_i_2_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \^bsp_error_i__9\,
      O => \state[4]_i_2_n_0\
    );
\state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^bis_counter_i3__0\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \^state_reg[0]_0\(0),
      I5 => \state_reg_n_0_[1]\,
      O => \state[4]_i_3_n_0\
    );
\state[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bsp_error_i__9\,
      I1 => \^state_reg[0]_0\(0),
      O => \state[4]_i_4_n_0\
    );
\state[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EC00FC00E000F0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^rxe_counter_i_reg[3]_0\(0),
      I2 => \^rxe_counter_i_reg[3]_0\(1),
      I3 => SM_FLAG_I_i_2_n_0,
      I4 => \^txe_txing_reg_0\,
      I5 => \state[4]_i_9_n_0\,
      O => \RXE_COUNTER_RST029_out__10\
    );
\state[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[4]\,
      O => \state[4]_i_6_n_0\
    );
\state[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000400040F0F0F"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \state[4]_i_10_n_0\,
      I2 => \^bsp_error_i__9\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state[4]_i_11_n_0\,
      I5 => \state[4]_i_6_n_0\,
      O => \state[4]_i_7_n_0\
    );
\state[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \RXE_MSGPAD_SEL_FS1_reg[0]_1\,
      I1 => RXE_MSGVAL_EARLY_F1_reg,
      I2 => \^rxe_ide_i_reg_0\,
      I3 => \^rxe_counter_i_reg[2]_1\,
      O => \RXE_COUNTER_RST1172_out__1\
    );
\state[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1D00"
    )
        port map (
      I0 => \^bsp_crcerr_i_canfd_flg_reg_0\,
      I1 => \^txe_txing_reg_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \state[4]_i_9_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => \state[0]_i_1_n_0\,
      Q => \^state_reg[0]_0\(0),
      R => SYNC_RST_TL
    );
\state_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[0]_i_36_n_0\,
      CO(3) => \NLW_state_reg[0]_i_21_CO_UNCONNECTED\(3),
      CO(2) => RXE_COUNTER_RST2,
      CO(1) => \state_reg[0]_i_21_n_2\,
      CO(0) => \state_reg[0]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state[0]_i_37_n_0\,
      S(1) => \state[0]_i_38_n_0\,
      S(0) => \state[0]_i_39_n_0\
    );
\state_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[0]_i_44_n_0\,
      CO(3) => \state_reg[0]_i_36_n_0\,
      CO(2) => \state_reg[0]_i_36_n_1\,
      CO(1) => \state_reg[0]_i_36_n_2\,
      CO(0) => \state_reg[0]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_reg[0]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[0]_i_45_n_0\,
      S(2) => \state[0]_i_46_n_0\,
      S(1) => \state[0]_i_47_n_0\,
      S(0) => \state[0]_i_48_n_0\
    );
\state_reg[0]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[0]_i_44_n_0\,
      CO(2) => \state_reg[0]_i_44_n_1\,
      CO(1) => \state_reg[0]_i_44_n_2\,
      CO(0) => \state_reg[0]_i_44_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_reg[0]_i_44_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[0]_i_49_n_0\,
      S(2) => \state[0]_i_50_n_0\,
      S(1) => \state[0]_i_51_n_0\,
      S(0) => \state[0]_i_52_n_0\
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => SYNC_RST_TL
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => \state[2]_i_1_n_0\,
      Q => \state_reg_n_0_[2]\,
      R => SYNC_RST_TL
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => \state[3]_i_1_n_0\,
      Q => \state_reg_n_0_[3]\,
      R => SYNC_RST_TL
    );
\state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => \state[4]_i_1_n_0\,
      Q => \state_reg_n_0_[4]\,
      R => SYNC_RST_TL
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_btl is
  port (
    TXING_BRS_EN_BTR_D1 : out STD_LOGIC;
    TDC_SSP_SAMP_PT_reg : out STD_LOGIC;
    TDC_SSP_SAMP_PT_D1 : out STD_LOGIC;
    CAN_PHY_RX_D : out STD_LOGIC;
    RXE_BTL_HSYNC_FD1 : out STD_LOGIC;
    BRS_EN_BTR_D1 : out STD_LOGIC;
    BRSD_P_ERR_1TQ_FD : out STD_LOGIC;
    BTL_SAMP_EN_FD2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BRS_L_SP_FE_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    BRS_L_SP_FE_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry_i_3__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i__carry_i_3__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_TRNSMT_EN_FD13_carry_i_3_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    RSYNC_OCCR_D_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CAN_PHY_TX_LP_reg_0 : out STD_LOGIC;
    SSP_RCVD_RXBIT : out STD_LOGIC;
    SSP_BTL_TXBIT_I : out STD_LOGIC;
    FBR_ERR_1TQ : out STD_LOGIC;
    BIS_HSYNC_FLG_I_reg_0 : out STD_LOGIC;
    BTL_RXBIT_I_reg_0 : out STD_LOGIC;
    HSYNC_FLG_I_reg_0 : out STD_LOGIC;
    BSP_TXBIT_FD_reg_0 : out STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X2_reg_0 : out STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_reg_0 : out STD_LOGIC;
    \MEM_reg[3]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_COUNTER_I : out STD_LOGIC_VECTOR ( 7 downto 0 );
    BSP_TXBIT_FD_reg_1 : out STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X2 : out STD_LOGIC;
    BTL_TRNSMT_EN_FD1_reg_0 : out STD_LOGIC;
    \CAN_PHY_TX_POS_FLOP_X2135_out__0\ : out STD_LOGIC;
    \ic_reg_n_brpr_cdc_tig_reg[7]\ : out STD_LOGIC;
    \ic_reg_f_brpr_cdc_tig_reg[7]\ : out STD_LOGIC;
    FBR_ERR_1TQ_reg_0 : out STD_LOGIC;
    RSYNC_OCCR_I : out STD_LOGIC;
    HSYNC_FLG_I_reg_1 : out STD_LOGIC;
    BTL_SAMP_EN_D1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_SAMP_EN_D1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_192_in : out STD_LOGIC;
    RSYNC_FLG_I_reg_0 : out STD_LOGIC;
    TXE_TXING_reg : out STD_LOGIC;
    \TDC_COUNTER_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \PIPELINED_BITS_reg[0]\ : out STD_LOGIC;
    \PIPELINED_BITS_reg[1]\ : out STD_LOGIC;
    IC_REG_IFF5_EN_FS2_reg : out STD_LOGIC;
    \arststages_ff_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \BTL_COUNTER_I1__0\ : out STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BTL_RXBIT_I_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ERR_TXBERR_I_FD_SSP_EN_1_reg : out STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    TXING_BRS_EN_BTR_D1_reg : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    FAST_TRANSMT_PT : in STD_LOGIC;
    BTL_TRNSMT_EN_FD1_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXE_BTL_HSYNC_EN : in STD_LOGIC;
    BRS_EN_BTR : in STD_LOGIC;
    BRSD_P_ERR_1TQ : in STD_LOGIC;
    SSP_EN : in STD_LOGIC;
    can_clk_x2 : in STD_LOGIC;
    BTL_TRNSMT_EN_I1 : in STD_LOGIC;
    TDC_TRIG_COND : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BTL_COUNTER_I17_carry_i_19 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BTL_COUNTER_I17_carry_i_14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BTL_COUNTER_I17_carry_i_14_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BTL_SAMP_EN_D1_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CAN_PHY_TX_POS_FLOP_X26_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \CAN_PHY_TX_POS_FLOP_X26_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CAN_PHY_TX_LP_i_7_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CAN_PHY_TX_LP_i_7_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FAST_TRANSMT_PT_D1_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BTL_TRNSMT_EN_FD1_i_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BTL_TRNSMT_EN_FD1_i_2_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BTL_TRNSMT_EN_FD1_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BTL_COUNTER_I16_carry__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \BTL_COUNTER_I16_carry__0_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \BTL_COUNTER_I_REG[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BTL_COUNTER_I15_carry__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BTL_COUNTER_I15_carry__0_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CAN_PHY_TX_LP_reg_1 : in STD_LOGIC;
    SSP_RCVD_RXBIT_reg : in STD_LOGIC;
    SSP_BTL_TXBIT_I_reg : in STD_LOGIC;
    BIS_HSYNC_FLG_I_reg_1 : in STD_LOGIC;
    BTL_RXBIT_I_reg_2 : in STD_LOGIC;
    HSYNC_FLG_I_reg_2 : in STD_LOGIC;
    BSP_TXBIT_FD_reg_2 : in STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X2_reg_1 : in STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_reg_1 : in STD_LOGIC;
    \EMU_TEC_I_reg[7]\ : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BTL_COUNTER_I15_carry_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \BTL_COUNTER_I_REG_reg[0]_0\ : in STD_LOGIC;
    BTL_COUNTER_I16_carry_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CAN_PHY_TX_INT_reg_0 : in STD_LOGIC;
    RSYNC_FLG_I_reg_1 : in STD_LOGIC;
    RSYNC_FLG_I_reg_2 : in STD_LOGIC;
    \IC_REG_BRPR_EQ__6\ : in STD_LOGIC;
    CAN_PHY_TX_INT_reg_1 : in STD_LOGIC;
    CAN_PHY_TX_LP_i_10_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CAN_PHY_TX_LP_i_11_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BRS_EN_I : in STD_LOGIC;
    \BSP_ERROR_I__9\ : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BTL_COUNTER_I_REG[8]_i_3_0\ : in STD_LOGIC;
    \BIS_COUNTER_I_reg[3]\ : in STD_LOGIC;
    \BIS_COUNTER_I3__0\ : in STD_LOGIC;
    BIS_HSYNC_FLG_I_D1 : in STD_LOGIC;
    BIS_D1 : in STD_LOGIC;
    MATCH_RESULT_TO_BSP : in STD_LOGIC;
    RXE_MSGVAL_D1_I_reg : in STD_LOGIC;
    FAST_TRANSMT_PT_D1_reg : in STD_LOGIC;
    FIRST_FAST_TRANSMT_PT_FLG_reg : in STD_LOGIC;
    MSR_LBACK_FS2 : in STD_LOGIC;
    CAN_PHY_RX_I : in STD_LOGIC;
    \TDC_COUNTER_reg[6]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \TDC_COUNTER_reg[0]\ : in STD_LOGIC;
    \TDC_COUNTER_reg[0]_0\ : in STD_LOGIC;
    CAN_PHY_RX_I_NEG_FLOP : in STD_LOGIC;
    BTL_COUNTER_I15_carry_1 : in STD_LOGIC;
    BTL_COUNTER_I15_carry_2 : in STD_LOGIC;
    IFF5_EN_FS2 : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[8]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \BTL_SAMP_I__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_COUNTER_I0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BTL_COUNTER_I_REG_reg[7]_0\ : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[7]_1\ : in STD_LOGIC;
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_NTQ_I : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BTL_COUNTER_I17_carry_i_3_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BTL_COUNTER_I17_carry_i_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \TDC_COUNTER_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \PIPELINED_BITS_reg[0]_0\ : in STD_LOGIC;
    \RD_PTR_reg[1]\ : in STD_LOGIC;
    ERR_TXBERR_I_FD_SSP_EN_1_reg_0 : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[3]_i_2_0\ : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[3]_i_2_1\ : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[3]_i_2_2\ : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[7]_i_3_0\ : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[7]_i_3_1\ : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[7]_i_3_2\ : in STD_LOGIC;
    \BTL_COUNTER_I_REG_reg[7]_i_3_3\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_btl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_btl is
  signal \BIS_COUNTER_I[3]_i_4_n_0\ : STD_LOGIC;
  signal \^bis_hsync_flg_i_reg_0\ : STD_LOGIC;
  signal \^brsd_p_err_1tq_fd\ : STD_LOGIC;
  signal \^brs_en_btr_d1\ : STD_LOGIC;
  signal \^brs_l_sp_fe_reg_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^bsp_txbit_fd_reg_0\ : STD_LOGIC;
  signal \^bsp_txbit_fd_reg_1\ : STD_LOGIC;
  signal \^btl_counter_i\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal BTL_COUNTER_I1114_out : STD_LOGIC;
  signal \BTL_COUNTER_I11__1\ : STD_LOGIC;
  signal \BTL_COUNTER_I15_carry__0_i_1_n_0\ : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_i_1_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_i_2_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_i_4_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_i_5_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_i_6_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_n_1 : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_n_2 : STD_LOGIC;
  signal BTL_COUNTER_I15_carry_n_3 : STD_LOGIC;
  signal \BTL_COUNTER_I16_carry__0_i_1_n_0\ : STD_LOGIC;
  signal BTL_COUNTER_I16_carry_i_1_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I16_carry_i_2_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I16_carry_i_8_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I16_carry_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I16_carry_n_1 : STD_LOGIC;
  signal BTL_COUNTER_I16_carry_n_2 : STD_LOGIC;
  signal BTL_COUNTER_I16_carry_n_3 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_10_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_17_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_18_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_1_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_23_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_2_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_3_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_4_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_4_n_1 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_4_n_2 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_4_n_3 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_6_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_6_n_1 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_6_n_2 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_6_n_3 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_7_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_i_9_n_0 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_n_2 : STD_LOGIC;
  signal BTL_COUNTER_I17_carry_n_3 : STD_LOGIC;
  signal BTL_COUNTER_I_REG : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \BTL_COUNTER_I_REG[0]_i_1_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[0]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[1]_i_1_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[1]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[2]_i_1_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[2]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[2]_i_3_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_12_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_13_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_14_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_15_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_1_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_3_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_4_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_6_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_7_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_8_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[3]_i_9_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[4]_i_1_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[4]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[4]_i_3_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_1_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[5]_i_4_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[6]_i_1_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[6]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[7]_i_11_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[7]_i_14_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[7]_i_15_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[7]_i_16_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[7]_i_17_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[7]_i_1_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[7]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[7]_i_4_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[7]_i_5_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[7]_i_6_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[7]_i_7_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[7]_i_8_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[7]_i_9_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_11_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_13_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_15_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_17_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_18_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_19_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_4_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_6_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_7_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG[8]_i_9_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[3]_i_10_n_1\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[3]_i_10_n_2\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[3]_i_10_n_3\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \^btl_counter_i_reg_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \BTL_COUNTER_I_REG_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \BTL_COUNTER_I_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal \BTL_NTQ_I0_carry__0_n_1\ : STD_LOGIC;
  signal \BTL_NTQ_I0_carry__0_n_2\ : STD_LOGIC;
  signal \BTL_NTQ_I0_carry__0_n_3\ : STD_LOGIC;
  signal BTL_NTQ_I0_carry_n_0 : STD_LOGIC;
  signal BTL_NTQ_I0_carry_n_1 : STD_LOGIC;
  signal BTL_NTQ_I0_carry_n_2 : STD_LOGIC;
  signal BTL_NTQ_I0_carry_n_3 : STD_LOGIC;
  signal \^btl_rxbit_i_reg_0\ : STD_LOGIC;
  signal BTL_SAMP_EN_D1_X2 : STD_LOGIC;
  signal \BTL_SAMP_EN_D1_X22_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \BTL_SAMP_EN_D1_X22_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal BTL_SAMP_EN_D2_X2 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD1 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_i_1_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_i_3_n_0 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_n_1 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_n_2 : STD_LOGIC;
  signal BTL_TRNSMT_EN_FD13_carry_n_3 : STD_LOGIC;
  signal \^btl_trnsmt_en_fd1_reg_0\ : STD_LOGIC;
  signal \^can_phy_rx_d\ : STD_LOGIC;
  signal CAN_PHY_TX_INT_i_1_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_INT_i_3_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_INT_reg_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_LP_i_15_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_LP_i_16_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_LP_i_7_n_0 : STD_LOGIC;
  signal \^can_phy_tx_lp_reg_0\ : STD_LOGIC;
  signal \^can_phy_tx_pos_flop_x2\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_n_1 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_n_2 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X26_carry_n_3 : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X27 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal CNTR_EQ_NTMSJW_I : STD_LOGIC;
  signal CNTR_EQ_SAMP2 : STD_LOGIC;
  signal CNTR_EQ_SAMP_I : STD_LOGIC;
  signal CNTR_GT_2PSAMP_I : STD_LOGIC;
  signal CNTR_GT_SAMP_I : STD_LOGIC;
  signal CNTR_LEQ_SJW_I1 : STD_LOGIC;
  signal CNTR_LT_NTMSJW_I : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fbr_err_1tq\ : STD_LOGIC;
  signal FBR_ERR_1TQ_i_1_n_0 : STD_LOGIC;
  signal \^hsync_flg_i_reg_0\ : STD_LOGIC;
  signal \^hsync_flg_i_reg_1\ : STD_LOGIC;
  signal HSYNC_OCCR : STD_LOGIC;
  signal HSYNC_OCCR_D : STD_LOGIC;
  signal HSYNC_OCCR_D_reg_n_0 : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal RSYNC_FLG_I : STD_LOGIC;
  signal RSYNC_FLG_I_i_3_n_0 : STD_LOGIC;
  signal RSYNC_FLG_I_i_6_n_0 : STD_LOGIC;
  signal RSYNC_FLG_I_i_7_n_0 : STD_LOGIC;
  signal \^rsync_flg_i_reg_0\ : STD_LOGIC;
  signal RSYNC_OCCR_D : STD_LOGIC;
  signal \^rsync_occr_d_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RSYNC_OCCR_D_reg_n_0 : STD_LOGIC;
  signal \^rsync_occr_i\ : STD_LOGIC;
  signal \SM_REG_I[5]_i_2_n_0\ : STD_LOGIC;
  signal \SM_REG_I[5]_i_5_n_0\ : STD_LOGIC;
  signal SSP_EN_D1 : STD_LOGIC;
  signal TDC_TRIG_COND_D1 : STD_LOGIC;
  signal \^arststages_ff_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal hsyn_occured_new_flag : STD_LOGIC;
  signal hsyn_occured_new_flag_i_1_n_0 : STD_LOGIC;
  signal hsyn_occured_new_flag_i_2_n_0 : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \^i__carry_i_3__1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^i__carry_i_3__2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \^ic_reg_f_brpr_cdc_tig_reg[7]\ : STD_LOGIC;
  signal \^ic_reg_n_brpr_cdc_tig_reg[7]\ : STD_LOGIC;
  signal tdc_n_20 : STD_LOGIC;
  signal tdc_n_26 : STD_LOGIC;
  signal tdc_n_27 : STD_LOGIC;
  signal tdc_n_28 : STD_LOGIC;
  signal tdc_n_29 : STD_LOGIC;
  signal tdc_n_30 : STD_LOGIC;
  signal tdc_n_31 : STD_LOGIC;
  signal tdc_n_32 : STD_LOGIC;
  signal tdc_n_33 : STD_LOGIC;
  signal tdc_n_34 : STD_LOGIC;
  signal tdc_n_35 : STD_LOGIC;
  signal tdc_n_36 : STD_LOGIC;
  signal tdc_n_41 : STD_LOGIC;
  signal tdc_n_6 : STD_LOGIC;
  signal NLW_BTL_COUNTER_I15_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BTL_COUNTER_I15_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BTL_COUNTER_I15_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_BTL_COUNTER_I16_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BTL_COUNTER_I16_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BTL_COUNTER_I16_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_BTL_COUNTER_I17_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_BTL_COUNTER_I17_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_BTL_COUNTER_I17_carry_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_BTL_COUNTER_I17_carry_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BTL_COUNTER_I_REG_reg[8]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BTL_COUNTER_I_REG_reg[8]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BTL_COUNTER_I_REG_reg[8]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BTL_COUNTER_I_REG_reg[8]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BTL_SAMP_EN_D1_X22_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_BTL_SAMP_EN_D1_X22_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_BTL_TRNSMT_EN_FD13_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_CAN_PHY_TX_POS_FLOP_X26_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X26_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X26_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BIS_COUNTER_I[3]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \BIS_COUNTER_I[3]_i_4\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of BRSD_P_ERR_1TQ_FD_i_6 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[0]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[1]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[2]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[2]_i_3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[3]_i_3\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[3]_i_4\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[4]_i_3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[5]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[5]_i_4\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[6]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[7]_i_2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[7]_i_4\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[8]_i_15\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[8]_i_4\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[8]_i_5\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \BTL_COUNTER_I_REG[8]_i_6\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of CANCEL_CONFIRMED_TL2OL_I_i_2 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of CAN_PHY_TX_INT_i_3 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of CAN_PHY_TX_LP_i_6 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \EMU_REC_I[7]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of HSYNC_FLG_I_i_5 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of HSYNC_OCCR_D_i_1 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC21_FD_CRCWORD_I1[0]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of RSYNC_FLG_I_i_3 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \SM_REG_I[5]_i_5\ : label is "soft_lutpair242";
begin
  BIS_HSYNC_FLG_I_reg_0 <= \^bis_hsync_flg_i_reg_0\;
  BRSD_P_ERR_1TQ_FD <= \^brsd_p_err_1tq_fd\;
  BRS_EN_BTR_D1 <= \^brs_en_btr_d1\;
  BRS_L_SP_FE_reg_0(3 downto 0) <= \^brs_l_sp_fe_reg_0\(3 downto 0);
  BSP_TXBIT_FD_reg_0 <= \^bsp_txbit_fd_reg_0\;
  BSP_TXBIT_FD_reg_1 <= \^bsp_txbit_fd_reg_1\;
  BTL_COUNTER_I(7 downto 0) <= \^btl_counter_i\(7 downto 0);
  \BTL_COUNTER_I_REG_reg[6]_0\(1 downto 0) <= \^btl_counter_i_reg_reg[6]_0\(1 downto 0);
  BTL_RXBIT_I_reg_0 <= \^btl_rxbit_i_reg_0\;
  BTL_TRNSMT_EN_FD1_reg_0 <= \^btl_trnsmt_en_fd1_reg_0\;
  CAN_PHY_RX_D <= \^can_phy_rx_d\;
  CAN_PHY_TX_LP_reg_0 <= \^can_phy_tx_lp_reg_0\;
  CAN_PHY_TX_POS_FLOP_X2 <= \^can_phy_tx_pos_flop_x2\;
  CO(0) <= \^co\(0);
  E(0) <= \^e\(0);
  FBR_ERR_1TQ <= \^fbr_err_1tq\;
  HSYNC_FLG_I_reg_0 <= \^hsync_flg_i_reg_0\;
  HSYNC_FLG_I_reg_1 <= \^hsync_flg_i_reg_1\;
  O(3 downto 0) <= \^o\(3 downto 0);
  RSYNC_FLG_I_reg_0 <= \^rsync_flg_i_reg_0\;
  RSYNC_OCCR_D_reg_0(0) <= \^rsync_occr_d_reg_0\(0);
  RSYNC_OCCR_I <= \^rsync_occr_i\;
  \arststages_ff_reg[1]\(1 downto 0) <= \^arststages_ff_reg[1]\(1 downto 0);
  \i__carry_i_3__1\(0) <= \^i__carry_i_3__1\(0);
  \i__carry_i_3__2\(0) <= \^i__carry_i_3__2\(0);
  \ic_reg_f_brpr_cdc_tig_reg[7]\ <= \^ic_reg_f_brpr_cdc_tig_reg[7]\;
  \ic_reg_n_brpr_cdc_tig_reg[7]\ <= \^ic_reg_n_brpr_cdc_tig_reg[7]\;
\BIS_COUNTER_I[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAFFEA"
    )
        port map (
      I0 => \BIS_COUNTER_I[3]_i_4_n_0\,
      I1 => \BIS_COUNTER_I3__0\,
      I2 => \^e\(0),
      I3 => BIS_HSYNC_FLG_I_D1,
      I4 => \^bis_hsync_flg_i_reg_0\,
      O => BTL_SAMP_EN_D1_reg_1(0)
    );
\BIS_COUNTER_I[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^btl_rxbit_i_reg_0\,
      I2 => \BIS_COUNTER_I_reg[3]\,
      O => BTL_SAMP_EN_D1_reg_0(0)
    );
\BIS_COUNTER_I[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF5D5D"
    )
        port map (
      I0 => dest_arst,
      I1 => \^e\(0),
      I2 => \^btl_rxbit_i_reg_0\,
      I3 => BIS_D1,
      I4 => \BIS_COUNTER_I_reg[3]\,
      O => \BIS_COUNTER_I[3]_i_4_n_0\
    );
BIS_HSYNC_FLG_I_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => BIS_HSYNC_FLG_I_reg_1,
      Q => \^bis_hsync_flg_i_reg_0\,
      S => SYNC_RST_TL
    );
BRSD_P_ERR_1TQ_FD_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fbr_err_1tq\,
      I1 => BTL_TRNSMT_EN_FD1_reg_1,
      O => FBR_ERR_1TQ_reg_0
    );
BRSD_P_ERR_1TQ_FD_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => BRSD_P_ERR_1TQ,
      Q => \^brsd_p_err_1tq_fd\,
      R => SYNC_RST_TL
    );
BRS_EN_BTR_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => BRS_EN_BTR,
      Q => \^brs_en_btr_d1\,
      R => SYNC_RST_TL
    );
BSP_TXBIT_FD_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => BSP_TXBIT_FD_reg_2,
      Q => \^bsp_txbit_fd_reg_0\,
      S => SYNC_RST_TL
    );
BTL_COUNTER_I15_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => BTL_COUNTER_I15_carry_n_0,
      CO(2) => BTL_COUNTER_I15_carry_n_1,
      CO(1) => BTL_COUNTER_I15_carry_n_2,
      CO(0) => BTL_COUNTER_I15_carry_n_3,
      CYINIT => '1',
      DI(3) => BTL_COUNTER_I15_carry_i_1_n_0,
      DI(2) => BTL_COUNTER_I15_carry_i_2_n_0,
      DI(1) => \BTL_COUNTER_I15_carry__0_0\(0),
      DI(0) => BTL_COUNTER_I15_carry_i_4_n_0,
      O(3 downto 0) => NLW_BTL_COUNTER_I15_carry_O_UNCONNECTED(3 downto 0),
      S(3) => BTL_COUNTER_I15_carry_i_5_n_0,
      S(2) => BTL_COUNTER_I15_carry_i_6_n_0,
      S(1 downto 0) => \BTL_COUNTER_I15_carry__0_1\(1 downto 0)
    );
\BTL_COUNTER_I15_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => BTL_COUNTER_I15_carry_n_0,
      CO(3 downto 1) => \NLW_BTL_COUNTER_I15_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CNTR_LEQ_SJW_I1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_BTL_COUNTER_I15_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \BTL_COUNTER_I15_carry__0_i_1_n_0\
    );
\BTL_COUNTER_I15_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^btl_counter_i\(7),
      O => \BTL_COUNTER_I15_carry__0_i_1_n_0\
    );
BTL_COUNTER_I15_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => dest_arst,
      I1 => BRS_EN_BTR,
      I2 => BTL_COUNTER_I15_carry_0(6),
      I3 => \^btl_counter_i\(5),
      I4 => \^btl_counter_i\(6),
      O => BTL_COUNTER_I15_carry_i_1_n_0
    );
BTL_COUNTER_I15_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004F0000000400"
    )
        port map (
      I0 => \^btl_counter_i\(3),
      I1 => BTL_COUNTER_I15_carry_0(4),
      I2 => \^btl_counter_i\(4),
      I3 => dest_arst,
      I4 => BRS_EN_BTR,
      I5 => BTL_COUNTER_I15_carry_0(5),
      O => BTL_COUNTER_I15_carry_i_2_n_0
    );
BTL_COUNTER_I15_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"011F"
    )
        port map (
      I0 => \^btl_counter_i\(0),
      I1 => BTL_COUNTER_I15_carry_1,
      I2 => \^btl_counter_i\(1),
      I3 => BTL_COUNTER_I15_carry_2,
      O => BTL_COUNTER_I15_carry_i_4_n_0
    );
BTL_COUNTER_I15_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04005155"
    )
        port map (
      I0 => \^btl_counter_i\(6),
      I1 => BTL_COUNTER_I15_carry_0(6),
      I2 => BRS_EN_BTR,
      I3 => dest_arst,
      I4 => \^btl_counter_i\(5),
      O => BTL_COUNTER_I15_carry_i_5_n_0
    );
BTL_COUNTER_I15_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2010000000CF20DF"
    )
        port map (
      I0 => BTL_COUNTER_I15_carry_0(5),
      I1 => BRS_EN_BTR,
      I2 => dest_arst,
      I3 => \^btl_counter_i\(4),
      I4 => BTL_COUNTER_I15_carry_0(4),
      I5 => \^btl_counter_i\(3),
      O => BTL_COUNTER_I15_carry_i_6_n_0
    );
BTL_COUNTER_I16_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => BTL_COUNTER_I16_carry_n_0,
      CO(2) => BTL_COUNTER_I16_carry_n_1,
      CO(1) => BTL_COUNTER_I16_carry_n_2,
      CO(0) => BTL_COUNTER_I16_carry_n_3,
      CYINIT => '0',
      DI(3) => BTL_COUNTER_I16_carry_i_1_n_0,
      DI(2) => BTL_COUNTER_I16_carry_i_2_n_0,
      DI(1 downto 0) => \BTL_COUNTER_I16_carry__0_0\(1 downto 0),
      O(3 downto 0) => NLW_BTL_COUNTER_I16_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => \BTL_COUNTER_I16_carry__0_1\(2 downto 0),
      S(0) => BTL_COUNTER_I16_carry_i_8_n_0
    );
\BTL_COUNTER_I16_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => BTL_COUNTER_I16_carry_n_0,
      CO(3 downto 1) => \NLW_BTL_COUNTER_I16_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CNTR_GT_SAMP_I,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \BTL_COUNTER_I16_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_BTL_COUNTER_I16_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \BTL_COUNTER_I_REG[0]_i_2_0\(0)
    );
\BTL_COUNTER_I16_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^btl_counter_i\(7),
      I1 => \BTL_SAMP_I__0\(0),
      O => \BTL_COUNTER_I16_carry__0_i_1_n_0\
    );
BTL_COUNTER_I16_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^btl_counter_i\(6),
      I1 => BTL_COUNTER_I16_carry_0(5),
      I2 => \^btl_counter_i\(5),
      I3 => BTL_COUNTER_I16_carry_0(4),
      O => BTL_COUNTER_I16_carry_i_1_n_0
    );
BTL_COUNTER_I16_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^btl_counter_i\(4),
      I1 => BTL_COUNTER_I16_carry_0(3),
      I2 => \^btl_counter_i\(3),
      I3 => BTL_COUNTER_I16_carry_0(2),
      O => BTL_COUNTER_I16_carry_i_2_n_0
    );
BTL_COUNTER_I16_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \^btl_counter_i\(0),
      I1 => \BTL_COUNTER_I_REG_reg[0]_0\,
      I2 => BTL_COUNTER_I16_carry_0(0),
      I3 => \^btl_counter_i\(1),
      O => BTL_COUNTER_I16_carry_i_8_n_0
    );
BTL_COUNTER_I17_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_BTL_COUNTER_I17_carry_CO_UNCONNECTED(3),
      CO(2) => CNTR_EQ_NTMSJW_I,
      CO(1) => BTL_COUNTER_I17_carry_n_2,
      CO(0) => BTL_COUNTER_I17_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_BTL_COUNTER_I17_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => BTL_COUNTER_I17_carry_i_1_n_0,
      S(1) => BTL_COUNTER_I17_carry_i_2_n_0,
      S(0) => BTL_COUNTER_I17_carry_i_3_n_0
    );
BTL_COUNTER_I17_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X27(6),
      I1 => \^btl_counter_i\(5),
      I2 => CAN_PHY_TX_POS_FLOP_X27(7),
      I3 => \^btl_counter_i\(6),
      I4 => \^btl_counter_i\(7),
      I5 => CAN_PHY_TX_POS_FLOP_X27(8),
      O => BTL_COUNTER_I17_carry_i_1_n_0
    );
BTL_COUNTER_I17_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^brs_l_sp_fe_reg_0\(0),
      I1 => dest_arst,
      O => BTL_COUNTER_I17_carry_i_10_n_0
    );
BTL_COUNTER_I17_carry_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(2),
      I1 => dest_arst,
      O => BTL_COUNTER_I17_carry_i_17_n_0
    );
BTL_COUNTER_I17_carry_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(1),
      I1 => dest_arst,
      O => BTL_COUNTER_I17_carry_i_18_n_0
    );
BTL_COUNTER_I17_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^arststages_ff_reg[1]\(1),
      I1 => \BTL_COUNTER_I_REG_reg[3]_0\(0),
      I2 => CAN_PHY_TX_POS_FLOP_X27(4),
      I3 => \^btl_counter_i\(3),
      I4 => \^btl_counter_i\(4),
      I5 => CAN_PHY_TX_POS_FLOP_X27(5),
      O => BTL_COUNTER_I17_carry_i_2_n_0
    );
BTL_COUNTER_I17_carry_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656AFFFF"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(0),
      I2 => BRS_EN_BTR,
      I3 => BTL_COUNTER_I15_carry_0(0),
      I4 => dest_arst,
      O => BTL_COUNTER_I17_carry_i_23_n_0
    );
BTL_COUNTER_I17_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => CAN_PHY_TX_POS_FLOP_X27(0),
      I1 => \^btl_counter_i\(0),
      I2 => CAN_PHY_TX_POS_FLOP_X27(1),
      I3 => \^btl_counter_i\(1),
      I4 => \^btl_counter_i\(2),
      I5 => \^arststages_ff_reg[1]\(0),
      O => BTL_COUNTER_I17_carry_i_3_n_0
    );
BTL_COUNTER_I17_carry_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => BTL_COUNTER_I17_carry_i_6_n_0,
      CO(3) => BTL_COUNTER_I17_carry_i_4_n_0,
      CO(2) => BTL_COUNTER_I17_carry_i_4_n_1,
      CO(1) => BTL_COUNTER_I17_carry_i_4_n_2,
      CO(0) => BTL_COUNTER_I17_carry_i_4_n_3,
      CYINIT => '0',
      DI(3) => BTL_COUNTER_I17_carry_i_7_n_0,
      DI(2) => BTL_NTQ_I(2),
      DI(1) => BTL_COUNTER_I17_carry_i_9_n_0,
      DI(0) => BTL_COUNTER_I17_carry_i_10_n_0,
      O(3 downto 0) => CAN_PHY_TX_POS_FLOP_X27(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
BTL_COUNTER_I17_carry_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => BTL_COUNTER_I17_carry_i_4_n_0,
      CO(3 downto 0) => NLW_BTL_COUNTER_I17_carry_i_5_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_BTL_COUNTER_I17_carry_i_5_O_UNCONNECTED(3 downto 1),
      O(0) => CAN_PHY_TX_POS_FLOP_X27(8),
      S(3 downto 1) => B"000",
      S(0) => BTL_COUNTER_I17_carry_i_1_0(0)
    );
BTL_COUNTER_I17_carry_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => BTL_COUNTER_I17_carry_i_6_n_0,
      CO(2) => BTL_COUNTER_I17_carry_i_6_n_1,
      CO(1) => BTL_COUNTER_I17_carry_i_6_n_2,
      CO(0) => BTL_COUNTER_I17_carry_i_6_n_3,
      CYINIT => '1',
      DI(3) => BTL_NTQ_I(1),
      DI(2) => BTL_COUNTER_I17_carry_i_17_n_0,
      DI(1) => BTL_COUNTER_I17_carry_i_18_n_0,
      DI(0) => BTL_NTQ_I(0),
      O(3 downto 2) => \^arststages_ff_reg[1]\(1 downto 0),
      O(1 downto 0) => CAN_PHY_TX_POS_FLOP_X27(1 downto 0),
      S(3 downto 1) => BTL_COUNTER_I17_carry_i_3_0(2 downto 0),
      S(0) => BTL_COUNTER_I17_carry_i_23_n_0
    );
BTL_COUNTER_I17_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^brs_l_sp_fe_reg_0\(3),
      I1 => dest_arst,
      O => BTL_COUNTER_I17_carry_i_7_n_0
    );
BTL_COUNTER_I17_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^brs_l_sp_fe_reg_0\(1),
      I1 => dest_arst,
      O => BTL_COUNTER_I17_carry_i_9_n_0
    );
\BTL_COUNTER_I_REG[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[0]_i_2_n_0\,
      I1 => \BTL_COUNTER_I_REG[8]_i_11_n_0\,
      I2 => \^btl_counter_i\(0),
      I3 => \BTL_COUNTER_I_REG[7]_i_2_n_0\,
      I4 => data1(0),
      O => \BTL_COUNTER_I_REG[0]_i_1_n_0\
    );
\BTL_COUNTER_I_REG[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCECCCC"
    )
        port map (
      I0 => data0(0),
      I1 => BTL_COUNTER_I1114_out,
      I2 => CNTR_LEQ_SJW_I1,
      I3 => CNTR_GT_SAMP_I,
      I4 => \^rsync_occr_i\,
      O => \BTL_COUNTER_I_REG[0]_i_2_n_0\
    );
\BTL_COUNTER_I_REG[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFF8F8F8F8F8"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[7]_i_2_n_0\,
      I1 => data1(1),
      I2 => \BTL_COUNTER_I_REG[1]_i_2_n_0\,
      I3 => \^btl_counter_i\(1),
      I4 => \^btl_counter_i\(0),
      I5 => \BTL_COUNTER_I_REG[8]_i_11_n_0\,
      O => \BTL_COUNTER_I_REG[1]_i_1_n_0\
    );
\BTL_COUNTER_I_REG[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_15_n_0\,
      I1 => data0(1),
      O => \BTL_COUNTER_I_REG[1]_i_2_n_0\
    );
\BTL_COUNTER_I_REG[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8FFF8F8F8F8"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[7]_i_2_n_0\,
      I1 => data1(2),
      I2 => \BTL_COUNTER_I_REG[2]_i_2_n_0\,
      I3 => \BTL_COUNTER_I_REG[2]_i_3_n_0\,
      I4 => \^btl_counter_i\(2),
      I5 => \BTL_COUNTER_I_REG[8]_i_11_n_0\,
      O => \BTL_COUNTER_I_REG[2]_i_1_n_0\
    );
\BTL_COUNTER_I_REG[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_15_n_0\,
      I1 => data0(2),
      O => \BTL_COUNTER_I_REG[2]_i_2_n_0\
    );
\BTL_COUNTER_I_REG[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^btl_counter_i\(1),
      I1 => \^btl_counter_i\(0),
      O => \BTL_COUNTER_I_REG[2]_i_3_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8FFF8F8F8F8"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[7]_i_2_n_0\,
      I1 => data1(3),
      I2 => \BTL_COUNTER_I_REG[3]_i_3_n_0\,
      I3 => \BTL_COUNTER_I_REG[3]_i_4_n_0\,
      I4 => \BTL_COUNTER_I_REG_reg[3]_0\(0),
      I5 => \BTL_COUNTER_I_REG[8]_i_11_n_0\,
      O => \BTL_COUNTER_I_REG[3]_i_1_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95999555"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[3]_0\(0),
      I1 => dest_arst,
      I2 => Q(3),
      I3 => BRS_EN_BTR,
      I4 => BTL_COUNTER_I15_carry_0(3),
      O => \BTL_COUNTER_I_REG[3]_i_12_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95999555"
    )
        port map (
      I0 => \^btl_counter_i\(2),
      I1 => dest_arst,
      I2 => Q(2),
      I3 => BRS_EN_BTR,
      I4 => BTL_COUNTER_I15_carry_0(2),
      O => \BTL_COUNTER_I_REG[3]_i_13_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95999555"
    )
        port map (
      I0 => \^btl_counter_i\(1),
      I1 => dest_arst,
      I2 => Q(1),
      I3 => BRS_EN_BTR,
      I4 => BTL_COUNTER_I15_carry_0(1),
      O => \BTL_COUNTER_I_REG[3]_i_14_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95999555"
    )
        port map (
      I0 => \^btl_counter_i\(0),
      I1 => dest_arst,
      I2 => Q(0),
      I3 => BRS_EN_BTR,
      I4 => BTL_COUNTER_I15_carry_0(0),
      O => \BTL_COUNTER_I_REG[3]_i_15_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_15_n_0\,
      I1 => data0(3),
      O => \BTL_COUNTER_I_REG[3]_i_3_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^btl_counter_i\(0),
      I1 => \^btl_counter_i\(1),
      I2 => \^btl_counter_i\(2),
      O => \BTL_COUNTER_I_REG[3]_i_4_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG_reg[3]_0\(0),
      I1 => \BTL_COUNTER_I_REG_reg[3]_i_2_2\,
      O => \BTL_COUNTER_I_REG[3]_i_6_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^btl_counter_i\(2),
      I1 => \BTL_COUNTER_I_REG_reg[3]_i_2_1\,
      O => \BTL_COUNTER_I_REG[3]_i_7_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^btl_counter_i\(1),
      I1 => \BTL_COUNTER_I_REG_reg[3]_i_2_0\,
      O => \BTL_COUNTER_I_REG[3]_i_8_n_0\
    );
\BTL_COUNTER_I_REG[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95AAAA"
    )
        port map (
      I0 => \^btl_counter_i\(0),
      I1 => Q(0),
      I2 => BRS_EN_BTR,
      I3 => BTL_COUNTER_I15_carry_0(0),
      I4 => dest_arst,
      O => \BTL_COUNTER_I_REG[3]_i_9_n_0\
    );
\BTL_COUNTER_I_REG[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8FFF8F8F8F8"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[7]_i_2_n_0\,
      I1 => data1(4),
      I2 => \BTL_COUNTER_I_REG[4]_i_2_n_0\,
      I3 => \BTL_COUNTER_I_REG[4]_i_3_n_0\,
      I4 => \^btl_counter_i\(3),
      I5 => \BTL_COUNTER_I_REG[8]_i_11_n_0\,
      O => \BTL_COUNTER_I_REG[4]_i_1_n_0\
    );
\BTL_COUNTER_I_REG[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_15_n_0\,
      I1 => data0(4),
      O => \BTL_COUNTER_I_REG[4]_i_2_n_0\
    );
\BTL_COUNTER_I_REG[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^btl_counter_i\(2),
      I1 => \^btl_counter_i\(1),
      I2 => \^btl_counter_i\(0),
      I3 => \BTL_COUNTER_I_REG_reg[3]_0\(0),
      O => \BTL_COUNTER_I_REG[4]_i_3_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFF8F8F8F8F8"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[7]_i_2_n_0\,
      I1 => data1(5),
      I2 => \BTL_COUNTER_I_REG[5]_i_2_n_0\,
      I3 => \^btl_counter_i\(4),
      I4 => \BTL_COUNTER_I_REG[5]_i_4_n_0\,
      I5 => \BTL_COUNTER_I_REG[8]_i_11_n_0\,
      O => \BTL_COUNTER_I_REG[5]_i_1_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_15_n_0\,
      I1 => data0(5),
      O => \BTL_COUNTER_I_REG[5]_i_2_n_0\
    );
\BTL_COUNTER_I_REG[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^btl_counter_i\(3),
      I1 => \BTL_COUNTER_I_REG_reg[3]_0\(0),
      I2 => \^btl_counter_i\(0),
      I3 => \^btl_counter_i\(1),
      I4 => \^btl_counter_i\(2),
      O => \BTL_COUNTER_I_REG[5]_i_4_n_0\
    );
\BTL_COUNTER_I_REG[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8FFF8F8F8F8"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[7]_i_2_n_0\,
      I1 => data1(6),
      I2 => \BTL_COUNTER_I_REG[6]_i_2_n_0\,
      I3 => \BTL_COUNTER_I_REG[8]_i_9_n_0\,
      I4 => \^btl_counter_i\(5),
      I5 => \BTL_COUNTER_I_REG[8]_i_11_n_0\,
      O => \BTL_COUNTER_I_REG[6]_i_1_n_0\
    );
\BTL_COUNTER_I_REG[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_15_n_0\,
      I1 => data0(6),
      O => \BTL_COUNTER_I_REG[6]_i_2_n_0\
    );
\BTL_COUNTER_I_REG[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8FFF8F8F8F8"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[7]_i_2_n_0\,
      I1 => data1(7),
      I2 => \BTL_COUNTER_I_REG[7]_i_4_n_0\,
      I3 => \BTL_COUNTER_I_REG[7]_i_5_n_0\,
      I4 => \^btl_counter_i\(6),
      I5 => \BTL_COUNTER_I_REG[8]_i_11_n_0\,
      O => \BTL_COUNTER_I_REG[7]_i_1_n_0\
    );
\BTL_COUNTER_I_REG[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => BRS_EN_BTR,
      I1 => \^brs_en_btr_d1\,
      I2 => \^brsd_p_err_1tq_fd\,
      O => \BTL_COUNTER_I_REG[7]_i_11_n_0\
    );
\BTL_COUNTER_I_REG[7]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^btl_counter_i\(6),
      O => \BTL_COUNTER_I_REG[7]_i_14_n_0\
    );
\BTL_COUNTER_I_REG[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5955"
    )
        port map (
      I0 => \^btl_counter_i\(5),
      I1 => BTL_COUNTER_I15_carry_0(6),
      I2 => BRS_EN_BTR,
      I3 => dest_arst,
      O => \BTL_COUNTER_I_REG[7]_i_15_n_0\
    );
\BTL_COUNTER_I_REG[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5955"
    )
        port map (
      I0 => \^btl_counter_i\(4),
      I1 => BTL_COUNTER_I15_carry_0(5),
      I2 => BRS_EN_BTR,
      I3 => dest_arst,
      O => \BTL_COUNTER_I_REG[7]_i_16_n_0\
    );
\BTL_COUNTER_I_REG[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5955"
    )
        port map (
      I0 => \^btl_counter_i\(3),
      I1 => BTL_COUNTER_I15_carry_0(4),
      I2 => BRS_EN_BTR,
      I3 => dest_arst,
      O => \BTL_COUNTER_I_REG[7]_i_17_n_0\
    );
\BTL_COUNTER_I_REG[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^rsync_occr_i\,
      I1 => CNTR_LT_NTMSJW_I,
      I2 => CNTR_GT_SAMP_I,
      I3 => \BTL_COUNTER_I_REG[8]_i_17_n_0\,
      O => \BTL_COUNTER_I_REG[7]_i_2_n_0\
    );
\BTL_COUNTER_I_REG[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_15_n_0\,
      I1 => data0(7),
      O => \BTL_COUNTER_I_REG[7]_i_4_n_0\
    );
\BTL_COUNTER_I_REG[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777777777FFFFF7F"
    )
        port map (
      I0 => \^btl_counter_i\(4),
      I1 => \BTL_COUNTER_I_REG[5]_i_4_n_0\,
      I2 => \BTL_COUNTER_I_REG[7]_i_11_n_0\,
      I3 => BTL_COUNTER_I16_carry_0(4),
      I4 => \BTL_COUNTER_I_REG_reg[7]_0\,
      I5 => \BTL_COUNTER_I_REG_reg[7]_1\,
      O => \BTL_COUNTER_I_REG[7]_i_5_n_0\
    );
\BTL_COUNTER_I_REG[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^btl_counter_i\(6),
      I1 => \BTL_COUNTER_I_REG_reg[7]_i_3_3\,
      O => \BTL_COUNTER_I_REG[7]_i_6_n_0\
    );
\BTL_COUNTER_I_REG[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^btl_counter_i\(5),
      I1 => \BTL_COUNTER_I_REG_reg[7]_i_3_2\,
      O => \BTL_COUNTER_I_REG[7]_i_7_n_0\
    );
\BTL_COUNTER_I_REG[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^btl_counter_i\(4),
      I1 => \BTL_COUNTER_I_REG_reg[7]_i_3_1\,
      O => \BTL_COUNTER_I_REG[7]_i_8_n_0\
    );
\BTL_COUNTER_I_REG[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^btl_counter_i\(3),
      I1 => \BTL_COUNTER_I_REG_reg[7]_i_3_0\,
      O => \BTL_COUNTER_I_REG[7]_i_9_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFD5555DDDD5555"
    )
        port map (
      I0 => dest_arst,
      I1 => BTL_COUNTER_I1114_out,
      I2 => \BTL_COUNTER_I_REG[8]_i_4_n_0\,
      I3 => \BTL_COUNTER_I11__1\,
      I4 => BTL_TRNSMT_EN_FD1_reg_1,
      I5 => \BTL_COUNTER_I_REG[8]_i_6_n_0\,
      O => BTL_COUNTER_I_REG(8)
    );
\BTL_COUNTER_I_REG[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003010303030303"
    )
        port map (
      I0 => CNTR_EQ_NTMSJW_I,
      I1 => \^co\(0),
      I2 => \BTL_COUNTER_I_REG[8]_i_17_n_0\,
      I3 => \^rsync_occr_i\,
      I4 => CNTR_LT_NTMSJW_I,
      I5 => CNTR_GT_SAMP_I,
      O => \BTL_COUNTER_I_REG[8]_i_11_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \^bis_hsync_flg_i_reg_0\,
      I1 => D(0),
      I2 => \^can_phy_rx_d\,
      I3 => \BTL_COUNTER_I_REG[8]_i_3_0\,
      I4 => \^hsync_flg_i_reg_1\,
      O => \BTL_COUNTER_I_REG[8]_i_13_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^rsync_occr_i\,
      I1 => CNTR_GT_SAMP_I,
      I2 => CNTR_LEQ_SJW_I1,
      I3 => BTL_COUNTER_I1114_out,
      O => \BTL_COUNTER_I_REG[8]_i_15_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => BTL_COUNTER_I1114_out,
      I1 => CNTR_LEQ_SJW_I1,
      I2 => CNTR_GT_SAMP_I,
      I3 => \^rsync_occr_i\,
      O => \BTL_COUNTER_I_REG[8]_i_17_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^btl_counter_i\(7),
      O => \BTL_COUNTER_I_REG[8]_i_18_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF6900000F690"
    )
        port map (
      I0 => \^brs_en_btr_d1\,
      I1 => BRS_EN_BTR,
      I2 => \BTL_COUNTER_I_REG_reg_n_0_[8]\,
      I3 => BTL_COUNTER_I0(4),
      I4 => \^brsd_p_err_1tq_fd\,
      I5 => \BTL_COUNTER_I_REG_reg[8]_0\(4),
      O => \BTL_COUNTER_I_REG[8]_i_19_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFAAAAAEAAAAAA"
    )
        port map (
      I0 => \BTL_COUNTER_I_REG[8]_i_7_n_0\,
      I1 => \^btl_counter_i\(5),
      I2 => \BTL_COUNTER_I_REG[8]_i_9_n_0\,
      I3 => \^btl_counter_i\(6),
      I4 => \BTL_COUNTER_I_REG[8]_i_11_n_0\,
      I5 => \^btl_counter_i\(7),
      O => \BTL_COUNTER_I_REG[8]_i_2_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF080808C8"
    )
        port map (
      I0 => CNTR_LEQ_SJW_I1,
      I1 => \^rsync_occr_i\,
      I2 => CNTR_GT_SAMP_I,
      I3 => CNTR_EQ_NTMSJW_I,
      I4 => CNTR_LT_NTMSJW_I,
      I5 => \BTL_COUNTER_I_REG[8]_i_13_n_0\,
      O => BTL_COUNTER_I1114_out
    );
\BTL_COUNTER_I_REG[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^rsync_occr_i\,
      I1 => CNTR_EQ_NTMSJW_I,
      I2 => CNTR_GT_SAMP_I,
      I3 => \^co\(0),
      O => \BTL_COUNTER_I_REG[8]_i_4_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => CNTR_GT_SAMP_I,
      I1 => CNTR_LT_NTMSJW_I,
      I2 => \^rsync_occr_i\,
      O => \BTL_COUNTER_I11__1\
    );
\BTL_COUNTER_I_REG[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^rsync_occr_i\,
      I1 => CNTR_GT_SAMP_I,
      I2 => CNTR_LEQ_SJW_I1,
      O => \BTL_COUNTER_I_REG[8]_i_6_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F888"
    )
        port map (
      I0 => data0(8),
      I1 => \BTL_COUNTER_I_REG[8]_i_15_n_0\,
      I2 => data1(8),
      I3 => \BTL_COUNTER_I11__1\,
      I4 => \BTL_COUNTER_I_REG[8]_i_17_n_0\,
      O => \BTL_COUNTER_I_REG[8]_i_7_n_0\
    );
\BTL_COUNTER_I_REG[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^btl_counter_i\(2),
      I1 => \^btl_counter_i\(1),
      I2 => \^btl_counter_i\(0),
      I3 => \BTL_COUNTER_I_REG_reg[3]_0\(0),
      I4 => \^btl_counter_i\(3),
      I5 => \^btl_counter_i\(4),
      O => \BTL_COUNTER_I_REG[8]_i_9_n_0\
    );
\BTL_COUNTER_I_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG[0]_i_1_n_0\,
      Q => \BTL_COUNTER_I_REG_reg_n_0_[0]\,
      R => SYNC_RST_TL
    );
\BTL_COUNTER_I_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG[1]_i_1_n_0\,
      Q => \BTL_COUNTER_I_REG_reg_n_0_[1]\,
      R => BTL_COUNTER_I_REG(8)
    );
\BTL_COUNTER_I_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG[2]_i_1_n_0\,
      Q => \BTL_COUNTER_I_REG_reg_n_0_[2]\,
      R => BTL_COUNTER_I_REG(8)
    );
\BTL_COUNTER_I_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG[3]_i_1_n_0\,
      Q => \^btl_counter_i_reg_reg[6]_0\(0),
      R => BTL_COUNTER_I_REG(8)
    );
\BTL_COUNTER_I_REG_reg[3]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \BTL_COUNTER_I_REG_reg[3]_i_10_n_0\,
      CO(2) => \BTL_COUNTER_I_REG_reg[3]_i_10_n_1\,
      CO(1) => \BTL_COUNTER_I_REG_reg[3]_i_10_n_2\,
      CO(0) => \BTL_COUNTER_I_REG_reg[3]_i_10_n_3\,
      CYINIT => '1',
      DI(3) => \BTL_COUNTER_I_REG_reg[3]_0\(0),
      DI(2 downto 0) => \^btl_counter_i\(2 downto 0),
      O(3 downto 0) => data0(3 downto 0),
      S(3) => \BTL_COUNTER_I_REG[3]_i_12_n_0\,
      S(2) => \BTL_COUNTER_I_REG[3]_i_13_n_0\,
      S(1) => \BTL_COUNTER_I_REG[3]_i_14_n_0\,
      S(0) => \BTL_COUNTER_I_REG[3]_i_15_n_0\
    );
\BTL_COUNTER_I_REG_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \BTL_COUNTER_I_REG_reg[3]_i_2_n_0\,
      CO(2) => \BTL_COUNTER_I_REG_reg[3]_i_2_n_1\,
      CO(1) => \BTL_COUNTER_I_REG_reg[3]_i_2_n_2\,
      CO(0) => \BTL_COUNTER_I_REG_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \BTL_COUNTER_I_REG_reg[3]_0\(0),
      DI(2 downto 0) => \^btl_counter_i\(2 downto 0),
      O(3 downto 0) => data1(3 downto 0),
      S(3) => \BTL_COUNTER_I_REG[3]_i_6_n_0\,
      S(2) => \BTL_COUNTER_I_REG[3]_i_7_n_0\,
      S(1) => \BTL_COUNTER_I_REG[3]_i_8_n_0\,
      S(0) => \BTL_COUNTER_I_REG[3]_i_9_n_0\
    );
\BTL_COUNTER_I_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG[4]_i_1_n_0\,
      Q => \BTL_COUNTER_I_REG_reg_n_0_[4]\,
      R => BTL_COUNTER_I_REG(8)
    );
\BTL_COUNTER_I_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG[5]_i_1_n_0\,
      Q => \BTL_COUNTER_I_REG_reg_n_0_[5]\,
      R => BTL_COUNTER_I_REG(8)
    );
\BTL_COUNTER_I_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG[6]_i_1_n_0\,
      Q => \^btl_counter_i_reg_reg[6]_0\(1),
      R => BTL_COUNTER_I_REG(8)
    );
\BTL_COUNTER_I_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG[7]_i_1_n_0\,
      Q => \BTL_COUNTER_I_REG_reg_n_0_[7]\,
      R => BTL_COUNTER_I_REG(8)
    );
\BTL_COUNTER_I_REG_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \BTL_COUNTER_I_REG_reg[3]_i_10_n_0\,
      CO(3) => \BTL_COUNTER_I_REG_reg[7]_i_10_n_0\,
      CO(2) => \BTL_COUNTER_I_REG_reg[7]_i_10_n_1\,
      CO(1) => \BTL_COUNTER_I_REG_reg[7]_i_10_n_2\,
      CO(0) => \BTL_COUNTER_I_REG_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^btl_counter_i\(6 downto 3),
      O(3 downto 0) => data0(7 downto 4),
      S(3) => \BTL_COUNTER_I_REG[7]_i_14_n_0\,
      S(2) => \BTL_COUNTER_I_REG[7]_i_15_n_0\,
      S(1) => \BTL_COUNTER_I_REG[7]_i_16_n_0\,
      S(0) => \BTL_COUNTER_I_REG[7]_i_17_n_0\
    );
\BTL_COUNTER_I_REG_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \BTL_COUNTER_I_REG_reg[3]_i_2_n_0\,
      CO(3) => \BTL_COUNTER_I_REG_reg[7]_i_3_n_0\,
      CO(2) => \BTL_COUNTER_I_REG_reg[7]_i_3_n_1\,
      CO(1) => \BTL_COUNTER_I_REG_reg[7]_i_3_n_2\,
      CO(0) => \BTL_COUNTER_I_REG_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^btl_counter_i\(6 downto 3),
      O(3 downto 0) => data1(7 downto 4),
      S(3) => \BTL_COUNTER_I_REG[7]_i_6_n_0\,
      S(2) => \BTL_COUNTER_I_REG[7]_i_7_n_0\,
      S(1) => \BTL_COUNTER_I_REG[7]_i_8_n_0\,
      S(0) => \BTL_COUNTER_I_REG[7]_i_9_n_0\
    );
\BTL_COUNTER_I_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => \BTL_COUNTER_I_REG[8]_i_2_n_0\,
      Q => \BTL_COUNTER_I_REG_reg_n_0_[8]\,
      R => BTL_COUNTER_I_REG(8)
    );
\BTL_COUNTER_I_REG_reg[8]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \BTL_COUNTER_I_REG_reg[7]_i_10_n_0\,
      CO(3 downto 0) => \NLW_BTL_COUNTER_I_REG_reg[8]_i_14_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_BTL_COUNTER_I_REG_reg[8]_i_14_O_UNCONNECTED\(3 downto 1),
      O(0) => data0(8),
      S(3 downto 1) => B"000",
      S(0) => \BTL_COUNTER_I_REG[8]_i_18_n_0\
    );
\BTL_COUNTER_I_REG_reg[8]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \BTL_COUNTER_I_REG_reg[7]_i_3_n_0\,
      CO(3 downto 0) => \NLW_BTL_COUNTER_I_REG_reg[8]_i_16_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_BTL_COUNTER_I_REG_reg[8]_i_16_O_UNCONNECTED\(3 downto 1),
      O(0) => data1(8),
      S(3 downto 1) => B"000",
      S(0) => \BTL_COUNTER_I_REG[8]_i_19_n_0\
    );
BTL_NTQ_I0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => BTL_NTQ_I0_carry_n_0,
      CO(2) => BTL_NTQ_I0_carry_n_1,
      CO(1) => BTL_NTQ_I0_carry_n_2,
      CO(0) => BTL_NTQ_I0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3 downto 0) => BTL_COUNTER_I17_carry_i_19(3 downto 0)
    );
\BTL_NTQ_I0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => BTL_NTQ_I0_carry_n_0,
      CO(3) => BRS_L_SP_FE_reg(0),
      CO(2) => \BTL_NTQ_I0_carry__0_n_1\,
      CO(1) => \BTL_NTQ_I0_carry__0_n_2\,
      CO(0) => \BTL_NTQ_I0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => BTL_COUNTER_I17_carry_i_14(3 downto 0),
      O(3 downto 0) => \^brs_l_sp_fe_reg_0\(3 downto 0),
      S(3 downto 0) => BTL_COUNTER_I17_carry_i_14_0(3 downto 0)
    );
BTL_RXBIT_I_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => BTL_RXBIT_I_reg_2,
      Q => \^btl_rxbit_i_reg_0\,
      S => SYNC_RST_TL
    );
\BTL_SAMP_EN_D1_X22_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_BTL_SAMP_EN_D1_X22_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => CNTR_EQ_SAMP_I,
      CO(1) => \BTL_SAMP_EN_D1_X22_inferred__0/i__carry_n_2\,
      CO(0) => \BTL_SAMP_EN_D1_X22_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_BTL_SAMP_EN_D1_X22_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry_i_1__4_n_0\,
      S(1) => BTL_SAMP_EN_D1_reg_2(0),
      S(0) => \i__carry_i_3__4_n_0\
    );
BTL_SAMP_EN_D1_X2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk_x2,
      CE => '1',
      D => \^rsync_occr_d_reg_0\(0),
      Q => BTL_SAMP_EN_D1_X2,
      R => SYNC_RST_TL
    );
BTL_SAMP_EN_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^rsync_occr_d_reg_0\(0),
      Q => \^e\(0),
      R => SYNC_RST_TL
    );
BTL_SAMP_EN_D2_X2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk_x2,
      CE => '1',
      D => BTL_SAMP_EN_D1_X2,
      Q => BTL_SAMP_EN_D2_X2,
      R => SYNC_RST_TL
    );
BTL_SAMP_EN_D2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^e\(0),
      Q => BTL_SAMP_EN_FD2,
      R => SYNC_RST_TL
    );
BTL_TRNSMT_EN_FD13_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => BTL_TRNSMT_EN_FD13_carry_i_3_0(0),
      CO(2) => BTL_TRNSMT_EN_FD13_carry_n_1,
      CO(1) => BTL_TRNSMT_EN_FD13_carry_n_2,
      CO(0) => BTL_TRNSMT_EN_FD13_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_BTL_TRNSMT_EN_FD13_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '1',
      S(2) => BTL_TRNSMT_EN_FD13_carry_i_1_n_0,
      S(1) => BTL_TRNSMT_EN_FD1_reg_2(0),
      S(0) => BTL_TRNSMT_EN_FD13_carry_i_3_n_0
    );
BTL_TRNSMT_EN_FD13_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^btl_counter_i\(5),
      I1 => BTL_COUNTER_I0(2),
      I2 => \^btl_counter_i\(6),
      I3 => BTL_COUNTER_I0(3),
      I4 => BTL_COUNTER_I0(4),
      I5 => \^btl_counter_i\(7),
      O => BTL_TRNSMT_EN_FD13_carry_i_1_n_0
    );
BTL_TRNSMT_EN_FD13_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8204001000108204"
    )
        port map (
      I0 => \^btl_counter_i\(0),
      I1 => \^btl_counter_i\(1),
      I2 => BTL_COUNTER_I16_carry_0(0),
      I3 => \BTL_COUNTER_I_REG_reg[0]_0\,
      I4 => BTL_COUNTER_I16_carry_0(1),
      I5 => \^btl_counter_i\(2),
      O => BTL_TRNSMT_EN_FD13_carry_i_3_n_0
    );
BTL_TRNSMT_EN_FD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => BTL_TRNSMT_EN_I1,
      Q => BTL_TRNSMT_EN_FD1,
      R => SYNC_RST_TL
    );
CANCEL_CONFIRMED_TL2OL_I_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => FIRST_FAST_TRANSMT_PT_FLG_reg,
      I1 => \^e\(0),
      I2 => \^rsync_occr_d_reg_0\(0),
      O => TXE_TXING_reg
    );
CAN_PHY_RX_D_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => D(0),
      Q => \^can_phy_rx_d\,
      S => SYNC_RST_TL
    );
CAN_PHY_TX_INT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFD55"
    )
        port map (
      I0 => dest_arst,
      I1 => \^bsp_txbit_fd_reg_1\,
      I2 => CAN_PHY_TX_INT_reg_0,
      I3 => \^can_phy_tx_pos_flop_x2\,
      I4 => CAN_PHY_TX_INT_reg_n_0,
      I5 => CAN_PHY_TX_INT_i_3_n_0,
      O => CAN_PHY_TX_INT_i_1_n_0
    );
CAN_PHY_TX_INT_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD1_reg_1,
      I1 => BTL_SAMP_EN_D1_X2,
      I2 => BTL_SAMP_EN_D2_X2,
      O => CAN_PHY_TX_INT_i_3_n_0
    );
CAN_PHY_TX_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk_x2,
      CE => '1',
      D => CAN_PHY_TX_INT_i_1_n_0,
      Q => CAN_PHY_TX_INT_reg_n_0,
      R => '0'
    );
CAN_PHY_TX_LP_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_15_n_0,
      I1 => CAN_PHY_TX_LP_i_10_0(0),
      I2 => CAN_PHY_TX_LP_i_10_0(1),
      I3 => CAN_PHY_TX_LP_i_10_0(2),
      O => \^ic_reg_f_brpr_cdc_tig_reg[7]\
    );
CAN_PHY_TX_LP_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_16_n_0,
      I1 => CAN_PHY_TX_LP_i_11_0(0),
      I2 => CAN_PHY_TX_LP_i_11_0(1),
      I3 => CAN_PHY_TX_LP_i_11_0(2),
      O => \^ic_reg_n_brpr_cdc_tig_reg[7]\
    );
CAN_PHY_TX_LP_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_10_0(7),
      I1 => CAN_PHY_TX_LP_i_10_0(6),
      I2 => CAN_PHY_TX_LP_i_10_0(4),
      I3 => CAN_PHY_TX_LP_i_10_0(3),
      O => CAN_PHY_TX_LP_i_15_n_0
    );
CAN_PHY_TX_LP_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_11_0(7),
      I1 => CAN_PHY_TX_LP_i_11_0(6),
      I2 => CAN_PHY_TX_LP_i_11_0(4),
      I3 => CAN_PHY_TX_LP_i_11_0(3),
      O => CAN_PHY_TX_LP_i_16_n_0
    );
CAN_PHY_TX_LP_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3300BF00"
    )
        port map (
      I0 => CAN_PHY_TX_LP_i_7_n_0,
      I1 => \IC_REG_BRPR_EQ__6\,
      I2 => CAN_PHY_TX_INT_reg_1,
      I3 => \^bsp_txbit_fd_reg_0\,
      I4 => \^btl_trnsmt_en_fd1_reg_0\,
      O => \^bsp_txbit_fd_reg_1\
    );
CAN_PHY_TX_LP_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22220A0000000A00"
    )
        port map (
      I0 => \^btl_trnsmt_en_fd1_reg_0\,
      I1 => CAN_PHY_TX_LP_i_10_0(5),
      I2 => CAN_PHY_TX_LP_i_11_0(5),
      I3 => \^ic_reg_n_brpr_cdc_tig_reg[7]\,
      I4 => BRS_EN_I,
      I5 => \^ic_reg_f_brpr_cdc_tig_reg[7]\,
      O => \CAN_PHY_TX_POS_FLOP_X2135_out__0\
    );
CAN_PHY_TX_LP_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \^rsync_flg_i_reg_0\,
      I1 => BTL_TRNSMT_EN_FD1_reg_1,
      I2 => \^btl_trnsmt_en_fd1_reg_0\,
      O => \^can_phy_tx_pos_flop_x2\
    );
CAN_PHY_TX_LP_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007757"
    )
        port map (
      I0 => CNTR_GT_2PSAMP_I,
      I1 => \^hsync_flg_i_reg_1\,
      I2 => \^rsync_occr_i\,
      I3 => CNTR_LT_NTMSJW_I,
      I4 => \^co\(0),
      O => CAN_PHY_TX_LP_i_7_n_0
    );
CAN_PHY_TX_LP_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => CAN_PHY_TX_LP_reg_1,
      Q => \^can_phy_tx_lp_reg_0\,
      S => SYNC_RST_TL
    );
\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_n_2\,
      CO(0) => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => tdc_n_27,
      S(1) => tdc_n_28,
      S(0) => tdc_n_29
    );
CAN_PHY_TX_POS_FLOP_X26_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CAN_PHY_TX_POS_FLOP_X26_carry_n_0,
      CO(2) => CAN_PHY_TX_POS_FLOP_X26_carry_n_1,
      CO(1) => CAN_PHY_TX_POS_FLOP_X26_carry_n_2,
      CO(0) => CAN_PHY_TX_POS_FLOP_X26_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \CAN_PHY_TX_POS_FLOP_X26_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_CAN_PHY_TX_POS_FLOP_X26_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \CAN_PHY_TX_POS_FLOP_X26_carry__0_1\(3 downto 0)
    );
\CAN_PHY_TX_POS_FLOP_X26_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => CAN_PHY_TX_POS_FLOP_X26_carry_n_0,
      CO(3 downto 1) => \NLW_CAN_PHY_TX_POS_FLOP_X26_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CNTR_GT_2PSAMP_I,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => CAN_PHY_TX_LP_i_7_0(0),
      O(3 downto 0) => \NLW_CAN_PHY_TX_POS_FLOP_X26_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => CAN_PHY_TX_LP_i_7_1(0)
    );
\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_0\,
      CO(2) => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_1\,
      CO(1) => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_2\,
      CO(0) => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => tdc_n_34,
      DI(2) => tdc_n_35,
      DI(1) => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_0\(0),
      DI(0) => tdc_n_36,
      O(3 downto 0) => \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => tdc_n_30,
      S(2) => tdc_n_31,
      S(1) => tdc_n_32,
      S(0) => tdc_n_33
    );
\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_0\,
      CO(3 downto 1) => \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CNTR_LT_NTMSJW_I,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tdc_n_26,
      O(3 downto 0) => \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => tdc_n_41
    );
\CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CNTR_EQ_SAMP2,
      CO(2) => \CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_1\,
      CO(1) => \CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_2\,
      CO(0) => \CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '1',
      S(2) => tdc_n_20,
      S(1 downto 0) => FAST_TRANSMT_PT_D1_i_3(1 downto 0)
    );
\CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \^i__carry_i_3__1\(0),
      CO(1) => \CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_n_2\,
      CO(0) => \CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => BTL_TRNSMT_EN_FD1_i_2_0(2 downto 0)
    );
\CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \^i__carry_i_3__2\(0),
      CO(1) => \CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_n_2\,
      CO(0) => \CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => BTL_TRNSMT_EN_FD1_i_2(2 downto 0)
    );
CAN_PHY_TX_POS_FLOP_X2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk_x2,
      CE => '1',
      D => CAN_PHY_TX_POS_FLOP_X2_reg_1,
      Q => CAN_PHY_TX_POS_FLOP_X2_reg_0,
      R => '0'
    );
CAN_PHY_TX_POS_FLOP_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => CAN_PHY_TX_POS_FLOP_reg_1,
      Q => CAN_PHY_TX_POS_FLOP_reg_0,
      R => '0'
    );
\EMU_REC_I[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^e\(0),
      I1 => \EMU_TEC_I_reg[7]\,
      I2 => dest_arst,
      O => SR(0)
    );
FBR_ERR_1TQ_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440404040404040"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD1_reg_1,
      I1 => dest_arst,
      I2 => \^fbr_err_1tq\,
      I3 => BRS_EN_BTR,
      I4 => \^e\(0),
      I5 => \BSP_ERROR_I__9\,
      O => FBR_ERR_1TQ_i_1_n_0
    );
FBR_ERR_1TQ_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => FBR_ERR_1TQ_i_1_n_0,
      Q => \^fbr_err_1tq\,
      R => '0'
    );
HSYNC_FLG_I_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => IFF5_EN_FS2,
      I1 => hsyn_occured_new_flag,
      I2 => \^e\(0),
      I3 => \^btl_rxbit_i_reg_0\,
      O => IC_REG_IFF5_EN_FS2_reg
    );
HSYNC_FLG_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => HSYNC_FLG_I_reg_2,
      Q => \^hsync_flg_i_reg_0\,
      R => SYNC_RST_TL
    );
HSYNC_OCCR_D_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => HSYNC_OCCR_D_reg_n_0,
      I1 => \^hsync_flg_i_reg_0\,
      I2 => D(0),
      I3 => \^btl_rxbit_i_reg_0\,
      I4 => CAN_PHY_TX_INT_reg_n_0,
      O => HSYNC_OCCR_D
    );
HSYNC_OCCR_D_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk_x2,
      CE => '1',
      D => HSYNC_OCCR_D,
      Q => HSYNC_OCCR_D_reg_n_0,
      R => SYNC_RST_TL
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^btl_rxbit_i_reg_0\,
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]\(0),
      O => BTL_RXBIT_I_reg_1(0)
    );
RSYNC_FLG_I_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD55"
    )
        port map (
      I0 => dest_arst,
      I1 => \^bis_hsync_flg_i_reg_0\,
      I2 => \^hsync_flg_i_reg_0\,
      I3 => BTL_TRNSMT_EN_FD1_reg_1,
      O => RSYNC_FLG_I_i_3_n_0
    );
RSYNC_FLG_I_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^co\(0),
      I1 => RSYNC_FLG_I,
      I2 => BTL_TRNSMT_EN_FD1_reg_1,
      O => RSYNC_FLG_I_i_6_n_0
    );
RSYNC_FLG_I_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => BTL_TRNSMT_EN_FD1_reg_1,
      I1 => CNTR_EQ_SAMP_I,
      I2 => RSYNC_OCCR_D_reg_n_0,
      I3 => hsyn_occured_new_flag_i_2_n_0,
      I4 => RSYNC_FLG_I,
      O => RSYNC_FLG_I_i_7_n_0
    );
RSYNC_FLG_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => tdc_n_6,
      Q => RSYNC_FLG_I,
      R => '0'
    );
RSYNC_OCCR_D_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => RSYNC_OCCR_D_reg_n_0,
      I1 => RSYNC_FLG_I,
      I2 => D(0),
      I3 => \^btl_rxbit_i_reg_0\,
      I4 => CAN_PHY_TX_INT_reg_n_0,
      O => RSYNC_OCCR_D
    );
RSYNC_OCCR_D_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk_x2,
      CE => '1',
      D => RSYNC_OCCR_D,
      Q => RSYNC_OCCR_D_reg_n_0,
      R => SYNC_RST_TL
    );
RXE_BTL_HSYNC_FD1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => BTL_TRNSMT_EN_FD1_reg_1,
      D => RXE_BTL_HSYNC_EN,
      Q => RXE_BTL_HSYNC_FD1,
      R => SYNC_RST_TL
    );
RXE_MSGVAL_FD1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^btl_rxbit_i_reg_0\,
      I1 => MATCH_RESULT_TO_BSP,
      I2 => RXE_MSGVAL_D1_I_reg,
      O => p_192_in
    );
\SM_REG_I[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \SM_REG_I[5]_i_2_n_0\,
      I1 => RSYNC_OCCR_D_reg_n_0,
      I2 => CNTR_EQ_SAMP_I,
      I3 => BTL_TRNSMT_EN_FD1_reg_1,
      I4 => HSYNC_OCCR_D_reg_n_0,
      I5 => HSYNC_OCCR,
      O => \^rsync_occr_d_reg_0\(0)
    );
\SM_REG_I[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5457000000000000"
    )
        port map (
      I0 => \^can_phy_tx_lp_reg_0\,
      I1 => MSR_LBACK_FS2,
      I2 => SSP_EN,
      I3 => CAN_PHY_RX_I,
      I4 => \SM_REG_I[5]_i_5_n_0\,
      I5 => RSYNC_FLG_I,
      O => \SM_REG_I[5]_i_2_n_0\
    );
\SM_REG_I[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5457000000000000"
    )
        port map (
      I0 => \^can_phy_tx_lp_reg_0\,
      I1 => MSR_LBACK_FS2,
      I2 => SSP_EN,
      I3 => CAN_PHY_RX_I,
      I4 => \SM_REG_I[5]_i_5_n_0\,
      I5 => \^hsync_flg_i_reg_0\,
      O => HSYNC_OCCR
    );
\SM_REG_I[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^btl_rxbit_i_reg_0\,
      I1 => CAN_PHY_TX_INT_reg_n_0,
      O => \SM_REG_I[5]_i_5_n_0\
    );
SSP_EN_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => SSP_EN,
      Q => SSP_EN_D1,
      R => SYNC_RST_TL
    );
TDC_TRIG_COND_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TDC_TRIG_COND,
      Q => TDC_TRIG_COND_D1,
      R => SYNC_RST_TL
    );
hsyn_occured_new_flag_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404040"
    )
        port map (
      I0 => \^e\(0),
      I1 => dest_arst,
      I2 => hsyn_occured_new_flag,
      I3 => hsyn_occured_new_flag_i_2_n_0,
      I4 => \^hsync_flg_i_reg_0\,
      O => hsyn_occured_new_flag_i_1_n_0
    );
hsyn_occured_new_flag_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000888888808"
    )
        port map (
      I0 => CAN_PHY_TX_INT_reg_n_0,
      I1 => \^btl_rxbit_i_reg_0\,
      I2 => CAN_PHY_RX_I,
      I3 => SSP_EN,
      I4 => MSR_LBACK_FS2,
      I5 => \^can_phy_tx_lp_reg_0\,
      O => hsyn_occured_new_flag_i_2_n_0
    );
hsyn_occured_new_flag_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => hsyn_occured_new_flag_i_1_n_0,
      Q => hsyn_occured_new_flag,
      R => '0'
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^btl_counter_i\(5),
      I1 => BTL_COUNTER_I16_carry_0(4),
      I2 => \^btl_counter_i\(6),
      I3 => BTL_COUNTER_I16_carry_0(5),
      I4 => \BTL_SAMP_I__0\(0),
      I5 => \^btl_counter_i\(7),
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \^btl_counter_i\(1),
      I1 => BTL_COUNTER_I16_carry_0(0),
      I2 => \BTL_COUNTER_I_REG_reg[0]_0\,
      I3 => \^btl_counter_i\(0),
      I4 => BTL_COUNTER_I16_carry_0(1),
      I5 => \^btl_counter_i\(2),
      O => \i__carry_i_3__4_n_0\
    );
tdc: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_tdc
     port map (
      BRS_EN_BTR => BRS_EN_BTR,
      BRS_EN_BTR_D1_reg => \^btl_counter_i\(7),
      BRS_EN_BTR_D1_reg_0(0) => tdc_n_26,
      BRS_EN_BTR_D1_reg_1(0) => tdc_n_41,
      BTL_COUNTER_I0(4 downto 0) => BTL_COUNTER_I0(4 downto 0),
      \BTL_COUNTER_I1__0\ => \BTL_COUNTER_I1__0\,
      \BTL_COUNTER_I_REG_reg[0]\ => \^brs_en_btr_d1\,
      \BTL_COUNTER_I_REG_reg[0]_0\ => \^brsd_p_err_1tq_fd\,
      \BTL_COUNTER_I_REG_reg[0]_1\ => \BTL_COUNTER_I_REG_reg[0]_0\,
      \BTL_COUNTER_I_REG_reg[2]\(2 downto 0) => \^btl_counter_i\(2 downto 0),
      \BTL_COUNTER_I_REG_reg[2]_0\(1 downto 0) => BTL_COUNTER_I16_carry_0(1 downto 0),
      \BTL_COUNTER_I_REG_reg[7]\(3) => tdc_n_30,
      \BTL_COUNTER_I_REG_reg[7]\(2) => tdc_n_31,
      \BTL_COUNTER_I_REG_reg[7]\(1) => tdc_n_32,
      \BTL_COUNTER_I_REG_reg[7]\(0) => tdc_n_33,
      \BTL_COUNTER_I_REG_reg[7]_0\(2) => tdc_n_34,
      \BTL_COUNTER_I_REG_reg[7]_0\(1) => tdc_n_35,
      \BTL_COUNTER_I_REG_reg[7]_0\(0) => tdc_n_36,
      \BTL_COUNTER_I_REG_reg[8]\(4 downto 0) => \BTL_COUNTER_I_REG_reg[8]_0\(4 downto 0),
      \BTL_COUNTER_I_REG_reg[8]_0\(7) => \BTL_COUNTER_I_REG_reg_n_0_[8]\,
      \BTL_COUNTER_I_REG_reg[8]_0\(6) => \BTL_COUNTER_I_REG_reg_n_0_[7]\,
      \BTL_COUNTER_I_REG_reg[8]_0\(5) => \^btl_counter_i_reg_reg[6]_0\(1),
      \BTL_COUNTER_I_REG_reg[8]_0\(4) => \BTL_COUNTER_I_REG_reg_n_0_[5]\,
      \BTL_COUNTER_I_REG_reg[8]_0\(3) => \BTL_COUNTER_I_REG_reg_n_0_[4]\,
      \BTL_COUNTER_I_REG_reg[8]_0\(2) => \BTL_COUNTER_I_REG_reg_n_0_[2]\,
      \BTL_COUNTER_I_REG_reg[8]_0\(1) => \BTL_COUNTER_I_REG_reg_n_0_[1]\,
      \BTL_COUNTER_I_REG_reg[8]_0\(0) => \BTL_COUNTER_I_REG_reg_n_0_[0]\,
      BTL_TRNSMT_EN_FD1 => BTL_TRNSMT_EN_FD1,
      BTL_TRNSMT_EN_FD1_i_2 => RSYNC_OCCR_D_reg_n_0,
      BTL_TRNSMT_EN_FD1_reg => \^btl_trnsmt_en_fd1_reg_0\,
      CAN_PHY_RX_I_NEG_FLOP => CAN_PHY_RX_I_NEG_FLOP,
      \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry\(3 downto 0) => \^brs_l_sp_fe_reg_0\(3 downto 0),
      \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0\(0) => \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0\(0),
      \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry\(1 downto 0) => \^arststages_ff_reg[1]\(1 downto 0),
      \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_0\(0) => \BTL_COUNTER_I_REG_reg[3]_0\(0),
      CAN_PHY_TX_POS_FLOP_X27(6 downto 2) => CAN_PHY_TX_POS_FLOP_X27(8 downto 4),
      CAN_PHY_TX_POS_FLOP_X27(1 downto 0) => CAN_PHY_TX_POS_FLOP_X27(1 downto 0),
      CO(0) => CNTR_GT_2PSAMP_I,
      D(0) => D(0),
      DI(3 downto 0) => \^btl_counter_i\(6 downto 3),
      ERR_TXBERR_I_FD_SSP_EN_1_reg_0 => ERR_TXBERR_I_FD_SSP_EN_1_reg,
      ERR_TXBERR_I_FD_SSP_EN_1_reg_1 => ERR_TXBERR_I_FD_SSP_EN_1_reg_0,
      FAST_TRANSMT_PT => FAST_TRANSMT_PT,
      FAST_TRANSMT_PT_D1_i_3_0(0) => \^i__carry_i_3__1\(0),
      FAST_TRANSMT_PT_D1_i_3_1(0) => \^i__carry_i_3__2\(0),
      FAST_TRANSMT_PT_D1_reg_0(0) => CNTR_LT_NTMSJW_I,
      FAST_TRANSMT_PT_D1_reg_1(0) => \^co\(0),
      FAST_TRANSMT_PT_D1_reg_2(0) => CNTR_EQ_SAMP2,
      FAST_TRANSMT_PT_D1_reg_3 => FAST_TRANSMT_PT_D1_reg,
      FIRST_FAST_TRANSMT_PT_FLG_reg_0 => FIRST_FAST_TRANSMT_PT_FLG_reg,
      HSYNC_FLG_I_reg => \^hsync_flg_i_reg_1\,
      HSYNC_FLG_I_reg_0 => CAN_PHY_TX_INT_reg_n_0,
      HSYNC_FLG_I_reg_1 => \^btl_rxbit_i_reg_0\,
      HSYNC_FLG_I_reg_2 => \^hsync_flg_i_reg_0\,
      HSYNC_FLG_I_reg_3 => HSYNC_OCCR_D_reg_n_0,
      \MEM_reg[0]_0\ => \^can_phy_tx_lp_reg_0\,
      \MEM_reg[3]_0\ => \MEM_reg[3]\,
      O(3 downto 0) => \^o\(3 downto 0),
      \PIPELINED_BITS_reg[0]_0\ => \PIPELINED_BITS_reg[0]\,
      \PIPELINED_BITS_reg[0]_1\ => \PIPELINED_BITS_reg[0]_0\,
      \PIPELINED_BITS_reg[1]_0\ => \PIPELINED_BITS_reg[1]\,
      Q(6 downto 0) => \TDC_COUNTER_reg[6]\(6 downto 0),
      \RD_PTR_reg[1]_0\ => \RD_PTR_reg[1]\,
      RSYNC_FLG_I => RSYNC_FLG_I,
      RSYNC_FLG_I_reg => tdc_n_6,
      RSYNC_FLG_I_reg_0 => \^rsync_occr_i\,
      RSYNC_FLG_I_reg_1 => \^rsync_flg_i_reg_0\,
      RSYNC_FLG_I_reg_2 => RSYNC_FLG_I_i_3_n_0,
      RSYNC_FLG_I_reg_3 => RSYNC_FLG_I_reg_1,
      RSYNC_FLG_I_reg_4 => RSYNC_FLG_I_reg_2,
      RSYNC_FLG_I_reg_5 => RSYNC_FLG_I_i_6_n_0,
      RSYNC_FLG_I_reg_6 => RSYNC_FLG_I_i_7_n_0,
      S(0) => tdc_n_20,
      SSP_BTL_TXBIT_I => SSP_BTL_TXBIT_I,
      SSP_BTL_TXBIT_I_reg_0 => SSP_BTL_TXBIT_I_reg,
      SSP_EN => SSP_EN,
      SSP_EN_D1 => SSP_EN_D1,
      SSP_RCVD_RXBIT => SSP_RCVD_RXBIT,
      SSP_RCVD_RXBIT_reg_0 => SSP_RCVD_RXBIT_reg,
      SYNC_RST_TL => SYNC_RST_TL,
      \TDC_COUNTER_reg[0]_0\ => \TDC_COUNTER_reg[0]\,
      \TDC_COUNTER_reg[0]_1\ => \TDC_COUNTER_reg[0]_0\,
      \TDC_COUNTER_reg[6]_0\(5 downto 0) => \TDC_COUNTER_reg[6]_0\(5 downto 0),
      \TDC_COUNTER_reg[6]_1\(0) => \TDC_COUNTER_reg[6]_1\(0),
      TDC_SSP_SAMP_PT_D1 => TDC_SSP_SAMP_PT_D1,
      TDC_SSP_SAMP_PT_reg_0 => TDC_SSP_SAMP_PT_reg,
      TDC_TRIG_COND_D1 => TDC_TRIG_COND_D1,
      TXING_BRS_EN_BTR_D1 => TXING_BRS_EN_BTR_D1,
      TXING_BRS_EN_BTR_D1_reg_0 => TXING_BRS_EN_BTR_D1_reg,
      \WR_PTR_reg[1]_0\ => \^e\(0),
      \arststages_ff_reg[1]\(2) => tdc_n_27,
      \arststages_ff_reg[1]\(1) => tdc_n_28,
      \arststages_ff_reg[1]\(0) => tdc_n_29,
      can_clk => can_clk,
      dest_arst => dest_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_om is
  port (
    SM_FLAG_I : out STD_LOGIC;
    SM_FLAG_I_FSB : out STD_LOGIC;
    EMU_CTR_FLG_I_reg_0 : out STD_LOGIC;
    IC_SYNC_ECR_WEN : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EMU_REC_I_reg[7]_0\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    \BSP_TXBIT_I1262_out__0\ : out STD_LOGIC;
    SM_STUFFBIT_PD : out STD_LOGIC;
    \EMU_TEC_I_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SM_STUFFERR : out STD_LOGIC;
    \SM_STUFFBIT_I__11\ : out STD_LOGIC;
    BTL_SAMP_EN_D1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    SM_FLAG_I_FSB_reg_0 : out STD_LOGIC;
    SM_FLAG_I_FSB_reg_1 : out STD_LOGIC;
    IC_REG_MSR_DPEE_FS2_reg : out STD_LOGIC;
    \SM_REG_I_reg[1]_0\ : out STD_LOGIC;
    SM_FLAG_I_FSB_reg_2 : out STD_LOGIC;
    SM_FLAG_I_FSB_reg_3 : out STD_LOGIC;
    SM_FLAG_I_FSB_reg_4 : out STD_LOGIC;
    \SM_REG_I_reg[0]_0\ : out STD_LOGIC;
    \CRC_CRCWORD_I1_reg[5]_0\ : out STD_LOGIC;
    \CRC_CRCWORD_I1_reg[14]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[3]_0\ : out STD_LOGIC;
    \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    BSP_TXBIT_I02_in : out STD_LOGIC;
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[7]_0\ : out STD_LOGIC;
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[11]_0\ : out STD_LOGIC;
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_0\ : out STD_LOGIC;
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\ : out STD_LOGIC;
    \SM_REG_I_reg[1]_1\ : out STD_LOGIC;
    \EMU_REC_I_reg[7]_1\ : out STD_LOGIC;
    EMU_ERRWRN : out STD_LOGIC;
    EMU_STAT1 : out STD_LOGIC;
    \EMU_TEC_I_reg[3]_0\ : out STD_LOGIC;
    EMU_REC_ERRACT : out STD_LOGIC;
    \EMU_OL_ECR_I_reg[0]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \syncstages_ff_reg[0]\ : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    \EMU_OL_ECR_I_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SM_FLAG_I_reg_0 : in STD_LOGIC;
    SM_FLAG_I_FSB_reg_5 : in STD_LOGIC;
    EMU_OL_ECR_WEN_I_reg_0 : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_39 : in STD_LOGIC;
    EMU_REC_I20_carry_0 : in STD_LOGIC;
    \EMU_REC_I1117_out__0\ : in STD_LOGIC;
    RXE_REC_DEC1 : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_39_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_arst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    EMU_CTR_EVENT_I : in STD_LOGIC;
    TXE_TEC_DEC1 : in STD_LOGIC;
    \EMU_OL_ECR_I_reg[12]_0\ : in STD_LOGIC;
    RXE_CRC_EN : in STD_LOGIC;
    \RXE_DLC_I_reg[3]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    MSR_DPEE_FS2 : in STD_LOGIC;
    CAN_PHY_TX_LP_i_17 : in STD_LOGIC;
    p_1_in146_in : in STD_LOGIC;
    BSP_IC_FRM_ERROR_I_i_4 : in STD_LOGIC;
    BSP_IC_FRM_ERROR_I_i_4_0 : in STD_LOGIC;
    \state[1]_i_9\ : in STD_LOGIC;
    \state[1]_i_9_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state[1]_i_9_1\ : in STD_LOGIC;
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\ : in STD_LOGIC;
    BSP_IC_F_FRM_ERROR_I_reg : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_33 : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_33_0 : in STD_LOGIC;
    TXE_TX_REN_I_CFD_D1_i_33_1 : in STD_LOGIC;
    MSR_SNOOP_FS2 : in STD_LOGIC;
    \PREV_COUNTER_I_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNTER_I_reg[1]_0\ : in STD_LOGIC;
    CRC_CRCWORD_I1 : in STD_LOGIC;
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EMU_OL_ECR_I_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_om;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_om is
  signal COUNTER_I : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \COUNTER_I[0]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_I[1]_i_1_n_0\ : STD_LOGIC;
  signal CRC17_CRCWORD : STD_LOGIC_VECTOR ( 2 to 16 );
  signal CRC17_FD_CRCWORD_I : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal CRC17_FD_CRCWORD_I10 : STD_LOGIC;
  signal CRC21_CRCWORD : STD_LOGIC_VECTOR ( 6 to 20 );
  signal CRC21_FD_CRCWORD_I : STD_LOGIC_VECTOR ( 20 downto 3 );
  signal CRC_CRCWORD : STD_LOGIC_VECTOR ( 8 to 11 );
  signal CRC_CRCWORD_I : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal CRC_CRCWORD_I10 : STD_LOGIC;
  signal \CRC_CRCWORD_I1[14]_i_2_n_0\ : STD_LOGIC;
  signal \CRC_CRCWORD_I1[14]_i_6_n_0\ : STD_LOGIC;
  signal \CRC_CRCWORD_I1[14]_i_7_n_0\ : STD_LOGIC;
  signal \^crc_crcword_i1_reg[14]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal EMU_CTR_FLG_I_i_1_n_0 : STD_LOGIC;
  signal \^emu_ctr_flg_i_reg_0\ : STD_LOGIC;
  signal \EMU_OL_ECR_I[15]_i_1_n_0\ : STD_LOGIC;
  signal \EMU_OL_ECR_I[15]_i_2_n_0\ : STD_LOGIC;
  signal EMU_OL_ECR_WEN_I0 : STD_LOGIC;
  signal EMU_REC_I2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal EMU_REC_I20 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \EMU_REC_I20_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \EMU_REC_I20_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \EMU_REC_I20_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \EMU_REC_I20_carry__0_n_1\ : STD_LOGIC;
  signal \EMU_REC_I20_carry__0_n_2\ : STD_LOGIC;
  signal \EMU_REC_I20_carry__0_n_3\ : STD_LOGIC;
  signal EMU_REC_I20_carry_i_1_n_0 : STD_LOGIC;
  signal EMU_REC_I20_carry_i_2_n_0 : STD_LOGIC;
  signal EMU_REC_I20_carry_i_3_n_0 : STD_LOGIC;
  signal EMU_REC_I20_carry_i_4_n_0 : STD_LOGIC;
  signal EMU_REC_I20_carry_n_0 : STD_LOGIC;
  signal EMU_REC_I20_carry_n_1 : STD_LOGIC;
  signal EMU_REC_I20_carry_n_2 : STD_LOGIC;
  signal EMU_REC_I20_carry_n_3 : STD_LOGIC;
  signal \^emu_rec_i_reg[7]_0\ : STD_LOGIC;
  signal \EMU_REC_I_reg_n_0_[0]\ : STD_LOGIC;
  signal \EMU_REC_I_reg_n_0_[1]\ : STD_LOGIC;
  signal \EMU_REC_I_reg_n_0_[2]\ : STD_LOGIC;
  signal \EMU_REC_I_reg_n_0_[3]\ : STD_LOGIC;
  signal \EMU_REC_I_reg_n_0_[4]\ : STD_LOGIC;
  signal \EMU_REC_I_reg_n_0_[5]\ : STD_LOGIC;
  signal \EMU_REC_I_reg_n_0_[6]\ : STD_LOGIC;
  signal \^emu_stat1\ : STD_LOGIC;
  signal EMU_TEC_I2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal EMU_TEC_I2_0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \EMU_TEC_I2__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry__0_n_1\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry__0_n_2\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry__0_n_3\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry_n_1\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry_n_2\ : STD_LOGIC;
  signal \EMU_TEC_I2__0_carry_n_3\ : STD_LOGIC;
  signal \EMU_TEC_I2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \EMU_TEC_I2_carry__0_n_1\ : STD_LOGIC;
  signal \EMU_TEC_I2_carry__0_n_2\ : STD_LOGIC;
  signal \EMU_TEC_I2_carry__0_n_3\ : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_1_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_2_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_3_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_4_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_i_6_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_n_0 : STD_LOGIC;
  signal EMU_TEC_I2_carry_n_1 : STD_LOGIC;
  signal EMU_TEC_I2_carry_n_2 : STD_LOGIC;
  signal EMU_TEC_I2_carry_n_3 : STD_LOGIC;
  signal EMU_TEC_I_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^emu_tec_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal EMU_WR_ACK_FS2 : STD_LOGIC;
  signal EMU_WR_ACK_FS3 : STD_LOGIC;
  signal IC_SYNC_SR_ERRWRN_i_2_n_0 : STD_LOGIC;
  signal IC_SYNC_SR_ERRWRN_i_3_n_0 : STD_LOGIC;
  signal IC_SYNC_SR_ERRWRN_i_4_n_0 : STD_LOGIC;
  signal \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\ : STD_LOGIC;
  signal \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ISO_CRC.SBC0\ : STD_LOGIC;
  signal \ISO_CRC.SBC[0]_i_1_n_0\ : STD_LOGIC;
  signal \ISO_CRC.SBC[1]_i_1_n_0\ : STD_LOGIC;
  signal \ISO_CRC.SBC[2]_i_1_n_0\ : STD_LOGIC;
  signal \ISO_CRC.SBC_SEQ_CMB0\ : STD_LOGIC;
  signal \ISO_CRC.SBC_SEQ_CMB01_out\ : STD_LOGIC;
  signal \ISO_CRC.SBC_reg_n_0_[1]\ : STD_LOGIC;
  signal PREV_COUNTER_I : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SBC_SEQ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^sm_flag_i\ : STD_LOGIC;
  signal \^sm_flag_i_fsb\ : STD_LOGIC;
  signal \^sm_flag_i_fsb_reg_0\ : STD_LOGIC;
  signal \^sm_reg_i_reg[1]_0\ : STD_LOGIC;
  signal \SM_REG_I_reg_n_0_[0]\ : STD_LOGIC;
  signal \SM_REG_I_reg_n_0_[2]\ : STD_LOGIC;
  signal \SM_REG_I_reg_n_0_[3]\ : STD_LOGIC;
  signal \SM_REG_I_reg_n_0_[4]\ : STD_LOGIC;
  signal \SM_REG_I_reg_n_0_[5]\ : STD_LOGIC;
  signal \^sm_stuffbit_i__11\ : STD_LOGIC;
  signal SM_STUFFBIT_PD1_i_2_n_0 : STD_LOGIC;
  signal TXE_TXING_i_8_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_34_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_71_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_72_n_0 : STD_LOGIC;
  signal TXE_TX_REN_I_CFD_D1_i_73_n_0 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_16_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in0_in : STD_LOGIC;
  signal \NLW_EMU_REC_I20_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_EMU_TEC_I2__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_EMU_TEC_I2__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_EMU_TEC_I2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of BSP_IC_FRM_ERROR_I_i_2 : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of BSP_IC_STUFF_ERROR_I_i_2 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \COUNTER_I[1]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[10]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[14]_i_3\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[14]_i_4\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[14]_i_6\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[14]_i_7\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[3]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[4]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[7]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \CRC_CRCWORD_I1[8]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \EMU_REC_I[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \EMU_REC_I[1]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \EMU_REC_I[2]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \EMU_REC_I[3]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \EMU_REC_I[4]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \EMU_REC_I[5]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \EMU_REC_I[6]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \EMU_REC_I[7]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of IC_SYNC_SR_ERRWRN_i_3 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of IC_SYNC_SR_ERRWRN_i_4 : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \IC_SYNC_SR_ESTAT[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[11]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[13]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[14]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_3\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[1]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[3]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[4]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC17_FD_CRCWORD_I1[6]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC21_FD_CRCWORD_I1[11]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC21_FD_CRCWORD_I1[13]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC21_FD_CRCWORD_I1[20]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC21_FD_CRCWORD_I1[3]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC21_FD_CRCWORD_I1[4]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \ISO_CRC.CRC21_FD_CRCWORD_I1[7]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \ISO_CRC.SBC[0]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \ISO_CRC.SBC[0]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \ISO_CRC.SBC[1]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \ISO_CRC.SBC_SEQ_REG[1]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \ISO_CRC.SBC_SEQ_REG[2]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \RXE_DLC_I[3]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \RXE_DLC_I[3]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of TXE_PASSTX_I_i_2 : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of TXE_TXING_i_4 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of TXE_TXING_i_8 : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of TXE_TX_REN_I_CFD_D1_i_34 : label is "soft_lutpair260";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.EMU_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.EMU_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.EMU_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.EMU_2C_CDC_TO\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \XPM_CDC_MODULES.EMU_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \XPM_CDC_MODULES.EMU_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \XPM_CDC_MODULES.EMU_2C_CDC_TO\ : label is "TRUE";
  attribute SOFT_HLUTNM of \state[2]_i_22\ : label is "soft_lutpair274";
begin
  \CRC_CRCWORD_I1_reg[14]_0\(10 downto 0) <= \^crc_crcword_i1_reg[14]_0\(10 downto 0);
  EMU_CTR_FLG_I_reg_0 <= \^emu_ctr_flg_i_reg_0\;
  \EMU_REC_I_reg[7]_0\ <= \^emu_rec_i_reg[7]_0\;
  EMU_STAT1 <= \^emu_stat1\;
  \EMU_TEC_I_reg[7]_0\(0) <= \^emu_tec_i_reg[7]_0\(0);
  \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0\(5 downto 0) <= \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(5 downto 0);
  \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0\(5 downto 0) <= \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(5 downto 0);
  Q(0) <= \^q\(0);
  SM_FLAG_I <= \^sm_flag_i\;
  SM_FLAG_I_FSB <= \^sm_flag_i_fsb\;
  SM_FLAG_I_FSB_reg_0 <= \^sm_flag_i_fsb_reg_0\;
  \SM_REG_I_reg[1]_0\ <= \^sm_reg_i_reg[1]_0\;
  \SM_STUFFBIT_I__11\ <= \^sm_stuffbit_i__11\;
BRSD_P_ERR_1TQ_FD_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD1000000"
    )
        port map (
      I0 => \^sm_stuffbit_i__11\,
      I1 => \^sm_flag_i_fsb\,
      I2 => \^sm_reg_i_reg[1]_0\,
      I3 => p_1_in146_in,
      I4 => BSP_IC_FRM_ERROR_I_i_4,
      I5 => BSP_IC_FRM_ERROR_I_i_4_0,
      O => SM_FLAG_I_FSB_reg_3
    );
BRSD_P_ERR_1TQ_FD_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => p_16_in,
      I1 => p_1_in,
      I2 => \SM_REG_I_reg_n_0_[0]\,
      O => \SM_REG_I_reg[1]_1\
    );
BSP_CRCERR_I_CAN_FLG_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF2EFFFF"
    )
        port map (
      I0 => \^sm_stuffbit_i__11\,
      I1 => \^sm_flag_i_fsb\,
      I2 => \^sm_reg_i_reg[1]_0\,
      I3 => \state[1]_i_9\,
      I4 => \state[1]_i_9_0\(2),
      I5 => \state[1]_i_9_1\,
      O => SM_FLAG_I_FSB_reg_4
    );
BSP_CRCERR_I_CAN_FLG_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => CRC_CRCWORD(9),
      I1 => CRC_CRCWORD(11),
      I2 => CRC_CRCWORD(8),
      I3 => \state[1]_i_9_0\(1),
      I4 => \state[1]_i_9_0\(0),
      I5 => CRC_CRCWORD(10),
      O => \CRC_CRCWORD_I1_reg[5]_0\
    );
BSP_IC_FRM_ERROR_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => \SM_REG_I_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => p_16_in,
      I3 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      I4 => BSP_IC_F_FRM_ERROR_I_reg,
      O => \SM_REG_I_reg[0]_0\
    );
BSP_IC_STUFF_ERROR_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"83008000"
    )
        port map (
      I0 => \CRC_CRCWORD_I1[14]_i_6_n_0\,
      I1 => p_1_in,
      I2 => \SM_REG_I_reg_n_0_[0]\,
      I3 => \^sm_flag_i\,
      I4 => \CRC_CRCWORD_I1[14]_i_7_n_0\,
      O => SM_STUFFERR
    );
CAN_PHY_TX_LP_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A20200000000"
    )
        port map (
      I0 => MSR_DPEE_FS2,
      I1 => \^sm_stuffbit_i__11\,
      I2 => \^sm_flag_i_fsb\,
      I3 => \^sm_reg_i_reg[1]_0\,
      I4 => TXE_TX_REN_I_CFD_D1_i_39,
      I5 => CAN_PHY_TX_LP_i_17,
      O => IC_REG_MSR_DPEE_FS2_reg
    );
\COUNTER_I[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6AAA"
    )
        port map (
      I0 => COUNTER_I(0),
      I1 => \^sm_flag_i_fsb\,
      I2 => \^sm_reg_i_reg[1]_0\,
      I3 => \PREV_COUNTER_I_reg[0]_0\(0),
      I4 => \COUNTER_I_reg[1]_0\,
      O => \COUNTER_I[0]_i_1_n_0\
    );
\COUNTER_I[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6AAAAAAA"
    )
        port map (
      I0 => COUNTER_I(1),
      I1 => \PREV_COUNTER_I_reg[0]_0\(0),
      I2 => \^sm_reg_i_reg[1]_0\,
      I3 => \^sm_flag_i_fsb\,
      I4 => COUNTER_I(0),
      I5 => \COUNTER_I_reg[1]_0\,
      O => \COUNTER_I[1]_i_1_n_0\
    );
\COUNTER_I[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => p_1_in,
      I1 => \SM_REG_I_reg_n_0_[0]\,
      I2 => p_16_in,
      O => \^sm_reg_i_reg[1]_0\
    );
\COUNTER_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \COUNTER_I[0]_i_1_n_0\,
      Q => COUNTER_I(0),
      R => '0'
    );
\COUNTER_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \COUNTER_I[1]_i_1_n_0\,
      Q => COUNTER_I(1),
      R => '0'
    );
\CRC_CRCWORD_I1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^crc_crcword_i1_reg[14]_0\(10),
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      O => CRC_CRCWORD_I10
    );
\CRC_CRCWORD_I1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^crc_crcword_i1_reg[14]_0\(5),
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      I2 => \^crc_crcword_i1_reg[14]_0\(10),
      O => CRC_CRCWORD_I(10)
    );
\CRC_CRCWORD_I1[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sm_stuffbit_i__11\,
      I1 => E(0),
      I2 => RXE_CRC_EN,
      O => \CRC_CRCWORD_I1[14]_i_2_n_0\
    );
\CRC_CRCWORD_I1[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^crc_crcword_i1_reg[14]_0\(9),
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      I2 => \^crc_crcword_i1_reg[14]_0\(10),
      O => CRC_CRCWORD_I(14)
    );
\CRC_CRCWORD_I1[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"38000800"
    )
        port map (
      I0 => \CRC_CRCWORD_I1[14]_i_6_n_0\,
      I1 => p_1_in,
      I2 => \SM_REG_I_reg_n_0_[0]\,
      I3 => \^sm_flag_i\,
      I4 => \CRC_CRCWORD_I1[14]_i_7_n_0\,
      O => \^sm_stuffbit_i__11\
    );
\CRC_CRCWORD_I1[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \SM_REG_I_reg_n_0_[5]\,
      I1 => \SM_REG_I_reg_n_0_[4]\,
      I2 => \SM_REG_I_reg_n_0_[3]\,
      I3 => \SM_REG_I_reg_n_0_[2]\,
      O => \CRC_CRCWORD_I1[14]_i_6_n_0\
    );
\CRC_CRCWORD_I1[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \SM_REG_I_reg_n_0_[5]\,
      I1 => \SM_REG_I_reg_n_0_[4]\,
      I2 => \SM_REG_I_reg_n_0_[3]\,
      I3 => \SM_REG_I_reg_n_0_[2]\,
      O => \CRC_CRCWORD_I1[14]_i_7_n_0\
    );
\CRC_CRCWORD_I1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^crc_crcword_i1_reg[14]_0\(2),
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      I2 => \^crc_crcword_i1_reg[14]_0\(10),
      O => CRC_CRCWORD_I(3)
    );
\CRC_CRCWORD_I1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC_CRCWORD(11),
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      I2 => \^crc_crcword_i1_reg[14]_0\(10),
      O => CRC_CRCWORD_I(4)
    );
\CRC_CRCWORD_I1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC_CRCWORD(8),
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      I2 => \^crc_crcword_i1_reg[14]_0\(10),
      O => CRC_CRCWORD_I(7)
    );
\CRC_CRCWORD_I1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^crc_crcword_i1_reg[14]_0\(3),
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      I2 => \^crc_crcword_i1_reg[14]_0\(10),
      O => CRC_CRCWORD_I(8)
    );
\CRC_CRCWORD_I1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD_I10,
      Q => \^crc_crcword_i1_reg[14]_0\(0),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD_I(10),
      Q => \^crc_crcword_i1_reg[14]_0\(6),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => \^crc_crcword_i1_reg[14]_0\(6),
      Q => \^crc_crcword_i1_reg[14]_0\(7),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => \^crc_crcword_i1_reg[14]_0\(7),
      Q => \^crc_crcword_i1_reg[14]_0\(8),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => \^crc_crcword_i1_reg[14]_0\(8),
      Q => \^crc_crcword_i1_reg[14]_0\(9),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD_I(14),
      Q => \^crc_crcword_i1_reg[14]_0\(10),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => \^crc_crcword_i1_reg[14]_0\(0),
      Q => \^crc_crcword_i1_reg[14]_0\(1),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => \^crc_crcword_i1_reg[14]_0\(1),
      Q => \^crc_crcword_i1_reg[14]_0\(2),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD_I(3),
      Q => CRC_CRCWORD(11),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD_I(4),
      Q => CRC_CRCWORD(10),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD(10),
      Q => CRC_CRCWORD(9),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD(9),
      Q => CRC_CRCWORD(8),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD_I(7),
      Q => \^crc_crcword_i1_reg[14]_0\(3),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => CRC_CRCWORD_I(8),
      Q => \^crc_crcword_i1_reg[14]_0\(4),
      R => CRC_CRCWORD_I1
    );
\CRC_CRCWORD_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \CRC_CRCWORD_I1[14]_i_2_n_0\,
      D => \^crc_crcword_i1_reg[14]_0\(4),
      Q => \^crc_crcword_i1_reg[14]_0\(5),
      R => CRC_CRCWORD_I1
    );
EMU_CTR_FLG_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8000000000AA80"
    )
        port map (
      I0 => dest_arst,
      I1 => E(0),
      I2 => EMU_CTR_EVENT_I,
      I3 => \^emu_ctr_flg_i_reg_0\,
      I4 => EMU_WR_ACK_FS2,
      I5 => EMU_WR_ACK_FS3,
      O => EMU_CTR_FLG_I_i_1_n_0
    );
EMU_CTR_FLG_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => EMU_CTR_FLG_I_i_1_n_0,
      Q => \^emu_ctr_flg_i_reg_0\,
      R => '0'
    );
\EMU_OL_ECR_I[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^emu_ctr_flg_i_reg_0\,
      I1 => E(0),
      I2 => EMU_CTR_EVENT_I,
      O => EMU_OL_ECR_WEN_I0
    );
\EMU_OL_ECR_I[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EMU_OL_ECR_I[15]_i_2_n_0\,
      I1 => EMU_TEC_I_reg(0),
      O => \EMU_OL_ECR_I[15]_i_1_n_0\
    );
\EMU_OL_ECR_I[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555557FFFFFFFF"
    )
        port map (
      I0 => TXE_TEC_DEC1,
      I1 => EMU_TEC_I_reg(5),
      I2 => EMU_TEC_I_reg(6),
      I3 => \^emu_tec_i_reg[7]_0\(0),
      I4 => IC_SYNC_SR_ERRWRN_i_2_n_0,
      I5 => \EMU_OL_ECR_I_reg[12]_0\,
      O => \EMU_OL_ECR_I[15]_i_2_n_0\
    );
\EMU_OL_ECR_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => EMU_OL_ECR_WEN_I0,
      D => EMU_REC_I2(7),
      Q => \EMU_OL_ECR_I_reg[0]_0\(15),
      R => \EMU_OL_ECR_I_reg[15]_0\(0)
    );
\EMU_OL_ECR_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => EMU_OL_ECR_WEN_I0,
      D => EMU_TEC_I2_0(5),
      Q => \EMU_OL_ECR_I_reg[0]_0\(5),
      R => \EMU_OL_ECR_I_reg[15]_0\(0)
    );
\EMU_OL_ECR_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => EMU_OL_ECR_WEN_I0,
      D => EMU_TEC_I2_0(4),
      Q => \EMU_OL_ECR_I_reg[0]_0\(4),
      R => \EMU_OL_ECR_I_reg[15]_0\(0)
    );
\EMU_OL_ECR_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => EMU_OL_ECR_WEN_I0,
      D => EMU_TEC_I2_0(3),
      Q => \EMU_OL_ECR_I_reg[0]_0\(3),
      R => \EMU_OL_ECR_I_reg[15]_0\(0)
    );
\EMU_OL_ECR_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => EMU_OL_ECR_WEN_I0,
      D => EMU_TEC_I2_0(2),
      Q => \EMU_OL_ECR_I_reg[0]_0\(2),
      R => \EMU_OL_ECR_I_reg[15]_0\(0)
    );
\EMU_OL_ECR_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => EMU_OL_ECR_WEN_I0,
      D => EMU_TEC_I2_0(1),
      Q => \EMU_OL_ECR_I_reg[0]_0\(1),
      R => \EMU_OL_ECR_I_reg[15]_0\(0)
    );
\EMU_OL_ECR_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => EMU_OL_ECR_WEN_I0,
      D => \EMU_OL_ECR_I[15]_i_1_n_0\,
      Q => \EMU_OL_ECR_I_reg[0]_0\(0),
      R => \EMU_OL_ECR_I_reg[15]_0\(0)
    );
\EMU_OL_ECR_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => EMU_OL_ECR_WEN_I0,
      D => EMU_REC_I2(6),
      Q => \EMU_OL_ECR_I_reg[0]_0\(14),
      R => \EMU_OL_ECR_I_reg[15]_0\(0)
    );
\EMU_OL_ECR_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => EMU_OL_ECR_WEN_I0,
      D => EMU_REC_I2(5),
      Q => \EMU_OL_ECR_I_reg[0]_0\(13),
      R => \EMU_OL_ECR_I_reg[15]_0\(0)
    );
\EMU_OL_ECR_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => EMU_OL_ECR_WEN_I0,
      D => EMU_REC_I2(4),
      Q => \EMU_OL_ECR_I_reg[0]_0\(12),
      R => \EMU_OL_ECR_I_reg[15]_0\(0)
    );
\EMU_OL_ECR_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => EMU_OL_ECR_WEN_I0,
      D => EMU_REC_I2(3),
      Q => \EMU_OL_ECR_I_reg[0]_0\(11),
      R => \EMU_OL_ECR_I_reg[15]_0\(0)
    );
\EMU_OL_ECR_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => EMU_OL_ECR_WEN_I0,
      D => EMU_REC_I2(2),
      Q => \EMU_OL_ECR_I_reg[0]_0\(10),
      R => \EMU_OL_ECR_I_reg[15]_0\(0)
    );
\EMU_OL_ECR_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => EMU_OL_ECR_WEN_I0,
      D => EMU_REC_I2(1),
      Q => \EMU_OL_ECR_I_reg[0]_0\(9),
      R => \EMU_OL_ECR_I_reg[15]_0\(0)
    );
\EMU_OL_ECR_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => EMU_OL_ECR_WEN_I0,
      D => EMU_REC_I2(0),
      Q => \EMU_OL_ECR_I_reg[0]_0\(8),
      R => \EMU_OL_ECR_I_reg[15]_0\(0)
    );
\EMU_OL_ECR_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => EMU_OL_ECR_WEN_I0,
      D => EMU_TEC_I2_0(7),
      Q => \EMU_OL_ECR_I_reg[0]_0\(7),
      R => \EMU_OL_ECR_I_reg[15]_0\(0)
    );
\EMU_OL_ECR_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => EMU_OL_ECR_WEN_I0,
      D => EMU_TEC_I2_0(6),
      Q => \EMU_OL_ECR_I_reg[0]_0\(6),
      R => \EMU_OL_ECR_I_reg[15]_0\(0)
    );
EMU_OL_ECR_WEN_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => EMU_OL_ECR_WEN_I_reg_0,
      Q => IC_SYNC_ECR_WEN,
      R => SYNC_RST_TL
    );
EMU_REC_I20_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => EMU_REC_I20_carry_n_0,
      CO(2) => EMU_REC_I20_carry_n_1,
      CO(1) => EMU_REC_I20_carry_n_2,
      CO(0) => EMU_REC_I20_carry_n_3,
      CYINIT => '0',
      DI(3) => \EMU_REC_I_reg_n_0_[3]\,
      DI(2) => \EMU_REC_I_reg_n_0_[2]\,
      DI(1) => \EMU_REC_I_reg_n_0_[1]\,
      DI(0) => \EMU_REC_I_reg_n_0_[0]\,
      O(3 downto 0) => EMU_REC_I20(3 downto 0),
      S(3) => EMU_REC_I20_carry_i_1_n_0,
      S(2) => EMU_REC_I20_carry_i_2_n_0,
      S(1) => EMU_REC_I20_carry_i_3_n_0,
      S(0) => EMU_REC_I20_carry_i_4_n_0
    );
\EMU_REC_I20_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => EMU_REC_I20_carry_n_0,
      CO(3) => \NLW_EMU_REC_I20_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \EMU_REC_I20_carry__0_n_1\,
      CO(1) => \EMU_REC_I20_carry__0_n_2\,
      CO(0) => \EMU_REC_I20_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \EMU_REC_I_reg_n_0_[6]\,
      DI(1) => \EMU_REC_I_reg_n_0_[5]\,
      DI(0) => \EMU_REC_I_reg_n_0_[4]\,
      O(3 downto 0) => EMU_REC_I20(7 downto 4),
      S(3) => \EMU_OL_ECR_I_reg[0]_1\(0),
      S(2) => \EMU_REC_I20_carry__0_i_2_n_0\,
      S(1) => \EMU_REC_I20_carry__0_i_3_n_0\,
      S(0) => \EMU_REC_I20_carry__0_i_4_n_0\
    );
\EMU_REC_I20_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF10000000EF"
    )
        port map (
      I0 => \^q\(0),
      I1 => TXE_TX_REN_I_CFD_D1_i_39,
      I2 => EMU_REC_I20_carry_0,
      I3 => \^emu_rec_i_reg[7]_0\,
      I4 => \EMU_REC_I1117_out__0\,
      I5 => \EMU_REC_I_reg_n_0_[6]\,
      O => \EMU_REC_I20_carry__0_i_2_n_0\
    );
\EMU_REC_I20_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF10000000EF"
    )
        port map (
      I0 => \^q\(0),
      I1 => TXE_TX_REN_I_CFD_D1_i_39,
      I2 => EMU_REC_I20_carry_0,
      I3 => \^emu_rec_i_reg[7]_0\,
      I4 => \EMU_REC_I1117_out__0\,
      I5 => \EMU_REC_I_reg_n_0_[5]\,
      O => \EMU_REC_I20_carry__0_i_3_n_0\
    );
\EMU_REC_I20_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF10000000EF"
    )
        port map (
      I0 => \^q\(0),
      I1 => TXE_TX_REN_I_CFD_D1_i_39,
      I2 => EMU_REC_I20_carry_0,
      I3 => \^emu_rec_i_reg[7]_0\,
      I4 => \EMU_REC_I1117_out__0\,
      I5 => \EMU_REC_I_reg_n_0_[4]\,
      O => \EMU_REC_I20_carry__0_i_4_n_0\
    );
EMU_REC_I20_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF00001000FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => TXE_TX_REN_I_CFD_D1_i_39,
      I2 => EMU_REC_I20_carry_0,
      I3 => \EMU_REC_I1117_out__0\,
      I4 => \^emu_rec_i_reg[7]_0\,
      I5 => \EMU_REC_I_reg_n_0_[3]\,
      O => EMU_REC_I20_carry_i_1_n_0
    );
EMU_REC_I20_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF10000000EF"
    )
        port map (
      I0 => \^q\(0),
      I1 => TXE_TX_REN_I_CFD_D1_i_39,
      I2 => EMU_REC_I20_carry_0,
      I3 => \^emu_rec_i_reg[7]_0\,
      I4 => \EMU_REC_I1117_out__0\,
      I5 => \EMU_REC_I_reg_n_0_[2]\,
      O => EMU_REC_I20_carry_i_2_n_0
    );
EMU_REC_I20_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF10000000EF"
    )
        port map (
      I0 => \^q\(0),
      I1 => TXE_TX_REN_I_CFD_D1_i_39,
      I2 => EMU_REC_I20_carry_0,
      I3 => \^emu_rec_i_reg[7]_0\,
      I4 => \EMU_REC_I1117_out__0\,
      I5 => \EMU_REC_I_reg_n_0_[1]\,
      O => EMU_REC_I20_carry_i_3_n_0
    );
EMU_REC_I20_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF10FFFF00EF"
    )
        port map (
      I0 => \^q\(0),
      I1 => TXE_TX_REN_I_CFD_D1_i_39,
      I2 => EMU_REC_I20_carry_0,
      I3 => \^emu_rec_i_reg[7]_0\,
      I4 => \EMU_REC_I1117_out__0\,
      I5 => \EMU_REC_I_reg_n_0_[0]\,
      O => EMU_REC_I20_carry_i_4_n_0
    );
EMU_REC_I20_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => IC_SYNC_SR_ERRWRN_i_4_n_0,
      I1 => \^q\(0),
      I2 => \EMU_REC_I_reg_n_0_[6]\,
      I3 => \EMU_REC_I_reg_n_0_[5]\,
      I4 => RXE_REC_DEC1,
      O => \^emu_rec_i_reg[7]_0\
    );
\EMU_REC_I[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => RXE_REC_DEC1,
      I1 => \^q\(0),
      I2 => EMU_REC_I20(0),
      O => EMU_REC_I2(0)
    );
\EMU_REC_I[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => RXE_REC_DEC1,
      I1 => \^q\(0),
      I2 => EMU_REC_I20(1),
      O => EMU_REC_I2(1)
    );
\EMU_REC_I[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => RXE_REC_DEC1,
      I1 => \^q\(0),
      I2 => EMU_REC_I20(2),
      O => EMU_REC_I2(2)
    );
\EMU_REC_I[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => RXE_REC_DEC1,
      I1 => \^q\(0),
      I2 => EMU_REC_I20(3),
      O => EMU_REC_I2(3)
    );
\EMU_REC_I[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => RXE_REC_DEC1,
      I1 => \^q\(0),
      I2 => EMU_REC_I20(4),
      O => EMU_REC_I2(4)
    );
\EMU_REC_I[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => RXE_REC_DEC1,
      I1 => \^q\(0),
      I2 => EMU_REC_I20(5),
      O => EMU_REC_I2(5)
    );
\EMU_REC_I[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => RXE_REC_DEC1,
      I1 => \^q\(0),
      I2 => EMU_REC_I20(6),
      O => EMU_REC_I2(6)
    );
\EMU_REC_I[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => RXE_REC_DEC1,
      I1 => \^q\(0),
      I2 => EMU_REC_I20(7),
      O => EMU_REC_I2(7)
    );
\EMU_REC_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_REC_I2(0),
      Q => \EMU_REC_I_reg_n_0_[0]\,
      R => SR(0)
    );
\EMU_REC_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_REC_I2(1),
      Q => \EMU_REC_I_reg_n_0_[1]\,
      R => SR(0)
    );
\EMU_REC_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_REC_I2(2),
      Q => \EMU_REC_I_reg_n_0_[2]\,
      R => SR(0)
    );
\EMU_REC_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_REC_I2(3),
      Q => \EMU_REC_I_reg_n_0_[3]\,
      R => SR(0)
    );
\EMU_REC_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_REC_I2(4),
      Q => \EMU_REC_I_reg_n_0_[4]\,
      R => SR(0)
    );
\EMU_REC_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_REC_I2(5),
      Q => \EMU_REC_I_reg_n_0_[5]\,
      R => SR(0)
    );
\EMU_REC_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_REC_I2(6),
      Q => \EMU_REC_I_reg_n_0_[6]\,
      R => SR(0)
    );
\EMU_REC_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_REC_I2(7),
      Q => \^q\(0),
      R => SR(0)
    );
\EMU_TEC_I2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \EMU_TEC_I2__0_carry_n_0\,
      CO(2) => \EMU_TEC_I2__0_carry_n_1\,
      CO(1) => \EMU_TEC_I2__0_carry_n_2\,
      CO(0) => \EMU_TEC_I2__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => EMU_TEC_I_reg(3 downto 0),
      O(3 downto 1) => EMU_TEC_I2_0(3 downto 1),
      O(0) => \NLW_EMU_TEC_I2__0_carry_O_UNCONNECTED\(0),
      S(3) => \EMU_TEC_I2__0_carry_i_1_n_0\,
      S(2) => \EMU_TEC_I2__0_carry_i_2_n_0\,
      S(1) => \EMU_TEC_I2__0_carry_i_3_n_0\,
      S(0) => \EMU_TEC_I2__0_carry_i_4_n_0\
    );
\EMU_TEC_I2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \EMU_TEC_I2__0_carry_n_0\,
      CO(3) => \NLW_EMU_TEC_I2__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \EMU_TEC_I2__0_carry__0_n_1\,
      CO(1) => \EMU_TEC_I2__0_carry__0_n_2\,
      CO(0) => \EMU_TEC_I2__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => EMU_TEC_I_reg(6 downto 4),
      O(3 downto 0) => EMU_TEC_I2_0(7 downto 4),
      S(3) => \EMU_TEC_I2__0_carry__0_i_1_n_0\,
      S(2) => \EMU_TEC_I2__0_carry__0_i_2_n_0\,
      S(1) => \EMU_TEC_I2__0_carry__0_i_3_n_0\,
      S(0) => \EMU_TEC_I2__0_carry__0_i_4_n_0\
    );
\EMU_TEC_I2__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EMU_OL_ECR_I[15]_i_2_n_0\,
      I1 => \^emu_tec_i_reg[7]_0\(0),
      O => \EMU_TEC_I2__0_carry__0_i_1_n_0\
    );
\EMU_TEC_I2__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EMU_OL_ECR_I[15]_i_2_n_0\,
      I1 => EMU_TEC_I_reg(6),
      O => \EMU_TEC_I2__0_carry__0_i_2_n_0\
    );
\EMU_TEC_I2__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EMU_OL_ECR_I[15]_i_2_n_0\,
      I1 => EMU_TEC_I_reg(5),
      O => \EMU_TEC_I2__0_carry__0_i_3_n_0\
    );
\EMU_TEC_I2__0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EMU_OL_ECR_I[15]_i_2_n_0\,
      I1 => EMU_TEC_I_reg(4),
      O => \EMU_TEC_I2__0_carry__0_i_4_n_0\
    );
\EMU_TEC_I2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \EMU_OL_ECR_I_reg[12]_0\,
      I1 => EMU_TEC_I2_carry_i_6_n_0,
      I2 => EMU_TEC_I_reg(3),
      O => \EMU_TEC_I2__0_carry_i_1_n_0\
    );
\EMU_TEC_I2__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EMU_OL_ECR_I[15]_i_2_n_0\,
      I1 => EMU_TEC_I_reg(2),
      O => \EMU_TEC_I2__0_carry_i_2_n_0\
    );
\EMU_TEC_I2__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EMU_OL_ECR_I[15]_i_2_n_0\,
      I1 => EMU_TEC_I_reg(1),
      O => \EMU_TEC_I2__0_carry_i_3_n_0\
    );
\EMU_TEC_I2__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EMU_OL_ECR_I[15]_i_2_n_0\,
      I1 => EMU_TEC_I_reg(0),
      O => \EMU_TEC_I2__0_carry_i_4_n_0\
    );
EMU_TEC_I2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => EMU_TEC_I2_carry_n_0,
      CO(2) => EMU_TEC_I2_carry_n_1,
      CO(1) => EMU_TEC_I2_carry_n_2,
      CO(0) => EMU_TEC_I2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => EMU_TEC_I_reg(3 downto 0),
      O(3 downto 0) => EMU_TEC_I2(3 downto 0),
      S(3) => EMU_TEC_I2_carry_i_1_n_0,
      S(2) => EMU_TEC_I2_carry_i_2_n_0,
      S(1) => EMU_TEC_I2_carry_i_3_n_0,
      S(0) => EMU_TEC_I2_carry_i_4_n_0
    );
\EMU_TEC_I2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => EMU_TEC_I2_carry_n_0,
      CO(3) => \NLW_EMU_TEC_I2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \EMU_TEC_I2_carry__0_n_1\,
      CO(1) => \EMU_TEC_I2_carry__0_n_2\,
      CO(0) => \EMU_TEC_I2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => EMU_TEC_I_reg(6 downto 4),
      O(3 downto 0) => EMU_TEC_I2(7 downto 4),
      S(3) => \EMU_TEC_I2_carry__0_i_1_n_0\,
      S(2) => \EMU_TEC_I2_carry__0_i_2_n_0\,
      S(1) => \EMU_TEC_I2_carry__0_i_3_n_0\,
      S(0) => \EMU_TEC_I2_carry__0_i_4_n_0\
    );
\EMU_TEC_I2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EMU_OL_ECR_I[15]_i_2_n_0\,
      I1 => \^emu_tec_i_reg[7]_0\(0),
      O => \EMU_TEC_I2_carry__0_i_1_n_0\
    );
\EMU_TEC_I2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EMU_OL_ECR_I[15]_i_2_n_0\,
      I1 => EMU_TEC_I_reg(6),
      O => \EMU_TEC_I2_carry__0_i_2_n_0\
    );
\EMU_TEC_I2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EMU_OL_ECR_I[15]_i_2_n_0\,
      I1 => EMU_TEC_I_reg(5),
      O => \EMU_TEC_I2_carry__0_i_3_n_0\
    );
\EMU_TEC_I2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EMU_OL_ECR_I[15]_i_2_n_0\,
      I1 => EMU_TEC_I_reg(4),
      O => \EMU_TEC_I2_carry__0_i_4_n_0\
    );
EMU_TEC_I2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \EMU_OL_ECR_I_reg[12]_0\,
      I1 => EMU_TEC_I2_carry_i_6_n_0,
      I2 => EMU_TEC_I_reg(3),
      O => EMU_TEC_I2_carry_i_1_n_0
    );
EMU_TEC_I2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EMU_OL_ECR_I[15]_i_2_n_0\,
      I1 => EMU_TEC_I_reg(2),
      O => EMU_TEC_I2_carry_i_2_n_0
    );
EMU_TEC_I2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EMU_OL_ECR_I[15]_i_2_n_0\,
      I1 => EMU_TEC_I_reg(1),
      O => EMU_TEC_I2_carry_i_3_n_0
    );
EMU_TEC_I2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \EMU_OL_ECR_I[15]_i_2_n_0\,
      I1 => EMU_TEC_I_reg(0),
      O => EMU_TEC_I2_carry_i_4_n_0
    );
EMU_TEC_I2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => IC_SYNC_SR_ERRWRN_i_2_n_0,
      I1 => \^emu_tec_i_reg[7]_0\(0),
      I2 => EMU_TEC_I_reg(6),
      I3 => EMU_TEC_I_reg(5),
      I4 => TXE_TEC_DEC1,
      O => EMU_TEC_I2_carry_i_6_n_0
    );
\EMU_TEC_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_TEC_I2(0),
      Q => EMU_TEC_I_reg(0),
      R => SR(0)
    );
\EMU_TEC_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_TEC_I2(1),
      Q => EMU_TEC_I_reg(1),
      R => SR(0)
    );
\EMU_TEC_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_TEC_I2(2),
      Q => EMU_TEC_I_reg(2),
      R => SR(0)
    );
\EMU_TEC_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_TEC_I2(3),
      Q => EMU_TEC_I_reg(3),
      R => SR(0)
    );
\EMU_TEC_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_TEC_I2(4),
      Q => EMU_TEC_I_reg(4),
      R => SR(0)
    );
\EMU_TEC_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_TEC_I2(5),
      Q => EMU_TEC_I_reg(5),
      R => SR(0)
    );
\EMU_TEC_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_TEC_I2(6),
      Q => EMU_TEC_I_reg(6),
      R => SR(0)
    );
\EMU_TEC_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => E(0),
      D => EMU_TEC_I2(7),
      Q => \^emu_tec_i_reg[7]_0\(0),
      R => SR(0)
    );
EMU_WR_ACK_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => EMU_WR_ACK_FS2,
      Q => EMU_WR_ACK_FS3,
      R => SYNC_RST_TL
    );
IC_SYNC_SR_ERRWRN_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \^emu_stat1\,
      I1 => IC_SYNC_SR_ERRWRN_i_2_n_0,
      I2 => EMU_TEC_I_reg(6),
      I3 => EMU_TEC_I_reg(5),
      I4 => IC_SYNC_SR_ERRWRN_i_3_n_0,
      I5 => IC_SYNC_SR_ERRWRN_i_4_n_0,
      O => EMU_ERRWRN
    );
IC_SYNC_SR_ERRWRN_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => EMU_TEC_I_reg(1),
      I1 => EMU_TEC_I_reg(4),
      I2 => EMU_TEC_I_reg(3),
      I3 => EMU_TEC_I_reg(2),
      I4 => EMU_TEC_I_reg(0),
      O => IC_SYNC_SR_ERRWRN_i_2_n_0
    );
IC_SYNC_SR_ERRWRN_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \EMU_REC_I_reg_n_0_[5]\,
      I1 => \EMU_REC_I_reg_n_0_[6]\,
      O => IC_SYNC_SR_ERRWRN_i_3_n_0
    );
IC_SYNC_SR_ERRWRN_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \EMU_REC_I_reg_n_0_[1]\,
      I1 => \EMU_REC_I_reg_n_0_[2]\,
      I2 => \EMU_REC_I_reg_n_0_[4]\,
      I3 => \EMU_REC_I_reg_n_0_[3]\,
      I4 => \EMU_REC_I_reg_n_0_[0]\,
      O => IC_SYNC_SR_ERRWRN_i_4_n_0
    );
\IC_SYNC_SR_ESTAT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^emu_tec_i_reg[7]_0\(0),
      I1 => \^q\(0),
      O => \^emu_stat1\
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(5),
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      O => CRC17_FD_CRCWORD_I10
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(3),
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      I2 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(5),
      O => CRC17_FD_CRCWORD_I(11)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC17_CRCWORD(4),
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      I2 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(5),
      O => CRC17_FD_CRCWORD_I(13)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC17_CRCWORD(3),
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      I2 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(5),
      O => CRC17_FD_CRCWORD_I(14)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82AA0000"
    )
        port map (
      I0 => E(0),
      I1 => p_1_in,
      I2 => \SM_REG_I_reg_n_0_[0]\,
      I3 => p_16_in,
      I4 => RXE_CRC_EN,
      O => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(4),
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      I2 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(5),
      O => CRC17_FD_CRCWORD_I(16)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => PREV_COUNTER_I(0),
      I1 => PREV_COUNTER_I(1),
      I2 => COUNTER_I(0),
      I3 => COUNTER_I(1),
      I4 => \^sm_flag_i_fsb\,
      O => p_16_in
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC17_CRCWORD(16),
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      I2 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(5),
      O => CRC17_FD_CRCWORD_I(1)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC17_CRCWORD(14),
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      I2 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(5),
      O => CRC17_FD_CRCWORD_I(3)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC17_CRCWORD(13),
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      I2 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(5),
      O => CRC17_FD_CRCWORD_I(4)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC17_CRCWORD(11),
      I1 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      I2 => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(5),
      O => CRC17_FD_CRCWORD_I(6)
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I10,
      Q => CRC17_CRCWORD(16),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(2),
      Q => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(3),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I(11),
      Q => CRC17_CRCWORD(5),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_CRCWORD(5),
      Q => CRC17_CRCWORD(4),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I(13),
      Q => CRC17_CRCWORD(3),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I(14),
      Q => CRC17_CRCWORD(2),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_CRCWORD(2),
      Q => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(4),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I(16),
      Q => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(5),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I(1),
      Q => CRC17_CRCWORD(15),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_CRCWORD(15),
      Q => CRC17_CRCWORD(14),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I(3),
      Q => CRC17_CRCWORD(13),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I(4),
      Q => CRC17_CRCWORD(12),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_CRCWORD(12),
      Q => CRC17_CRCWORD(11),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_FD_CRCWORD_I(6),
      Q => CRC17_CRCWORD(10),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC17_CRCWORD(10),
      Q => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(0),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(0),
      Q => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(1),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(1),
      Q => \^iso_crc.crc17_fd_crcword_i1_reg[16]_0\(2),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC21_CRCWORD(10),
      I1 => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      O => CRC21_FD_CRCWORD_I(11)
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC21_CRCWORD(8),
      I1 => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      O => CRC21_FD_CRCWORD_I(13)
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(4),
      I1 => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      O => CRC21_FD_CRCWORD_I(20)
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC21_CRCWORD(18),
      I1 => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      O => CRC21_FD_CRCWORD_I(3)
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC21_CRCWORD(17),
      I1 => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      O => CRC21_FD_CRCWORD_I(4)
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC21_CRCWORD(14),
      I1 => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(5),
      I2 => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\,
      O => CRC21_FD_CRCWORD_I(7)
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_1\(0),
      Q => CRC21_CRCWORD(20),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(11),
      Q => CRC21_CRCWORD(10),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_FD_CRCWORD_I(11),
      Q => CRC21_CRCWORD(9),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(9),
      Q => CRC21_CRCWORD(8),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_FD_CRCWORD_I(13),
      Q => CRC21_CRCWORD(7),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(7),
      Q => CRC21_CRCWORD(6),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(6),
      Q => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(0),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(0),
      Q => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(1),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(1),
      Q => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(2),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(2),
      Q => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(3),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(3),
      Q => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(4),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(20),
      Q => CRC21_CRCWORD(19),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_FD_CRCWORD_I(20),
      Q => \^iso_crc.crc21_fd_crcword_i1_reg[20]_0\(5),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(19),
      Q => CRC21_CRCWORD(18),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_FD_CRCWORD_I(3),
      Q => CRC21_CRCWORD(17),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_FD_CRCWORD_I(4),
      Q => CRC21_CRCWORD(16),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(16),
      Q => CRC21_CRCWORD(15),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(15),
      Q => CRC21_CRCWORD(14),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_FD_CRCWORD_I(7),
      Q => CRC21_CRCWORD(13),
      S => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(13),
      Q => CRC21_CRCWORD(12),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0\,
      D => CRC21_CRCWORD(12),
      Q => CRC21_CRCWORD(11),
      R => CRC_CRCWORD_I1
    );
\ISO_CRC.SBC[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => p_1_in0_in,
      I1 => \ISO_CRC.SBC0\,
      I2 => \ISO_CRC.SBC_reg_n_0_[1]\,
      I3 => p_0_out(0),
      I4 => CRC_CRCWORD_I1,
      O => \ISO_CRC.SBC[0]_i_1_n_0\
    );
\ISO_CRC.SBC[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^sm_flag_i\,
      I1 => E(0),
      I2 => \^sm_flag_i_fsb\,
      I3 => \^sm_stuffbit_i__11\,
      O => \ISO_CRC.SBC0\
    );
\ISO_CRC.SBC[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \ISO_CRC.SBC_reg_n_0_[1]\,
      I1 => \ISO_CRC.SBC0\,
      I2 => p_0_out(0),
      I3 => CRC_CRCWORD_I1,
      O => \ISO_CRC.SBC[1]_i_1_n_0\
    );
\ISO_CRC.SBC[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => p_0_out(0),
      I1 => \ISO_CRC.SBC0\,
      I2 => CRC_CRCWORD_I1,
      O => \ISO_CRC.SBC[2]_i_1_n_0\
    );
\ISO_CRC.SBC_SEQ_REG[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ISO_CRC.SBC_reg_n_0_[1]\,
      I1 => p_1_in0_in,
      O => \ISO_CRC.SBC_SEQ_CMB01_out\
    );
\ISO_CRC.SBC_SEQ_REG[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ISO_CRC.SBC_reg_n_0_[1]\,
      I1 => p_0_out(0),
      O => \ISO_CRC.SBC_SEQ_CMB0\
    );
\ISO_CRC.SBC_SEQ_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in0_in,
      Q => SBC_SEQ(0),
      R => SYNC_RST_TL
    );
\ISO_CRC.SBC_SEQ_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ISO_CRC.SBC_SEQ_CMB01_out\,
      Q => SBC_SEQ(1),
      R => SYNC_RST_TL
    );
\ISO_CRC.SBC_SEQ_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ISO_CRC.SBC_SEQ_CMB0\,
      Q => SBC_SEQ(2),
      R => SYNC_RST_TL
    );
\ISO_CRC.SBC_SEQ_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_0_out(0),
      Q => SBC_SEQ(3),
      R => SYNC_RST_TL
    );
\ISO_CRC.SBC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ISO_CRC.SBC[0]_i_1_n_0\,
      Q => p_1_in0_in,
      R => '0'
    );
\ISO_CRC.SBC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ISO_CRC.SBC[1]_i_1_n_0\,
      Q => \ISO_CRC.SBC_reg_n_0_[1]\,
      R => '0'
    );
\ISO_CRC.SBC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ISO_CRC.SBC[2]_i_1_n_0\,
      Q => p_0_out(0),
      R => '0'
    );
\PREV_COUNTER_I_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \PREV_COUNTER_I_reg[0]_0\(0),
      D => COUNTER_I(0),
      Q => PREV_COUNTER_I(0),
      S => SYNC_RST_TL
    );
\PREV_COUNTER_I_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => \PREV_COUNTER_I_reg[0]_0\(0),
      D => COUNTER_I(1),
      Q => PREV_COUNTER_I(1),
      S => SYNC_RST_TL
    );
\RXE_DLC_I[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sm_flag_i_fsb_reg_0\,
      I1 => E(0),
      I2 => \RXE_DLC_I_reg[3]\,
      O => BTL_SAMP_EN_D1_reg(0)
    );
\RXE_DLC_I[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^sm_reg_i_reg[1]_0\,
      I1 => \^sm_flag_i_fsb\,
      I2 => \^sm_stuffbit_i__11\,
      O => \^sm_flag_i_fsb_reg_0\
    );
SM_FLAG_I_FSB_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => SM_FLAG_I_FSB_reg_5,
      Q => \^sm_flag_i_fsb\,
      R => '0'
    );
SM_FLAG_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => SM_FLAG_I_reg_0,
      Q => \^sm_flag_i\,
      R => '0'
    );
\SM_REG_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \PREV_COUNTER_I_reg[0]_0\(0),
      D => D(0),
      Q => \SM_REG_I_reg_n_0_[0]\,
      R => SYNC_RST_TL
    );
\SM_REG_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \PREV_COUNTER_I_reg[0]_0\(0),
      D => \SM_REG_I_reg_n_0_[0]\,
      Q => p_1_in,
      R => SYNC_RST_TL
    );
\SM_REG_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \PREV_COUNTER_I_reg[0]_0\(0),
      D => p_1_in,
      Q => \SM_REG_I_reg_n_0_[2]\,
      R => SYNC_RST_TL
    );
\SM_REG_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \PREV_COUNTER_I_reg[0]_0\(0),
      D => \SM_REG_I_reg_n_0_[2]\,
      Q => \SM_REG_I_reg_n_0_[3]\,
      R => SYNC_RST_TL
    );
\SM_REG_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \PREV_COUNTER_I_reg[0]_0\(0),
      D => \SM_REG_I_reg_n_0_[3]\,
      Q => \SM_REG_I_reg_n_0_[4]\,
      R => SYNC_RST_TL
    );
\SM_REG_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \PREV_COUNTER_I_reg[0]_0\(0),
      D => \SM_REG_I_reg_n_0_[4]\,
      Q => \SM_REG_I_reg_n_0_[5]\,
      R => SYNC_RST_TL
    );
SM_STUFFBIT_PD1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F000"
    )
        port map (
      I0 => COUNTER_I(0),
      I1 => COUNTER_I(1),
      I2 => SM_STUFFBIT_PD1_i_2_n_0,
      I3 => \^sm_flag_i\,
      I4 => \^sm_flag_i_fsb\,
      O => SM_STUFFBIT_PD
    );
SM_STUFFBIT_PD1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000002"
    )
        port map (
      I0 => \SM_REG_I_reg_n_0_[5]\,
      I1 => \SM_REG_I_reg_n_0_[4]\,
      I2 => p_1_in,
      I3 => \SM_REG_I_reg_n_0_[0]\,
      I4 => \SM_REG_I_reg_n_0_[3]\,
      I5 => \SM_REG_I_reg_n_0_[2]\,
      O => SM_STUFFBIT_PD1_i_2_n_0
    );
TXE_PASSTX_I_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^emu_tec_i_reg[7]_0\(0),
      I2 => MSR_SNOOP_FS2,
      O => \EMU_REC_I_reg[7]_1\
    );
TXE_TXING_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \EMU_REC_I_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => \EMU_REC_I_reg_n_0_[5]\,
      I3 => \EMU_REC_I_reg_n_0_[6]\,
      I4 => TXE_TXING_i_8_n_0,
      O => EMU_REC_ERRACT
    );
TXE_TXING_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \EMU_REC_I_reg_n_0_[1]\,
      I1 => \EMU_REC_I_reg_n_0_[0]\,
      I2 => \EMU_REC_I_reg_n_0_[3]\,
      I3 => \EMU_REC_I_reg_n_0_[2]\,
      O => TXE_TXING_i_8_n_0
    );
TXE_TX_REN_I_CFD_D1_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A222A2A2A"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_39_0(0),
      I1 => TXE_TX_REN_I_CFD_D1_i_39,
      I2 => TXE_TX_REN_I_CFD_D1_i_34_n_0,
      I3 => SM_STUFFBIT_PD1_i_2_n_0,
      I4 => \^sm_flag_i\,
      I5 => \^sm_flag_i_fsb\,
      O => \state_reg[0]\
    );
TXE_TX_REN_I_CFD_D1_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => SBC_SEQ(1),
      I1 => SBC_SEQ(3),
      I2 => SBC_SEQ(0),
      I3 => \state[1]_i_9_0\(1),
      I4 => \state[1]_i_9_0\(0),
      I5 => SBC_SEQ(2),
      O => BSP_TXBIT_I02_in
    );
TXE_TX_REN_I_CFD_D1_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA40404000000000"
    )
        port map (
      I0 => \^sm_flag_i_fsb\,
      I1 => \^sm_flag_i\,
      I2 => SM_STUFFBIT_PD1_i_2_n_0,
      I3 => COUNTER_I(1),
      I4 => COUNTER_I(0),
      I5 => TXE_TX_REN_I_CFD_D1_i_39,
      O => \BSP_TXBIT_I1262_out__0\
    );
TXE_TX_REN_I_CFD_D1_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => COUNTER_I(1),
      I1 => COUNTER_I(0),
      I2 => \^sm_flag_i_fsb\,
      O => TXE_TX_REN_I_CFD_D1_i_34_n_0
    );
TXE_TX_REN_I_CFD_D1_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CC000000AAF0"
    )
        port map (
      I0 => TXE_TX_REN_I_CFD_D1_i_71_n_0,
      I1 => TXE_TX_REN_I_CFD_D1_i_72_n_0,
      I2 => TXE_TX_REN_I_CFD_D1_i_73_n_0,
      I3 => TXE_TX_REN_I_CFD_D1_i_33,
      I4 => TXE_TX_REN_I_CFD_D1_i_33_0,
      I5 => TXE_TX_REN_I_CFD_D1_i_33_1,
      O => \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[3]_0\
    );
TXE_TX_REN_I_CFD_D1_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => CRC17_CRCWORD(13),
      I1 => CRC17_CRCWORD(11),
      I2 => CRC17_CRCWORD(12),
      I3 => \state[1]_i_9_0\(1),
      I4 => \state[1]_i_9_0\(0),
      I5 => CRC17_CRCWORD(10),
      O => TXE_TX_REN_I_CFD_D1_i_71_n_0
    );
TXE_TX_REN_I_CFD_D1_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => CRC17_CRCWORD(5),
      I1 => CRC17_CRCWORD(3),
      I2 => CRC17_CRCWORD(4),
      I3 => \state[1]_i_9_0\(1),
      I4 => \state[1]_i_9_0\(0),
      I5 => CRC17_CRCWORD(2),
      O => TXE_TX_REN_I_CFD_D1_i_72_n_0
    );
TXE_TX_REN_I_CFD_D1_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => CRC17_CRCWORD(16),
      I1 => CRC17_CRCWORD(15),
      I2 => \state[1]_i_9_0\(1),
      I3 => \state[1]_i_9_0\(0),
      I4 => CRC17_CRCWORD(14),
      O => TXE_TX_REN_I_CFD_D1_i_73_n_0
    );
TXE_TX_REN_I_CFD_D1_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => CRC21_CRCWORD(13),
      I1 => CRC21_CRCWORD(11),
      I2 => CRC21_CRCWORD(12),
      I3 => \state[1]_i_9_0\(1),
      I4 => \state[1]_i_9_0\(0),
      I5 => CRC21_CRCWORD(10),
      O => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[7]_0\
    );
TXE_TX_REN_I_CFD_D1_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => CRC21_CRCWORD(9),
      I1 => CRC21_CRCWORD(7),
      I2 => CRC21_CRCWORD(8),
      I3 => \state[1]_i_9_0\(1),
      I4 => \state[1]_i_9_0\(0),
      I5 => CRC21_CRCWORD(6),
      O => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[11]_0\
    );
TXE_TX_REN_I_CFD_D1_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => CRC21_CRCWORD(20),
      I1 => CRC21_CRCWORD(19),
      I2 => \state[1]_i_9_0\(1),
      I3 => \state[1]_i_9_0\(0),
      I4 => CRC21_CRCWORD(18),
      O => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_0\
    );
TXE_TX_REN_I_CFD_D1_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => CRC21_CRCWORD(17),
      I1 => CRC21_CRCWORD(15),
      I2 => CRC21_CRCWORD(16),
      I3 => \state[1]_i_9_0\(1),
      I4 => \state[1]_i_9_0\(0),
      I5 => CRC21_CRCWORD(14),
      O => \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\
    );
\XPM_CDC_MODULES.EMU_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\
     port map (
      dest_clk => can_clk,
      dest_out => EMU_WR_ACK_FS2,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]\
    );
\state[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2E"
    )
        port map (
      I0 => \^sm_stuffbit_i__11\,
      I1 => \^sm_flag_i_fsb\,
      I2 => \^sm_reg_i_reg[1]_0\,
      I3 => TXE_TX_REN_I_CFD_D1_i_39,
      O => SM_FLAG_I_FSB_reg_2
    );
\state[2]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sm_flag_i_fsb_reg_0\,
      I1 => CO(0),
      O => SM_FLAG_I_FSB_reg_1
    );
\state[2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => EMU_TEC_I_reg(3),
      I1 => EMU_TEC_I_reg(4),
      I2 => \^emu_tec_i_reg[7]_0\(0),
      I3 => EMU_TEC_I_reg(6),
      I4 => EMU_TEC_I_reg(5),
      O => \EMU_TEC_I_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_synch is
  port (
    MSR_LBACK_FS2 : out STD_LOGIC;
    MSR_DPEE_FS2 : out STD_LOGIC;
    MSR_SBR_FS2 : out STD_LOGIC;
    MSR_DAR_FS2 : out STD_LOGIC;
    IC_REG_IFF_EN_FS2_reg_0 : out STD_LOGIC;
    IFF6_EN_FS2 : out STD_LOGIC;
    IFF5_EN_FS2 : out STD_LOGIC;
    MSR_BRSD_FS2 : out STD_LOGIC;
    MSR_SLEEP_FS2 : out STD_LOGIC;
    TDC_EN_FS2 : out STD_LOGIC;
    MSR_SNOOP_FS2 : out STD_LOGIC;
    IC_TIMESTAMP_RST_FS3_reg_0 : out STD_LOGIC;
    CAN_PHY_RX_I : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_TIMESTAMP_RST_P : out STD_LOGIC;
    IC_REG_MSR_LBACK : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    \syncstages_ff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[0]_0\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_1\ : in STD_LOGIC;
    IC_REG_MSR_DAR : in STD_LOGIC;
    \syncstages_ff_reg[0]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \syncstages_ff_reg[0]_3\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_4\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_5\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_6\ : in STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    TS_COUNTER_SW_RST_D1 : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    CAN_PHY_RX_I_NEG_FLOP : in STD_LOGIC;
    \SM_REG_I_reg[0]\ : in STD_LOGIC;
    CAN_PHY_TX_LP : in STD_LOGIC;
    SSP_EN : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_synch;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_synch is
  signal IC_REG_F_BRPR_TDC_EN_FS2_I : STD_LOGIC;
  signal IC_REG_IFF5_EN_FS2_I : STD_LOGIC;
  signal IC_REG_IFF6_EN_FS2_I : STD_LOGIC;
  signal IC_REG_IFF_EN_FS2_I : STD_LOGIC;
  signal \^ic_reg_iff_en_fs2_reg_0\ : STD_LOGIC;
  signal IC_REG_MSR_BRSD_FS2_I : STD_LOGIC;
  signal IC_REG_MSR_DAR_FS2_I : STD_LOGIC;
  signal IC_REG_MSR_DPEE_FS2_I : STD_LOGIC;
  signal IC_REG_MSR_LBACK_FS2 : STD_LOGIC;
  signal IC_REG_MSR_SLEEP_FS2_I : STD_LOGIC;
  signal IC_REG_MSR_SNOOP_FS2 : STD_LOGIC;
  signal IC_REG_SBR_FS2_I : STD_LOGIC;
  signal IC_TIMESTAMP_RST_FS2 : STD_LOGIC;
  signal IC_TIMESTAMP_RST_FS3 : STD_LOGIC;
  signal \^msr_lback_fs2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TIME_STAMP_CNT[15]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of TS_COUNTER_SW_RST_D1_i_1 : label is "soft_lutpair285";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.BRSD_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.BRSD_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.BRSD_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.BRSD_2C_CDC_TO\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \XPM_CDC_MODULES.BRSD_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \XPM_CDC_MODULES.BRSD_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \XPM_CDC_MODULES.BRSD_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.DAR_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.DAR_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.DAR_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.DAR_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.DAR_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.DAR_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.DAR_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.DPEE_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.DPEE_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.DPEE_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.DPEE_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.DPEE_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.DPEE_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.DPEE_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.IFF5_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.IFF5_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.IFF5_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.IFF5_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.IFF5_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.IFF5_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.IFF5_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.IFF6_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.IFF6_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.IFF6_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.IFF6_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.IFF6_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.IFF6_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.IFF6_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.IFF_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.IFF_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.IFF_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.IFF_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.IFF_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.IFF_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.IFF_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.LBACK_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.LBACK_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.LBACK_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.LBACK_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.LBACK_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.LBACK_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.LBACK_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.SBR_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.SBR_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.SBR_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.SBR_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.SBR_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.SBR_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.SBR_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.SLEEP_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.SLEEP_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.SLEEP_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.SLEEP_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.SLEEP_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.SLEEP_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.SLEEP_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.SNOOP_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.SNOOP_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.SNOOP_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.SNOOP_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.SNOOP_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.SNOOP_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.SNOOP_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.TDC_EN_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.TDC_EN_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.TDC_EN_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.TDC_EN_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.TDC_EN_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.TDC_EN_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.TDC_EN_2C_CDC_TO\ : label is "TRUE";
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.TSMP_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.TSMP_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.TSMP_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.TSMP_2C_CDC_TO\ : label is 0;
  attribute VERSION of \XPM_CDC_MODULES.TSMP_2C_CDC_TO\ : label is 0;
  attribute XPM_CDC of \XPM_CDC_MODULES.TSMP_2C_CDC_TO\ : label is "SINGLE";
  attribute XPM_MODULE of \XPM_CDC_MODULES.TSMP_2C_CDC_TO\ : label is "TRUE";
begin
  IC_REG_IFF_EN_FS2_reg_0 <= \^ic_reg_iff_en_fs2_reg_0\;
  MSR_LBACK_FS2 <= \^msr_lback_fs2\;
CAN_PHY_RX_D_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => CAN_PHY_TX_LP,
      I1 => \^msr_lback_fs2\,
      I2 => SSP_EN,
      I3 => CAN_PHY_RX_I_NEG_FLOP,
      I4 => \^ic_reg_iff_en_fs2_reg_0\,
      I5 => \SM_REG_I_reg[0]\,
      O => D(0)
    );
IC_REG_F_BRPR_TDC_EN_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_F_BRPR_TDC_EN_FS2_I,
      Q => TDC_EN_FS2,
      R => SYNC_RST_TL
    );
IC_REG_IFF5_EN_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_IFF5_EN_FS2_I,
      Q => IFF5_EN_FS2,
      R => SYNC_RST_TL
    );
IC_REG_IFF6_EN_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_IFF6_EN_FS2_I,
      Q => IFF6_EN_FS2,
      R => SYNC_RST_TL
    );
IC_REG_IFF_EN_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_IFF_EN_FS2_I,
      Q => \^ic_reg_iff_en_fs2_reg_0\,
      R => SYNC_RST_TL
    );
IC_REG_MSR_BRSD_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_MSR_BRSD_FS2_I,
      Q => MSR_BRSD_FS2,
      R => SYNC_RST_TL
    );
IC_REG_MSR_DAR_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_MSR_DAR_FS2_I,
      Q => MSR_DAR_FS2,
      R => SYNC_RST_TL
    );
IC_REG_MSR_DPEE_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_MSR_DPEE_FS2_I,
      Q => MSR_DPEE_FS2,
      R => SYNC_RST_TL
    );
IC_REG_MSR_LBACK_FS2_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_MSR_LBACK_FS2,
      Q => \^msr_lback_fs2\,
      R => SYNC_RST_TL
    );
IC_REG_MSR_SLEEP_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_MSR_SLEEP_FS2_I,
      Q => MSR_SLEEP_FS2,
      R => SYNC_RST_TL
    );
IC_REG_MSR_SNOOP_FS2_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_MSR_SNOOP_FS2,
      Q => MSR_SNOOP_FS2,
      R => SYNC_RST_TL
    );
IC_REG_SBR_FS2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_REG_SBR_FS2_I,
      Q => MSR_SBR_FS2,
      R => SYNC_RST_TL
    );
IC_TIMESTAMP_RST_FS3_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_TIMESTAMP_RST_FS2,
      Q => IC_TIMESTAMP_RST_FS3,
      R => SYNC_RST_TL
    );
\SM_REG_I[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CAN_PHY_RX_I_NEG_FLOP,
      I1 => \^ic_reg_iff_en_fs2_reg_0\,
      I2 => \SM_REG_I_reg[0]\,
      O => CAN_PHY_RX_I
    );
\SSP_COUNT_DOWN[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^msr_lback_fs2\,
      I1 => dest_arst,
      O => SR(0)
    );
\TIME_STAMP_CNT[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F6FF"
    )
        port map (
      I0 => IC_TIMESTAMP_RST_FS3,
      I1 => IC_TIMESTAMP_RST_FS2,
      I2 => TS_COUNTER_SW_RST_D1,
      I3 => dest_arst,
      O => IC_TIMESTAMP_RST_FS3_reg_0
    );
TS_COUNTER_SW_RST_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => IC_TIMESTAMP_RST_FS3,
      I1 => IC_TIMESTAMP_RST_FS2,
      O => IC_TIMESTAMP_RST_P
    );
\XPM_CDC_MODULES.BRSD_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_MSR_BRSD_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_5\
    );
\XPM_CDC_MODULES.DAR_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_MSR_DAR_FS2_I,
      src_clk => '0',
      src_in => IC_REG_MSR_DAR
    );
\XPM_CDC_MODULES.DPEE_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_MSR_DPEE_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_3\
    );
\XPM_CDC_MODULES.IFF5_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_IFF5_EN_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_2\(2)
    );
\XPM_CDC_MODULES.IFF6_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_IFF6_EN_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_2\(1)
    );
\XPM_CDC_MODULES.IFF_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_IFF_EN_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_2\(0)
    );
\XPM_CDC_MODULES.LBACK_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_MSR_LBACK_FS2,
      src_clk => '0',
      src_in => IC_REG_MSR_LBACK
    );
\XPM_CDC_MODULES.SBR_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_SBR_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_4\
    );
\XPM_CDC_MODULES.SLEEP_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_MSR_SLEEP_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_0\
    );
\XPM_CDC_MODULES.SNOOP_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_MSR_SNOOP_FS2,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_1\
    );
\XPM_CDC_MODULES.TDC_EN_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\
     port map (
      dest_clk => can_clk,
      dest_out => IC_REG_F_BRPR_TDC_EN_FS2_I,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]\(0)
    );
\XPM_CDC_MODULES.TSMP_2C_CDC_TO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\
     port map (
      dest_clk => can_clk,
      dest_out => IC_TIMESTAMP_RST_FS2,
      src_clk => '0',
      src_in => \syncstages_ff_reg[0]_6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tx_event_fifo_cntl is
  port (
    TXE_MSGVAL_D2_reg_0 : out STD_LOGIC;
    RXF_FULL_AXI : out STD_LOGIC;
    TXEWM_SET : out STD_LOGIC;
    RXF_FULL_I_reg_0 : out STD_LOGIC;
    TXE_MSGVAL_D1_reg_0 : out STD_LOGIC;
    addr_location_incr_count_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_SYNC_ISR_MSGLST_TXE : out STD_LOGIC;
    addra : out STD_LOGIC_VECTOR ( 10 downto 0 );
    TXE_BRAM_WEN : out STD_LOGIC;
    \RD_INDEX_reg[1]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FILL_LEVEL_reg[1]_0\ : out STD_LOGIC;
    \FILL_LEVEL_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \IC_REG_WMR_I2_reg[0]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    IC_REG_MSR_DAR : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : in STD_LOGIC;
    \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    addr_location_incr_count_reg_1 : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_reg_0 : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    TXE_MSGVAL_FD2 : in STD_LOGIC;
    TXE_MSGVAL_FD1 : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    TS_RX_WEN : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_3\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_4\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_5\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_6\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_7\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_8\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_9\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_10\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_11\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_12\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_13\ : in STD_LOGIC;
    TS_RX_WDATA_F1 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_14\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_15\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0_0\ : in STD_LOGIC;
    \FILL_LEVEL_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \RD_INDEX_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_17\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tx_event_fifo_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tx_event_fifo_cntl is
  signal CANCEL_REQ_2C_CDC_TO_n_0 : STD_LOGIC;
  signal DAR_ENABLED_FS2 : STD_LOGIC;
  signal DAR_ENABLED_FS2_D1 : STD_LOGIC;
  signal \FILL_LEVEL[0]_i_1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[1]_i_1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[2]_i_1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[3]_i_1_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[4]_i_2_n_0\ : STD_LOGIC;
  signal \FILL_LEVEL[4]_i_3_n_0\ : STD_LOGIC;
  signal \^fill_level_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ic_reg_wmr_i2_reg[0]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \RD_INDEX[5]_i_1_n_0\ : STD_LOGIC;
  signal \^rd_index_reg[1]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rxf_full_axi\ : STD_LOGIC;
  signal RXF_FULL_AXI0 : STD_LOGIC;
  signal RXF_FULL_AXI_i_2_n_0 : STD_LOGIC;
  signal RXF_FULL_AXI_i_3_n_0 : STD_LOGIC;
  signal RXF_FULL_I0 : STD_LOGIC;
  signal \RXF_FULL_I1__6\ : STD_LOGIC;
  signal RXF_FULL_I_i_2_n_0 : STD_LOGIC;
  signal RXF_FULL_I_i_4_n_0 : STD_LOGIC;
  signal \^rxf_full_i_reg_0\ : STD_LOGIC;
  signal RXWM_SET_i_1_n_0 : STD_LOGIC;
  signal RXWM_SET_i_2_n_0 : STD_LOGIC;
  signal RXWM_SET_i_3_n_0 : STD_LOGIC;
  signal RXWM_SET_i_4_n_0 : STD_LOGIC;
  signal TXE_BRAM_ADDR : STD_LOGIC_VECTOR ( 5 to 9 );
  signal TXE_MSGVAL_D10 : STD_LOGIC;
  signal \^txe_msgval_d1_reg_0\ : STD_LOGIC;
  signal TXE_MSGVAL_D20 : STD_LOGIC;
  signal \^txe_msgval_d2_reg_0\ : STD_LOGIC;
  signal TXE_MSGVAL_D3 : STD_LOGIC;
  signal \^addr_location_incr_count_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_fifo_rx0.u_rxxpm_1_i_55_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in11_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in21_in : STD_LOGIC;
  signal p_1_in8_in : STD_LOGIC;
  signal p_1_in9_in : STD_LOGIC;
  signal rd_index_gray_reg : STD_LOGIC_VECTOR ( 0 to 5 );
  signal rd_index_gray_reg0 : STD_LOGIC;
  signal rd_index_gray_reg01_out : STD_LOGIC;
  signal rd_index_gray_reg03_out : STD_LOGIC;
  signal rd_index_gray_reg05_out : STD_LOGIC;
  signal rd_index_gray_reg07_out : STD_LOGIC;
  signal rd_index_gray_synced_fs2 : STD_LOGIC_VECTOR ( 0 to 5 );
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal transmit_mode_d1 : STD_LOGIC;
  signal wr_index_binary_synced_fs3 : STD_LOGIC_VECTOR ( 2 to 5 );
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal wr_index_gray_2msb_xor_axi : STD_LOGIC;
  signal wr_index_gray_reg : STD_LOGIC_VECTOR ( 1 to 5 );
  signal wr_index_gray_reg0 : STD_LOGIC;
  signal wr_index_gray_reg010_out : STD_LOGIC;
  signal wr_index_gray_reg012_out : STD_LOGIC;
  signal wr_index_gray_reg014_out : STD_LOGIC;
  signal wr_index_gray_reg016_out : STD_LOGIC;
  signal \wr_index_gray_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal wr_index_gray_synced_fs3 : STD_LOGIC_VECTOR ( 0 to 5 );
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_index_gray_synced_fs3_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_index_i[5]_i_1_n_0\ : STD_LOGIC;
  signal wr_index_i_reg : STD_LOGIC_VECTOR ( 0 to 5 );
  signal \wr_index_id_loc[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_index_id_loc[1]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FILL_LEVEL[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \FILL_LEVEL[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \FILL_LEVEL[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \FILL_LEVEL[4]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \RD_INDEX[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \RD_INDEX[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \RD_INDEX[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of RXF_FULL_AXI_i_3 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of RXF_FULL_I_i_2 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of TXE_MSGVAL_D1_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of TXE_MSGVAL_D2_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gen_fifo_rx0.u_rxxpm_1_i_45\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gen_fifo_rx0.u_rxxpm_1_i_55\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rd_index_gray_reg[5]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \wr_index_binary_synced_fs3_d1[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[1]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[3]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \wr_index_gray_reg[5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \wr_index_i[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_index_i[3]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \wr_index_i[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \wr_index_id_loc[1]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \wr_index_id_loc[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \wr_index_id_loc[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \wr_index_id_loc[4]_i_1\ : label is "soft_lutpair98";
begin
  \FILL_LEVEL_reg[5]_0\(5 downto 0) <= \^fill_level_reg[5]_0\(5 downto 0);
  \IC_REG_WMR_I2_reg[0]_0\(4 downto 0) <= \^ic_reg_wmr_i2_reg[0]_0\(4 downto 0);
  \RD_INDEX_reg[1]_0\(4 downto 0) <= \^rd_index_reg[1]_0\(4 downto 0);
  RXF_FULL_AXI <= \^rxf_full_axi\;
  RXF_FULL_I_reg_0 <= \^rxf_full_i_reg_0\;
  TXE_MSGVAL_D1_reg_0 <= \^txe_msgval_d1_reg_0\;
  TXE_MSGVAL_D2_reg_0 <= \^txe_msgval_d2_reg_0\;
  addr_location_incr_count_reg_0(0) <= \^addr_location_incr_count_reg_0\(0);
CANCEL_REQ_2C_CDC_TO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync
     port map (
      DAR_ENABLED_FS2_D1 => DAR_ENABLED_FS2_D1,
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0\ => \SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      \SINGLE_BIT.s_level_out_d2_reg_0\ => CANCEL_REQ_2C_CDC_TO_n_0,
      SR(0) => SR(0),
      can_clk => can_clk,
      dest_arst => dest_arst
    );
DAR_2C_CDC_TO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync_5
     port map (
      IC_REG_MSR_DAR => IC_REG_MSR_DAR,
      SR(0) => SR(0),
      can_clk => can_clk,
      \out\ => DAR_ENABLED_FS2
    );
DAR_ENABLED_FS2_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => DAR_ENABLED_FS2,
      Q => DAR_ENABLED_FS2_D1,
      R => SR(0)
    );
\FILL_LEVEL[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(0),
      I1 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      O => \FILL_LEVEL[0]_i_1_n_0\
    );
\FILL_LEVEL[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      I1 => \^rd_index_reg[1]_0\(0),
      I2 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I3 => \^rd_index_reg[1]_0\(1),
      O => \FILL_LEVEL[1]_i_1_n_0\
    );
\FILL_LEVEL[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40F4BF0BBF0B40F4"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      I1 => \^rd_index_reg[1]_0\(0),
      I2 => \^rd_index_reg[1]_0\(1),
      I3 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I4 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I5 => \^rd_index_reg[1]_0\(2),
      O => \FILL_LEVEL[2]_i_1_n_0\
    );
\FILL_LEVEL[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \FILL_LEVEL[4]_i_3_n_0\,
      I1 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      I2 => \^rd_index_reg[1]_0\(3),
      O => \FILL_LEVEL[3]_i_1_n_0\
    );
\FILL_LEVEL[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      I2 => \FILL_LEVEL[4]_i_3_n_0\,
      I3 => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      I4 => \^rd_index_reg[1]_0\(4),
      O => \FILL_LEVEL[4]_i_2_n_0\
    );
\FILL_LEVEL[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D4FFFF000044D4"
    )
        port map (
      I0 => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      I1 => \^rd_index_reg[1]_0\(1),
      I2 => \^rd_index_reg[1]_0\(0),
      I3 => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      I4 => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      I5 => \^rd_index_reg[1]_0\(2),
      O => \FILL_LEVEL[4]_i_3_n_0\
    );
\FILL_LEVEL_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[0]_i_1_n_0\,
      Q => \^fill_level_reg[5]_0\(0),
      R => \FILL_LEVEL_reg[4]_0\(0)
    );
\FILL_LEVEL_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[1]_i_1_n_0\,
      Q => \^fill_level_reg[5]_0\(1),
      R => \FILL_LEVEL_reg[4]_0\(0)
    );
\FILL_LEVEL_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[2]_i_1_n_0\,
      Q => \^fill_level_reg[5]_0\(2),
      R => \FILL_LEVEL_reg[4]_0\(0)
    );
\FILL_LEVEL_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[3]_i_1_n_0\,
      Q => \^fill_level_reg[5]_0\(3),
      R => \FILL_LEVEL_reg[4]_0\(0)
    );
\FILL_LEVEL_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FILL_LEVEL[4]_i_2_n_0\,
      Q => \^fill_level_reg[5]_0\(4),
      R => \FILL_LEVEL_reg[4]_0\(0)
    );
\FILL_LEVEL_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^rxf_full_axi\,
      Q => \^fill_level_reg[5]_0\(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(3),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(2),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(1),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\IC_REG_WMR_I2_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => \^ic_reg_wmr_i2_reg[0]_0\(0),
      S => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
IC_SYNC_ISR_MSGLST_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => IC_SYNC_ISR_MSGLST_reg_0,
      Q => IC_SYNC_ISR_MSGLST_TXE,
      R => SR(0)
    );
\RD_INDEX[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_0_in_0,
      I1 => \^rd_index_reg[1]_0\(4),
      I2 => \^rd_index_reg[1]_0\(2),
      I3 => \^rd_index_reg[1]_0\(1),
      I4 => \^rd_index_reg[1]_0\(0),
      I5 => \^rd_index_reg[1]_0\(3),
      O => p_0_in(5)
    );
\RD_INDEX[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^fill_level_reg[5]_0\(1),
      I1 => \^fill_level_reg[5]_0\(2),
      I2 => \^fill_level_reg[5]_0\(5),
      I3 => \^fill_level_reg[5]_0\(0),
      I4 => \^fill_level_reg[5]_0\(4),
      I5 => \^fill_level_reg[5]_0\(3),
      O => \FILL_LEVEL_reg[1]_0\
    );
\RD_INDEX[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => \^rd_index_reg[1]_0\(3),
      I2 => \^rd_index_reg[1]_0\(0),
      I3 => \^rd_index_reg[1]_0\(1),
      I4 => \^rd_index_reg[1]_0\(2),
      O => p_0_in(4)
    );
\RD_INDEX[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => \^rd_index_reg[1]_0\(2),
      I2 => \^rd_index_reg[1]_0\(1),
      I3 => \^rd_index_reg[1]_0\(0),
      O => p_0_in(3)
    );
\RD_INDEX[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(2),
      I1 => \^rd_index_reg[1]_0\(0),
      I2 => \^rd_index_reg[1]_0\(1),
      O => p_0_in(2)
    );
\RD_INDEX[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(0),
      O => \RD_INDEX[5]_i_1_n_0\
    );
\RD_INDEX_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[5]_0\(0),
      D => p_0_in(5),
      Q => p_0_in_0,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[5]_0\(0),
      D => p_0_in(4),
      Q => \^rd_index_reg[1]_0\(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[5]_0\(0),
      D => p_0_in(3),
      Q => \^rd_index_reg[1]_0\(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[5]_0\(0),
      D => p_0_in(2),
      Q => \^rd_index_reg[1]_0\(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[5]_0\(0),
      D => rd_index_gray_reg0,
      Q => \^rd_index_reg[1]_0\(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\RD_INDEX_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \RD_INDEX_reg[5]_0\(0),
      D => \RD_INDEX[5]_i_1_n_0\,
      Q => \^rd_index_reg[1]_0\(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
RD_PTR_2C_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized0\
     port map (
      D(5) => rd_index_gray_synced_fs2(0),
      D(4) => rd_index_gray_synced_fs2(1),
      D(3) => rd_index_gray_synced_fs2(2),
      D(2) => rd_index_gray_synced_fs2(3),
      D(1) => rd_index_gray_synced_fs2(4),
      D(0) => rd_index_gray_synced_fs2(5),
      Q(5) => rd_index_gray_reg(0),
      Q(4) => rd_index_gray_reg(1),
      Q(3) => rd_index_gray_reg(2),
      Q(2) => rd_index_gray_reg(3),
      Q(1) => rd_index_gray_reg(4),
      Q(0) => rd_index_gray_reg(5),
      SR(0) => SR(0),
      can_clk => can_clk
    );
RXF_FULL_AXI_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000960"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => p_0_in26_in,
      I2 => p_1_in,
      I3 => p_0_in_0,
      I4 => RXF_FULL_AXI_i_2_n_0,
      I5 => RXF_FULL_AXI_i_3_n_0,
      O => RXF_FULL_AXI0
    );
RXF_FULL_AXI_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9696FF96FFFF96"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => \^rd_index_reg[1]_0\(3),
      I2 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I3 => \^rd_index_reg[1]_0\(1),
      I4 => \^rd_index_reg[1]_0\(0),
      I5 => \wr_index_gray_synced_fs3_d1_reg_n_0_[5]\,
      O => RXF_FULL_AXI_i_2_n_0
    );
RXF_FULL_AXI_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F69F9FF6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I2 => \^rd_index_reg[1]_0\(2),
      I3 => \^rd_index_reg[1]_0\(1),
      I4 => p_1_in21_in,
      O => RXF_FULL_AXI_i_3_n_0
    );
RXF_FULL_AXI_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RXF_FULL_AXI0,
      Q => \^rxf_full_axi\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
RXF_FULL_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4824214200000000"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => wr_index_i_reg(0),
      I2 => RXF_FULL_I_i_2_n_0,
      I3 => wr_index_i_reg(1),
      I4 => p_0_in32_in,
      I5 => \RXF_FULL_I1__6\,
      O => RXF_FULL_I0
    );
RXF_FULL_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => wr_index_i_reg(5),
      I2 => TXE_MSGVAL_D3,
      I3 => wr_index_i_reg(3),
      I4 => wr_index_i_reg(2),
      O => RXF_FULL_I_i_2_n_0
    );
RXF_FULL_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060900060000090"
    )
        port map (
      I0 => \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\,
      I1 => p_1_in9_in,
      I2 => RXF_FULL_I_i_4_n_0,
      I3 => p_1_in13_in,
      I4 => p_1_in11_in,
      I5 => \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\,
      O => \RXF_FULL_I1__6\
    );
RXF_FULL_I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006699066600009"
    )
        port map (
      I0 => wr_index_i_reg(3),
      I1 => \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\,
      I2 => TXE_MSGVAL_D3,
      I3 => wr_index_i_reg(5),
      I4 => wr_index_i_reg(4),
      I5 => \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\,
      O => RXF_FULL_I_i_4_n_0
    );
RXF_FULL_I_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXF_FULL_I0,
      Q => \^rxf_full_i_reg_0\,
      R => SR(0)
    );
RXWM_SET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFEFEFEEEFEE"
    )
        port map (
      I0 => RXWM_SET_i_2_n_0,
      I1 => \^fill_level_reg[5]_0\(5),
      I2 => \^ic_reg_wmr_i2_reg[0]_0\(4),
      I3 => \^fill_level_reg[5]_0\(4),
      I4 => \^ic_reg_wmr_i2_reg[0]_0\(3),
      I5 => \^fill_level_reg[5]_0\(3),
      O => RXWM_SET_i_1_n_0
    );
RXWM_SET_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A008A8A"
    )
        port map (
      I0 => RXWM_SET_i_3_n_0,
      I1 => \^fill_level_reg[5]_0\(2),
      I2 => \^ic_reg_wmr_i2_reg[0]_0\(2),
      I3 => \^fill_level_reg[5]_0\(3),
      I4 => \^ic_reg_wmr_i2_reg[0]_0\(3),
      I5 => RXWM_SET_i_4_n_0,
      O => RXWM_SET_i_2_n_0
    );
RXWM_SET_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40F440F4FFFF40F4"
    )
        port map (
      I0 => \^ic_reg_wmr_i2_reg[0]_0\(0),
      I1 => \^fill_level_reg[5]_0\(0),
      I2 => \^fill_level_reg[5]_0\(1),
      I3 => \^ic_reg_wmr_i2_reg[0]_0\(1),
      I4 => \^fill_level_reg[5]_0\(2),
      I5 => \^ic_reg_wmr_i2_reg[0]_0\(2),
      O => RXWM_SET_i_3_n_0
    );
RXWM_SET_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ic_reg_wmr_i2_reg[0]_0\(4),
      I1 => \^fill_level_reg[5]_0\(4),
      O => RXWM_SET_i_4_n_0
    );
RXWM_SET_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RXWM_SET_i_1_n_0,
      Q => TXEWM_SET,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
TXE_MSGVAL_D1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^rxf_full_i_reg_0\,
      I1 => Q(0),
      I2 => TXE_MSGVAL_FD2,
      I3 => TXE_MSGVAL_FD1,
      O => TXE_MSGVAL_D10
    );
TXE_MSGVAL_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_MSGVAL_D10,
      Q => \^txe_msgval_d1_reg_0\,
      R => SR(0)
    );
TXE_MSGVAL_D2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^rxf_full_i_reg_0\,
      I1 => Q(0),
      I2 => \^txe_msgval_d1_reg_0\,
      O => TXE_MSGVAL_D20
    );
TXE_MSGVAL_D2_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => TXE_MSGVAL_D20,
      Q => \^txe_msgval_d2_reg_0\,
      R => SR(0)
    );
TXE_MSGVAL_D3_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \^txe_msgval_d2_reg_0\,
      Q => TXE_MSGVAL_D3,
      R => SR(0)
    );
WR_PTR_2S_CDC_TO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized1\
     port map (
      D(5) => wr_index_gray_synced_fs3(0),
      D(4) => wr_index_gray_synced_fs3(1),
      D(3) => wr_index_gray_synced_fs3(2),
      D(2) => wr_index_gray_synced_fs3(3),
      D(1) => wr_index_gray_synced_fs3(4),
      D(0) => wr_index_gray_synced_fs3(5),
      \MULTI_BIT.s_level_out_bus_d5_reg[0]_0\ => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      Q(4) => wr_index_gray_reg(1),
      Q(3) => wr_index_gray_reg(2),
      Q(2) => wr_index_gray_reg(3),
      Q(1) => wr_index_gray_reg(4),
      Q(0) => wr_index_gray_reg(5),
      s_axi_aclk => s_axi_aclk,
      wr_index_i_reg(0) => wr_index_i_reg(0)
    );
addr_location_incr_count_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => addr_location_incr_count_reg_1,
      Q => \^addr_location_incr_count_reg_0\(0),
      R => SR(0)
    );
\gen_fifo_rx0.u_rxxpm_1_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => TXE_BRAM_ADDR(8),
      I1 => \^txe_msgval_d1_reg_0\,
      I2 => \^txe_msgval_d2_reg_0\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1\(1),
      O => addra(2)
    );
\gen_fifo_rx0.u_rxxpm_1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8ABABA8"
    )
        port map (
      I0 => TXE_BRAM_ADDR(9),
      I1 => \^txe_msgval_d1_reg_0\,
      I2 => \^txe_msgval_d2_reg_0\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_16\(0),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_1_17\,
      O => addra(1)
    );
\gen_fifo_rx0.u_rxxpm_1_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \^addr_location_incr_count_reg_0\(0),
      I1 => \^txe_msgval_d1_reg_0\,
      I2 => \^txe_msgval_d2_reg_0\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      O => addra(0)
    );
\gen_fifo_rx0.u_rxxpm_1_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(10),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(31),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(31)
    );
\gen_fifo_rx0.u_rxxpm_1_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_3\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(9),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(30),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(30)
    );
\gen_fifo_rx0.u_rxxpm_1_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_4\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(8),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(29),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(29)
    );
\gen_fifo_rx0.u_rxxpm_1_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_5\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(7),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(28),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(28)
    );
\gen_fifo_rx0.u_rxxpm_1_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_6\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(6),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(27),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(27)
    );
\gen_fifo_rx0.u_rxxpm_1_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_7\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(5),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(26),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(26)
    );
\gen_fifo_rx0.u_rxxpm_1_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_fifo_rx0.u_rxxpm_1_i_55_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(4),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(25),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(25)
    );
\gen_fifo_rx0.u_rxxpm_1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(9),
      I1 => \^txe_msgval_d2_reg_0\,
      I2 => \^txe_msgval_d1_reg_0\,
      O => addra(10)
    );
\gen_fifo_rx0.u_rxxpm_1_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_9\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(3),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(24),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(24)
    );
\gen_fifo_rx0.u_rxxpm_1_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_10\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(2),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(23),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(23)
    );
\gen_fifo_rx0.u_rxxpm_1_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_11\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(1),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(22),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(22)
    );
\gen_fifo_rx0.u_rxxpm_1_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_12\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(0),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(21),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(21)
    );
\gen_fifo_rx0.u_rxxpm_1_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_13\,
      I1 => TS_RX_WDATA_F1(20),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(20),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(20)
    );
\gen_fifo_rx0.u_rxxpm_1_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_14\,
      I1 => TS_RX_WDATA_F1(19),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(19),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(19)
    );
\gen_fifo_rx0.u_rxxpm_1_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_15\,
      I1 => TS_RX_WDATA_F1(18),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(18),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(18)
    );
\gen_fifo_rx0.u_rxxpm_1_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I1 => TS_RX_WDATA_F1(17),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(17),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(17)
    );
\gen_fifo_rx0.u_rxxpm_1_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555DFD5"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0_0\,
      I1 => TS_RX_WDATA_F1(16),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(16),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(16)
    );
\gen_fifo_rx0.u_rxxpm_1_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(15),
      I1 => TS_RX_WDATA_F1(15),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(15),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(15)
    );
\gen_fifo_rx0.u_rxxpm_1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(8),
      I1 => \^txe_msgval_d2_reg_0\,
      I2 => \^txe_msgval_d1_reg_0\,
      O => addra(9)
    );
\gen_fifo_rx0.u_rxxpm_1_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(14),
      I1 => TS_RX_WDATA_F1(14),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(14),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(14)
    );
\gen_fifo_rx0.u_rxxpm_1_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(13),
      I1 => TS_RX_WDATA_F1(13),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(13),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(13)
    );
\gen_fifo_rx0.u_rxxpm_1_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(12),
      I1 => TS_RX_WDATA_F1(12),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(12),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(12)
    );
\gen_fifo_rx0.u_rxxpm_1_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(11),
      I1 => TS_RX_WDATA_F1(11),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(11),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(11)
    );
\gen_fifo_rx0.u_rxxpm_1_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(10),
      I1 => TS_RX_WDATA_F1(10),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(10),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(10)
    );
\gen_fifo_rx0.u_rxxpm_1_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(9),
      I1 => TS_RX_WDATA_F1(9),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(9),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(9)
    );
\gen_fifo_rx0.u_rxxpm_1_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(8),
      I1 => TS_RX_WDATA_F1(8),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(8),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(8)
    );
\gen_fifo_rx0.u_rxxpm_1_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(7),
      I1 => TS_RX_WDATA_F1(7),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(7),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(7)
    );
\gen_fifo_rx0.u_rxxpm_1_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(6),
      I1 => TS_RX_WDATA_F1(6),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(6),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(6)
    );
\gen_fifo_rx0.u_rxxpm_1_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(5),
      I1 => TS_RX_WDATA_F1(5),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(5),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(5)
    );
\gen_fifo_rx0.u_rxxpm_1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(7),
      I1 => \^txe_msgval_d2_reg_0\,
      I2 => \^txe_msgval_d1_reg_0\,
      O => addra(8)
    );
\gen_fifo_rx0.u_rxxpm_1_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(4),
      I1 => TS_RX_WDATA_F1(4),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(4),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(4)
    );
\gen_fifo_rx0.u_rxxpm_1_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(3),
      I1 => TS_RX_WDATA_F1(3),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(3),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(3)
    );
\gen_fifo_rx0.u_rxxpm_1_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(2),
      I1 => TS_RX_WDATA_F1(2),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(2),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(2)
    );
\gen_fifo_rx0.u_rxxpm_1_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(1),
      I1 => TS_RX_WDATA_F1(1),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(1),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(1)
    );
\gen_fifo_rx0.u_rxxpm_1_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCAAAACFC0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(0),
      I1 => TS_RX_WDATA_F1(0),
      I2 => TS_RX_WEN,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_2\(0),
      I4 => \^txe_msgval_d1_reg_0\,
      I5 => \^txe_msgval_d2_reg_0\,
      O => dina(0)
    );
\gen_fifo_rx0.u_rxxpm_1_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^txe_msgval_d1_reg_0\,
      I1 => \^txe_msgval_d2_reg_0\,
      O => TXE_BRAM_WEN
    );
\gen_fifo_rx0.u_rxxpm_1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(6),
      I1 => \^txe_msgval_d2_reg_0\,
      I2 => \^txe_msgval_d1_reg_0\,
      O => addra(7)
    );
\gen_fifo_rx0.u_rxxpm_1_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => transmit_mode_d1,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1_8\(16),
      I2 => \^txe_msgval_d2_reg_0\,
      I3 => \^txe_msgval_d1_reg_0\,
      O => \gen_fifo_rx0.u_rxxpm_1_i_55_n_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(5),
      I1 => \^txe_msgval_d2_reg_0\,
      I2 => \^txe_msgval_d1_reg_0\,
      O => addra(6)
    );
\gen_fifo_rx0.u_rxxpm_1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => TXE_BRAM_ADDR(5),
      I1 => \^txe_msgval_d1_reg_0\,
      I2 => \^txe_msgval_d2_reg_0\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1\(4),
      O => addra(5)
    );
\gen_fifo_rx0.u_rxxpm_1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => TXE_BRAM_ADDR(6),
      I1 => \^txe_msgval_d1_reg_0\,
      I2 => \^txe_msgval_d2_reg_0\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1\(3),
      O => addra(4)
    );
\gen_fifo_rx0.u_rxxpm_1_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => TXE_BRAM_ADDR(7),
      I1 => \^txe_msgval_d1_reg_0\,
      I2 => \^txe_msgval_d2_reg_0\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1\(2),
      O => addra(3)
    );
\rd_index_gray_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => p_0_in_0,
      O => rd_index_gray_reg07_out
    );
\rd_index_gray_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(4),
      I1 => \^rd_index_reg[1]_0\(3),
      O => rd_index_gray_reg05_out
    );
\rd_index_gray_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(3),
      I1 => \^rd_index_reg[1]_0\(2),
      O => rd_index_gray_reg03_out
    );
\rd_index_gray_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(2),
      I1 => \^rd_index_reg[1]_0\(1),
      O => rd_index_gray_reg01_out
    );
\rd_index_gray_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_index_reg[1]_0\(1),
      I1 => \^rd_index_reg[1]_0\(0),
      O => rd_index_gray_reg0
    );
\rd_index_gray_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in_0,
      Q => rd_index_gray_reg(0),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg07_out,
      Q => rd_index_gray_reg(1),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg05_out,
      Q => rd_index_gray_reg(2),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg03_out,
      Q => rd_index_gray_reg(3),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg01_out,
      Q => rd_index_gray_reg(4),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_index_gray_reg0,
      Q => rd_index_gray_reg(5),
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\rd_index_gray_synced_fs2_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(0),
      Q => p_0_in0_in,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(1),
      Q => p_0_in32_in,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(2),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[2]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(3),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[3]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(4),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[4]\,
      R => SR(0)
    );
\rd_index_gray_synced_fs2_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => rd_index_gray_synced_fs2(5),
      Q => \rd_index_gray_synced_fs2_d1_reg_n_0_[5]\,
      R => SR(0)
    );
transmit_mode_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => CANCEL_REQ_2C_CDC_TO_n_0,
      Q => transmit_mode_d1,
      R => '0'
    );
\wr_index_binary_synced_fs3_d1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in26_in,
      O => wr_index_gray_2msb_xor_axi
    );
\wr_index_binary_synced_fs3_d1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I1 => p_0_in26_in,
      I2 => p_1_in,
      O => wr_index_binary_synced_fs3(2)
    );
\wr_index_binary_synced_fs3_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I1 => p_1_in,
      I2 => p_0_in26_in,
      I3 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      O => wr_index_binary_synced_fs3(3)
    );
\wr_index_binary_synced_fs3_d1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_1_in21_in,
      I1 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I2 => p_0_in26_in,
      I3 => p_1_in,
      I4 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      O => wr_index_binary_synced_fs3(4)
    );
\wr_index_binary_synced_fs3_d1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \wr_index_gray_synced_fs3_d1_reg_n_0_[5]\,
      I1 => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => p_0_in26_in,
      I4 => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      I5 => p_1_in21_in,
      O => wr_index_binary_synced_fs3(5)
    );
\wr_index_binary_synced_fs3_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_2msb_xor_axi,
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[1]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(2),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[2]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(3),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[3]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(4),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[4]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_binary_synced_fs3_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_binary_synced_fs3(5),
      Q => \wr_index_binary_synced_fs3_d1_reg_n_0_[5]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AA6AAAAA"
    )
        port map (
      I0 => wr_index_i_reg(0),
      I1 => wr_index_i_reg(2),
      I2 => wr_index_i_reg(3),
      I3 => \wr_index_gray_reg[1]_i_2_n_0\,
      I4 => wr_index_i_reg(4),
      I5 => wr_index_i_reg(1),
      O => wr_index_gray_reg016_out
    );
\wr_index_gray_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => TXE_MSGVAL_D3,
      I1 => wr_index_i_reg(5),
      O => \wr_index_gray_reg[1]_i_2_n_0\
    );
\wr_index_gray_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => wr_index_i_reg(1),
      I1 => wr_index_i_reg(4),
      I2 => wr_index_i_reg(5),
      I3 => TXE_MSGVAL_D3,
      I4 => wr_index_i_reg(3),
      I5 => wr_index_i_reg(2),
      O => wr_index_gray_reg014_out
    );
\wr_index_gray_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56666666"
    )
        port map (
      I0 => wr_index_i_reg(2),
      I1 => wr_index_i_reg(3),
      I2 => TXE_MSGVAL_D3,
      I3 => wr_index_i_reg(5),
      I4 => wr_index_i_reg(4),
      O => wr_index_gray_reg012_out
    );
\wr_index_gray_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => wr_index_i_reg(3),
      I1 => wr_index_i_reg(4),
      I2 => wr_index_i_reg(5),
      I3 => TXE_MSGVAL_D3,
      O => wr_index_gray_reg010_out
    );
\wr_index_gray_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => TXE_MSGVAL_D3,
      I1 => wr_index_i_reg(5),
      I2 => wr_index_i_reg(4),
      O => wr_index_gray_reg0
    );
\wr_index_gray_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg016_out,
      Q => wr_index_gray_reg(1),
      R => SR(0)
    );
\wr_index_gray_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg014_out,
      Q => wr_index_gray_reg(2),
      R => SR(0)
    );
\wr_index_gray_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg012_out,
      Q => wr_index_gray_reg(3),
      R => SR(0)
    );
\wr_index_gray_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg010_out,
      Q => wr_index_gray_reg(4),
      R => SR(0)
    );
\wr_index_gray_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => wr_index_gray_reg0,
      Q => wr_index_gray_reg(5),
      R => SR(0)
    );
\wr_index_gray_synced_fs3_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(0),
      Q => p_1_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(1),
      Q => p_0_in26_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(2),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[2]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(3),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[3]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(4),
      Q => p_1_in21_in,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_gray_synced_fs3_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_index_gray_synced_fs3(5),
      Q => \wr_index_gray_synced_fs3_d1_reg_n_0_[5]\,
      R => \MULTI_BIT.s_level_out_bus_d5_reg[0]\
    );
\wr_index_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => wr_index_i_reg(1),
      I1 => wr_index_i_reg(4),
      I2 => \wr_index_gray_reg[1]_i_2_n_0\,
      I3 => wr_index_i_reg(3),
      I4 => wr_index_i_reg(2),
      I5 => wr_index_i_reg(0),
      O => p_1_in1_in
    );
\wr_index_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_index_i_reg(2),
      I1 => wr_index_i_reg(3),
      I2 => TXE_MSGVAL_D3,
      I3 => wr_index_i_reg(5),
      I4 => wr_index_i_reg(4),
      I5 => wr_index_i_reg(1),
      O => p_1_in13_in
    );
\wr_index_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_index_i_reg(4),
      I1 => wr_index_i_reg(5),
      I2 => TXE_MSGVAL_D3,
      I3 => wr_index_i_reg(3),
      I4 => wr_index_i_reg(2),
      O => p_1_in11_in
    );
\wr_index_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => TXE_MSGVAL_D3,
      I1 => wr_index_i_reg(5),
      I2 => wr_index_i_reg(4),
      I3 => wr_index_i_reg(3),
      O => p_1_in9_in
    );
\wr_index_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_index_i_reg(5),
      I1 => TXE_MSGVAL_D3,
      I2 => wr_index_i_reg(4),
      O => p_1_in8_in
    );
\wr_index_i[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => TXE_MSGVAL_D3,
      I1 => wr_index_i_reg(5),
      O => \wr_index_i[5]_i_1_n_0\
    );
\wr_index_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in1_in,
      Q => wr_index_i_reg(0),
      R => SR(0)
    );
\wr_index_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in13_in,
      Q => wr_index_i_reg(1),
      R => SR(0)
    );
\wr_index_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in11_in,
      Q => wr_index_i_reg(2),
      R => SR(0)
    );
\wr_index_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in9_in,
      Q => wr_index_i_reg(3),
      R => SR(0)
    );
\wr_index_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => p_1_in8_in,
      Q => wr_index_i_reg(4),
      R => SR(0)
    );
\wr_index_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \wr_index_i[5]_i_1_n_0\,
      Q => wr_index_i_reg(5),
      R => SR(0)
    );
\wr_index_id_loc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \wr_index_id_loc[1]_i_3_n_0\,
      I1 => dest_arst,
      O => \wr_index_id_loc[1]_i_1_n_0\
    );
\wr_index_id_loc[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => TXE_BRAM_ADDR(6),
      I1 => TXE_BRAM_ADDR(9),
      I2 => TXE_BRAM_ADDR(8),
      I3 => TXE_BRAM_ADDR(7),
      I4 => TXE_BRAM_ADDR(5),
      O => \p_0_in__3\(5)
    );
\wr_index_id_loc[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wr_index_i_reg(3),
      I1 => wr_index_i_reg(2),
      I2 => wr_index_i_reg(5),
      I3 => wr_index_i_reg(4),
      I4 => TXE_MSGVAL_D3,
      I5 => wr_index_i_reg(1),
      O => \wr_index_id_loc[1]_i_3_n_0\
    );
\wr_index_id_loc[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => TXE_BRAM_ADDR(7),
      I1 => TXE_BRAM_ADDR(8),
      I2 => TXE_BRAM_ADDR(9),
      I3 => TXE_BRAM_ADDR(6),
      O => \p_0_in__3\(4)
    );
\wr_index_id_loc[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => TXE_BRAM_ADDR(9),
      I1 => TXE_BRAM_ADDR(8),
      I2 => TXE_BRAM_ADDR(7),
      O => \p_0_in__3\(3)
    );
\wr_index_id_loc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => TXE_BRAM_ADDR(9),
      I1 => TXE_BRAM_ADDR(8),
      O => \p_0_in__3\(2)
    );
\wr_index_id_loc[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TXE_BRAM_ADDR(9),
      O => \p_0_in__3\(1)
    );
\wr_index_id_loc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_MSGVAL_D3,
      D => \p_0_in__3\(5),
      Q => TXE_BRAM_ADDR(5),
      R => \wr_index_id_loc[1]_i_1_n_0\
    );
\wr_index_id_loc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_MSGVAL_D3,
      D => \p_0_in__3\(4),
      Q => TXE_BRAM_ADDR(6),
      R => \wr_index_id_loc[1]_i_1_n_0\
    );
\wr_index_id_loc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_MSGVAL_D3,
      D => \p_0_in__3\(3),
      Q => TXE_BRAM_ADDR(7),
      R => \wr_index_id_loc[1]_i_1_n_0\
    );
\wr_index_id_loc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_MSGVAL_D3,
      D => \p_0_in__3\(2),
      Q => TXE_BRAM_ADDR(8),
      R => \wr_index_id_loc[1]_i_1_n_0\
    );
\wr_index_id_loc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => TXE_MSGVAL_D3,
      D => \p_0_in__3\(1),
      Q => TXE_BRAM_ADDR(9),
      R => \wr_index_id_loc[1]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_txmsg_addr_gen is
  port (
    ADDR_M_CC : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \TXE_DATA_TS_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \TXE_DATA_TS_reg[1]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[2]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[3]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[4]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[5]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[7]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \TXE_DATA_TS_reg[8]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[9]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[10]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[11]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[12]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[13]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[14]_0\ : out STD_LOGIC;
    \TXE_DATA_TS_reg[15]_0\ : out STD_LOGIC;
    \syncstages_ff_reg[0][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    can_clk : in STD_LOGIC;
    \addr_location_incr_count_reg[4]_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \txe_id_data_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_location_incr_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_txmsg_addr_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_txmsg_addr_gen is
  signal \TXE_DATA_TS[0]_i_1_n_0\ : STD_LOGIC;
  signal \^txe_data_ts_reg[7]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \TXE_DATA_TS_reg_n_0_[0]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[10]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[11]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[12]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[13]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[14]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[15]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[1]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[2]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[3]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[4]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[5]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[8]\ : STD_LOGIC;
  signal \TXE_DATA_TS_reg_n_0_[9]\ : STD_LOGIC;
  signal \addr_location_incr_count[0]_i_2_n_0\ : STD_LOGIC;
  signal addr_location_incr_count_reg : STD_LOGIC_VECTOR ( 0 to 4 );
  signal locked_id_loc_sig_fs2 : STD_LOGIC_VECTOR ( 0 to 9 );
  signal locked_id_loc_sig_fs2_d1 : STD_LOGIC_VECTOR ( 0 to 9 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal txe_id_data_i : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \txe_id_data_i[0]_i_1_n_0\ : STD_LOGIC;
  signal u_txxpm_1_i_1_n_3 : STD_LOGIC;
  signal u_txxpm_1_i_2_n_0 : STD_LOGIC;
  signal u_txxpm_1_i_2_n_1 : STD_LOGIC;
  signal u_txxpm_1_i_2_n_2 : STD_LOGIC;
  signal u_txxpm_1_i_2_n_3 : STD_LOGIC;
  signal u_txxpm_1_i_3_n_0 : STD_LOGIC;
  signal u_txxpm_1_i_3_n_1 : STD_LOGIC;
  signal u_txxpm_1_i_3_n_2 : STD_LOGIC;
  signal u_txxpm_1_i_3_n_3 : STD_LOGIC;
  signal u_txxpm_1_i_4_n_0 : STD_LOGIC;
  signal u_txxpm_1_i_5_n_0 : STD_LOGIC;
  signal u_txxpm_1_i_6_n_0 : STD_LOGIC;
  signal u_txxpm_1_i_7_n_0 : STD_LOGIC;
  signal u_txxpm_1_i_8_n_0 : STD_LOGIC;
  signal NLW_u_txxpm_1_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_u_txxpm_1_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\ : label is 10;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\ : label is "ARRAY_SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_location_incr_count[0]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \addr_location_incr_count[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \addr_location_incr_count[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \addr_location_incr_count[3]_i_1\ : label is "soft_lutpair101";
begin
  \TXE_DATA_TS_reg[7]_1\(0) <= \^txe_data_ts_reg[7]_1\(0);
\TXE_DATA_TS[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => addr_location_incr_count_reg(4),
      I1 => addr_location_incr_count_reg(3),
      I2 => addr_location_incr_count_reg(2),
      I3 => addr_location_incr_count_reg(0),
      I4 => addr_location_incr_count_reg(1),
      O => \TXE_DATA_TS[0]_i_1_n_0\
    );
\TXE_DATA_TS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(31),
      Q => \TXE_DATA_TS_reg_n_0_[0]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(21),
      Q => \TXE_DATA_TS_reg_n_0_[10]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(20),
      Q => \TXE_DATA_TS_reg_n_0_[11]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(19),
      Q => \TXE_DATA_TS_reg_n_0_[12]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(18),
      Q => \TXE_DATA_TS_reg_n_0_[13]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(17),
      Q => \TXE_DATA_TS_reg_n_0_[14]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(16),
      Q => \TXE_DATA_TS_reg_n_0_[15]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(30),
      Q => \TXE_DATA_TS_reg_n_0_[1]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(29),
      Q => \TXE_DATA_TS_reg_n_0_[2]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(28),
      Q => \TXE_DATA_TS_reg_n_0_[3]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(27),
      Q => \TXE_DATA_TS_reg_n_0_[4]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(26),
      Q => \TXE_DATA_TS_reg_n_0_[5]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(24),
      Q => \^txe_data_ts_reg[7]_1\(0),
      R => SR(0)
    );
\TXE_DATA_TS_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(23),
      Q => \TXE_DATA_TS_reg_n_0_[8]\,
      R => SR(0)
    );
\TXE_DATA_TS_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \TXE_DATA_TS[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(22),
      Q => \TXE_DATA_TS_reg_n_0_[9]\,
      R => SR(0)
    );
\XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single
     port map (
      dest_clk => can_clk,
      dest_out(9) => locked_id_loc_sig_fs2(0),
      dest_out(8) => locked_id_loc_sig_fs2(1),
      dest_out(7) => locked_id_loc_sig_fs2(2),
      dest_out(6) => locked_id_loc_sig_fs2(3),
      dest_out(5) => locked_id_loc_sig_fs2(4),
      dest_out(4) => locked_id_loc_sig_fs2(5),
      dest_out(3) => locked_id_loc_sig_fs2(6),
      dest_out(2) => locked_id_loc_sig_fs2(7),
      dest_out(1) => locked_id_loc_sig_fs2(8),
      dest_out(0) => locked_id_loc_sig_fs2(9),
      src_clk => '0',
      src_in(9 downto 1) => \syncstages_ff_reg[0][9]\(8 downto 0),
      src_in(0) => '0'
    );
\addr_location_incr_count[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00000000"
    )
        port map (
      I0 => addr_location_incr_count_reg(2),
      I1 => addr_location_incr_count_reg(1),
      I2 => addr_location_incr_count_reg(3),
      I3 => addr_location_incr_count_reg(4),
      I4 => addr_location_incr_count_reg(0),
      I5 => \addr_location_incr_count_reg[4]_0\,
      O => \addr_location_incr_count[0]_i_2_n_0\
    );
\addr_location_incr_count[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => addr_location_incr_count_reg(1),
      I1 => addr_location_incr_count_reg(4),
      I2 => addr_location_incr_count_reg(3),
      I3 => addr_location_incr_count_reg(2),
      I4 => addr_location_incr_count_reg(0),
      O => \p_0_in__2\(4)
    );
\addr_location_incr_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => addr_location_incr_count_reg(2),
      I1 => addr_location_incr_count_reg(3),
      I2 => addr_location_incr_count_reg(4),
      I3 => addr_location_incr_count_reg(1),
      O => \p_0_in__2\(3)
    );
\addr_location_incr_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => addr_location_incr_count_reg(4),
      I1 => addr_location_incr_count_reg(3),
      I2 => addr_location_incr_count_reg(2),
      O => \p_0_in__2\(2)
    );
\addr_location_incr_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => addr_location_incr_count_reg(4),
      I1 => addr_location_incr_count_reg(3),
      O => \p_0_in__2\(1)
    );
\addr_location_incr_count[4]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr_location_incr_count_reg(4),
      O => \p_0_in__2\(0)
    );
\addr_location_incr_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \addr_location_incr_count[0]_i_2_n_0\,
      D => \p_0_in__2\(4),
      Q => addr_location_incr_count_reg(0),
      R => \addr_location_incr_count_reg[0]_0\(0)
    );
\addr_location_incr_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \addr_location_incr_count[0]_i_2_n_0\,
      D => \p_0_in__2\(3),
      Q => addr_location_incr_count_reg(1),
      R => \addr_location_incr_count_reg[0]_0\(0)
    );
\addr_location_incr_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \addr_location_incr_count[0]_i_2_n_0\,
      D => \p_0_in__2\(2),
      Q => addr_location_incr_count_reg(2),
      R => \addr_location_incr_count_reg[0]_0\(0)
    );
\addr_location_incr_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \addr_location_incr_count[0]_i_2_n_0\,
      D => \p_0_in__2\(1),
      Q => addr_location_incr_count_reg(3),
      R => \addr_location_incr_count_reg[0]_0\(0)
    );
\addr_location_incr_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \addr_location_incr_count[0]_i_2_n_0\,
      D => \p_0_in__2\(0),
      Q => addr_location_incr_count_reg(4),
      R => \addr_location_incr_count_reg[0]_0\(0)
    );
\gen_fifo_rx0.u_rxxpm_1_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[0]\,
      I1 => txe_id_data_i(0),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[0]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[1]\,
      I1 => txe_id_data_i(1),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[1]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[2]\,
      I1 => txe_id_data_i(2),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[2]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[3]\,
      I1 => txe_id_data_i(3),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[3]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[4]\,
      I1 => txe_id_data_i(4),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[4]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[5]\,
      I1 => txe_id_data_i(5),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[5]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \^txe_data_ts_reg[7]_1\(0),
      I1 => txe_id_data_i(7),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[7]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[8]\,
      I1 => txe_id_data_i(8),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[8]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[9]\,
      I1 => txe_id_data_i(9),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[9]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[10]\,
      I1 => txe_id_data_i(10),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[10]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[11]\,
      I1 => txe_id_data_i(11),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[11]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[12]\,
      I1 => txe_id_data_i(12),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[12]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[13]\,
      I1 => txe_id_data_i(13),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[13]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[14]\,
      I1 => txe_id_data_i(14),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[14]_0\
    );
\gen_fifo_rx0.u_rxxpm_1_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => \TXE_DATA_TS_reg_n_0_[15]\,
      I1 => txe_id_data_i(15),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1_0\,
      O => \TXE_DATA_TS_reg[15]_0\
    );
\locked_id_loc_sig_fs2_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(0),
      Q => locked_id_loc_sig_fs2_d1(0),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(1),
      Q => locked_id_loc_sig_fs2_d1(1),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(2),
      Q => locked_id_loc_sig_fs2_d1(2),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(3),
      Q => locked_id_loc_sig_fs2_d1(3),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(4),
      Q => locked_id_loc_sig_fs2_d1(4),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(5),
      Q => locked_id_loc_sig_fs2_d1(5),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(6),
      Q => locked_id_loc_sig_fs2_d1(6),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(7),
      Q => locked_id_loc_sig_fs2_d1(7),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(8),
      Q => locked_id_loc_sig_fs2_d1(8),
      R => SR(0)
    );
\locked_id_loc_sig_fs2_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => locked_id_loc_sig_fs2(9),
      Q => locked_id_loc_sig_fs2_d1(9),
      R => SR(0)
    );
\txe_id_data_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => addr_location_incr_count_reg(4),
      I1 => addr_location_incr_count_reg(3),
      I2 => addr_location_incr_count_reg(2),
      I3 => addr_location_incr_count_reg(0),
      I4 => addr_location_incr_count_reg(1),
      O => \txe_id_data_i[0]_i_1_n_0\
    );
\txe_id_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(31),
      Q => txe_id_data_i(0),
      R => SR(0)
    );
\txe_id_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(21),
      Q => txe_id_data_i(10),
      R => SR(0)
    );
\txe_id_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(20),
      Q => txe_id_data_i(11),
      R => SR(0)
    );
\txe_id_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(19),
      Q => txe_id_data_i(12),
      R => SR(0)
    );
\txe_id_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(18),
      Q => txe_id_data_i(13),
      R => SR(0)
    );
\txe_id_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(17),
      Q => txe_id_data_i(14),
      R => SR(0)
    );
\txe_id_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(16),
      Q => txe_id_data_i(15),
      R => SR(0)
    );
\txe_id_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(15),
      Q => Q(15),
      R => SR(0)
    );
\txe_id_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(14),
      Q => Q(14),
      R => SR(0)
    );
\txe_id_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(13),
      Q => Q(13),
      R => SR(0)
    );
\txe_id_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(12),
      Q => Q(12),
      R => SR(0)
    );
\txe_id_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(30),
      Q => txe_id_data_i(1),
      R => SR(0)
    );
\txe_id_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(11),
      Q => Q(11),
      R => SR(0)
    );
\txe_id_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(10),
      Q => Q(10),
      R => SR(0)
    );
\txe_id_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(9),
      Q => Q(9),
      R => SR(0)
    );
\txe_id_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(8),
      Q => Q(8),
      R => SR(0)
    );
\txe_id_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(7),
      Q => Q(7),
      R => SR(0)
    );
\txe_id_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(6),
      Q => Q(6),
      R => SR(0)
    );
\txe_id_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(5),
      Q => Q(5),
      R => SR(0)
    );
\txe_id_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(4),
      Q => Q(4),
      R => SR(0)
    );
\txe_id_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(3),
      Q => Q(3),
      R => SR(0)
    );
\txe_id_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(2),
      Q => Q(2),
      R => SR(0)
    );
\txe_id_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(29),
      Q => txe_id_data_i(2),
      R => SR(0)
    );
\txe_id_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(1),
      Q => Q(1),
      R => SR(0)
    );
\txe_id_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(0),
      Q => Q(0),
      R => SR(0)
    );
\txe_id_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(28),
      Q => txe_id_data_i(3),
      R => SR(0)
    );
\txe_id_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(27),
      Q => txe_id_data_i(4),
      R => SR(0)
    );
\txe_id_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(26),
      Q => txe_id_data_i(5),
      R => SR(0)
    );
\txe_id_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(25),
      Q => Q(16),
      R => SR(0)
    );
\txe_id_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(24),
      Q => txe_id_data_i(7),
      R => SR(0)
    );
\txe_id_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(23),
      Q => txe_id_data_i(8),
      R => SR(0)
    );
\txe_id_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => \txe_id_data_i[0]_i_1_n_0\,
      D => \txe_id_data_i_reg[0]_0\(22),
      Q => txe_id_data_i(9),
      R => SR(0)
    );
u_txxpm_1_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => u_txxpm_1_i_2_n_0,
      CO(3 downto 1) => NLW_u_txxpm_1_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => u_txxpm_1_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_u_txxpm_1_i_1_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => ADDR_M_CC(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => locked_id_loc_sig_fs2_d1(0),
      S(0) => locked_id_loc_sig_fs2_d1(1)
    );
u_txxpm_1_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => u_txxpm_1_i_3_n_0,
      CO(3) => u_txxpm_1_i_2_n_0,
      CO(2) => u_txxpm_1_i_2_n_1,
      CO(1) => u_txxpm_1_i_2_n_2,
      CO(0) => u_txxpm_1_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => locked_id_loc_sig_fs2_d1(5),
      O(3 downto 0) => ADDR_M_CC(7 downto 4),
      S(3) => locked_id_loc_sig_fs2_d1(2),
      S(2) => locked_id_loc_sig_fs2_d1(3),
      S(1) => locked_id_loc_sig_fs2_d1(4),
      S(0) => u_txxpm_1_i_4_n_0
    );
u_txxpm_1_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => u_txxpm_1_i_3_n_0,
      CO(2) => u_txxpm_1_i_3_n_1,
      CO(1) => u_txxpm_1_i_3_n_2,
      CO(0) => u_txxpm_1_i_3_n_3,
      CYINIT => '0',
      DI(3) => locked_id_loc_sig_fs2_d1(6),
      DI(2) => locked_id_loc_sig_fs2_d1(7),
      DI(1) => locked_id_loc_sig_fs2_d1(8),
      DI(0) => locked_id_loc_sig_fs2_d1(9),
      O(3 downto 0) => ADDR_M_CC(3 downto 0),
      S(3) => u_txxpm_1_i_5_n_0,
      S(2) => u_txxpm_1_i_6_n_0,
      S(1) => u_txxpm_1_i_7_n_0,
      S(0) => u_txxpm_1_i_8_n_0
    );
u_txxpm_1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => locked_id_loc_sig_fs2_d1(5),
      I1 => addr_location_incr_count_reg(0),
      O => u_txxpm_1_i_4_n_0
    );
u_txxpm_1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => locked_id_loc_sig_fs2_d1(6),
      I1 => addr_location_incr_count_reg(1),
      O => u_txxpm_1_i_5_n_0
    );
u_txxpm_1_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => locked_id_loc_sig_fs2_d1(7),
      I1 => addr_location_incr_count_reg(2),
      O => u_txxpm_1_i_6_n_0
    );
u_txxpm_1_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => locked_id_loc_sig_fs2_d1(8),
      I1 => addr_location_incr_count_reg(3),
      O => u_txxpm_1_i_7_n_0
    );
u_txxpm_1_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => locked_id_loc_sig_fs2_d1(9),
      I1 => addr_location_incr_count_reg(4),
      O => u_txxpm_1_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_slave_attachment is
  port (
    bus2ip_rnw_i_reg_0 : out STD_LOGIC;
    Bus2IP_CS : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus2ip_addr_i_reg[14]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    E_DATA_ACK : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dest_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_slave_attachment;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_slave_attachment is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus2ip_addr_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[14]_i_2_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \^bus2ip_rnw_i_reg_0\ : STD_LOGIC;
  signal rst : STD_LOGIC;
  signal s_axi_bresp_i : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal s_axi_rresp_i : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal \state1__2\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "SM_READ:1000,SM_WRITE:0100,SM_RESP:0001,SM_IDLE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "SM_READ:1000,SM_WRITE:0100,SM_RESP:0001,SM_IDLE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "SM_READ:1000,SM_WRITE:0100,SM_RESP:0001,SM_IDLE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "SM_READ:1000,SM_WRITE:0100,SM_RESP:0001,SM_IDLE:0010";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus2ip_addr_i[10]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[11]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[12]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[13]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[14]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[6]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[8]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[9]_i_1\ : label is "soft_lutpair2";
begin
  bus2ip_rnw_i_reg_0 <= \^bus2ip_rnw_i_reg_0\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0CAEAE0C0C0C0C"
    )
        port map (
      I0 => s_axi_bresp_i,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \state1__2\,
      I3 => s_axi_rresp_i,
      I4 => \^bus2ip_rnw_i_reg_0\,
      I5 => E_DATA_ACK,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F8F8F88888888"
    )
        port map (
      I0 => \state1__2\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => s_axi_arvalid,
      I3 => s_axi_awvalid,
      I4 => s_axi_wvalid,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => s_axi_bready,
      I2 => \^s_axi_rvalid\,
      I3 => s_axi_rready,
      O => \state1__2\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000800"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_arvalid,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => s_axi_wready,
      I5 => s_axi_bresp_i,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8888"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => E_DATA_ACK,
      I3 => \^bus2ip_rnw_i_reg_0\,
      I4 => s_axi_rresp_i,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      S => rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => s_axi_bresp_i,
      R => rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => s_axi_rresp_i,
      R => rst
    );
I_DECODER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_address_decoder
     port map (
      Bus2IP_CS => Bus2IP_CS,
      E_DATA_ACK => E_DATA_ACK,
      Q => start2,
      dest_rst => dest_rst,
      s_axi_aclk => s_axi_aclk
    );
\bus2ip_addr_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => s_axi_awaddr(8),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[10]_i_1_n_0\
    );
\bus2ip_addr_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(9),
      I1 => s_axi_awaddr(9),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[11]_i_1_n_0\
    );
\bus2ip_addr_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(10),
      I1 => s_axi_awaddr(10),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[12]_i_1_n_0\
    );
\bus2ip_addr_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(11),
      I1 => s_axi_awaddr(11),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[13]_i_1_n_0\
    );
\bus2ip_addr_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      O => \bus2ip_addr_i[14]_i_1_n_0\
    );
\bus2ip_addr_i[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(12),
      I1 => s_axi_awaddr(12),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[14]_i_2_n_0\
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_awaddr(0),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_awaddr(1),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_awaddr(2),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[4]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_awaddr(3),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_awaddr(4),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[6]_i_1_n_0\
    );
\bus2ip_addr_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => s_axi_awaddr(5),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[7]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => s_axi_awaddr(6),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => s_axi_awaddr(7),
      I2 => s_axi_arvalid,
      O => \bus2ip_addr_i[9]_i_1_n_0\
    );
\bus2ip_addr_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[10]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(8),
      R => rst
    );
\bus2ip_addr_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[11]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(9),
      R => rst
    );
\bus2ip_addr_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[12]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(10),
      R => rst
    );
\bus2ip_addr_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[13]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(11),
      R => rst
    );
\bus2ip_addr_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[14]_i_2_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(12),
      R => rst
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(0),
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(1),
      R => rst
    );
\bus2ip_addr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[4]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(2),
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(3),
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[6]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(4),
      R => rst
    );
\bus2ip_addr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[7]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(5),
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[8]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(6),
      R => rst
    );
\bus2ip_addr_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => \bus2ip_addr_i[9]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg[14]_0\(7),
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[14]_i_1_n_0\,
      D => s_axi_arvalid,
      Q => \^bus2ip_rnw_i_reg_0\,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Reset,
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => s_axi_bresp_i,
      I1 => E_DATA_ACK,
      I2 => \^bus2ip_rnw_i_reg_0\,
      I3 => s_axi_bready,
      I4 => \^s_axi_bvalid\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => rst
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(0),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(10),
      Q => s_axi_rdata(10),
      R => rst
    );
\s_axi_rdata_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(11),
      Q => s_axi_rdata(11),
      R => rst
    );
\s_axi_rdata_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(12),
      Q => s_axi_rdata(12),
      R => rst
    );
\s_axi_rdata_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(13),
      Q => s_axi_rdata(13),
      R => rst
    );
\s_axi_rdata_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(14),
      Q => s_axi_rdata(14),
      R => rst
    );
\s_axi_rdata_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(15),
      Q => s_axi_rdata(15),
      R => rst
    );
\s_axi_rdata_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(16),
      Q => s_axi_rdata(16),
      R => rst
    );
\s_axi_rdata_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(17),
      Q => s_axi_rdata(17),
      R => rst
    );
\s_axi_rdata_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(18),
      Q => s_axi_rdata(18),
      R => rst
    );
\s_axi_rdata_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(19),
      Q => s_axi_rdata(19),
      R => rst
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(1),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(20),
      Q => s_axi_rdata(20),
      R => rst
    );
\s_axi_rdata_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(21),
      Q => s_axi_rdata(21),
      R => rst
    );
\s_axi_rdata_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(22),
      Q => s_axi_rdata(22),
      R => rst
    );
\s_axi_rdata_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(23),
      Q => s_axi_rdata(23),
      R => rst
    );
\s_axi_rdata_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(24),
      Q => s_axi_rdata(24),
      R => rst
    );
\s_axi_rdata_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(25),
      Q => s_axi_rdata(25),
      R => rst
    );
\s_axi_rdata_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(26),
      Q => s_axi_rdata(26),
      R => rst
    );
\s_axi_rdata_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(27),
      Q => s_axi_rdata(27),
      R => rst
    );
\s_axi_rdata_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(28),
      Q => s_axi_rdata(28),
      R => rst
    );
\s_axi_rdata_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(29),
      Q => s_axi_rdata(29),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(2),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(30),
      Q => s_axi_rdata(30),
      R => rst
    );
\s_axi_rdata_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(31),
      Q => s_axi_rdata(31),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(3),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(4),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(5),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(6),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(7),
      Q => s_axi_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(8),
      Q => s_axi_rdata(8),
      R => rst
    );
\s_axi_rdata_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => Q(9),
      Q => s_axi_rdata(9),
      R => rst
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => s_axi_rresp_i,
      I1 => E_DATA_ACK,
      I2 => \^bus2ip_rnw_i_reg_0\,
      I3 => s_axi_rready,
      I4 => \^s_axi_rvalid\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => s_axi_arvalid,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_axi_lite_ipif is
  port (
    Bus2IP_RNW : out STD_LOGIC;
    Bus2IP_CS : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus2ip_addr_i_reg[14]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    E_DATA_ACK : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dest_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_axi_lite_ipif;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_slave_attachment
     port map (
      Bus2IP_CS => Bus2IP_CS,
      Bus2IP_Reset => Bus2IP_Reset,
      E_DATA_ACK => E_DATA_ACK,
      Q(31 downto 0) => Q(31 downto 0),
      \bus2ip_addr_i_reg[14]_0\(12 downto 0) => \bus2ip_addr_i_reg[14]\(12 downto 0),
      bus2ip_rnw_i_reg_0 => Bus2IP_RNW,
      dest_rst => dest_rst,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(12 downto 0) => s_axi_araddr(12 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(12 downto 0) => s_axi_awaddr(12 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_rbmm is
  port (
    MATCH_RUNNING_SIG_reg : out STD_LOGIC;
    ID_MATCH_EN_D2_reg : out STD_LOGIC;
    RXMNF_SET : out STD_LOGIC;
    RXF_FULL_AXI : out STD_LOGIC;
    RXWM_SET : out STD_LOGIC;
    RXF_FULL_I_reg : out STD_LOGIC;
    \addr_location_incr_count_reg[1]\ : out STD_LOGIC;
    RXF_FULL_AXI_0 : out STD_LOGIC;
    RXWM_SET_F1 : out STD_LOGIC;
    RXF_FULL_I_reg_0 : out STD_LOGIC;
    CS_H_D1 : out STD_LOGIC;
    enb : out STD_LOGIC;
    ACK_RX : out STD_LOGIC;
    CS_H_D1_1 : out STD_LOGIC;
    host_req_reg : out STD_LOGIC;
    ACK_RX_T : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \FILL_LEVEL_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ack_s_gate_toggle_reg : out STD_LOGIC;
    MATCH_RESULT_SIG_reg : out STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY_reg : out STD_LOGIC;
    \wr_index_id_loc_reg[0]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    RXF_FULL_AT_MSG_BOUNDARY_reg_0 : out STD_LOGIC;
    \addr_location_incr_count_reg[0]\ : out STD_LOGIC;
    \RUNNING_FIFO_ID_LOC_reg_reg[6]\ : out STD_LOGIC;
    \RUNNING_FIFO_ID_LOC_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_imm_cs_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[1]_0\ : out STD_LOGIC;
    \RD_INDEX_reg[1]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \RD_INDEX_reg[1]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_imm_cs_reg[1]_1\ : out STD_LOGIC;
    \wr_index_i_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_id_loc_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    RX_ADDR_M_CC_F1 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    MATCH_RESULT_TO_BSP0 : out STD_LOGIC;
    RXF_FULL_I_reg_1 : out STD_LOGIC;
    RXF_FULL_I_reg_2 : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC;
    \IC_REG_N_BTR_TS2_I_reg[1]\ : out STD_LOGIC;
    \IC_REG_WMR_I2_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ACK_H_reg : out STD_LOGIC;
    ACK_H_reg_0 : out STD_LOGIC;
    ACK_H_reg_1 : out STD_LOGIC;
    ACK_H_reg_2 : out STD_LOGIC;
    ACK_H_reg_3 : out STD_LOGIC;
    ACK_H_reg_4 : out STD_LOGIC;
    ACK_H_reg_5 : out STD_LOGIC;
    ACK_H_reg_6 : out STD_LOGIC;
    ACK_H_reg_7 : out STD_LOGIC;
    ACK_H_reg_8 : out STD_LOGIC;
    ACK_H_reg_9 : out STD_LOGIC;
    ACK_H_reg_10 : out STD_LOGIC;
    ACK_H_reg_11 : out STD_LOGIC;
    ACK_H_reg_12 : out STD_LOGIC;
    ACK_H_reg_13 : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[1]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RUNNING_FIFO_ID_LOC_reg_reg[7]\ : out STD_LOGIC;
    \RUNNING_FIFO_ID_LOC_reg_reg[6]_0\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[1]_3\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[1]_4\ : out STD_LOGIC;
    \FSM_sequential_imm_cs_reg[1]_5\ : out STD_LOGIC;
    addrb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ACF_VAL_I : out STD_LOGIC;
    \num_reg_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \RUNNING_FIFO_ID_LOC_reg_reg[7]_0\ : out STD_LOGIC;
    \IC_REG_WMR_I2_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \FILL_LEVEL_reg[5]\ : out STD_LOGIC;
    \MATCHED_FILTER_INDEX_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \IC_REG_RXFP_I2_reg[0]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \out\ : in STD_LOGIC;
    ACK_H_reg_14 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ID_MATCH_EN_OL : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    can_clk : in STD_LOGIC;
    addr_location_incr_count : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_location_incr_count_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CS_RX : in STD_LOGIC;
    CS_H_INTERNAL : in STD_LOGIC;
    CS_RX_T : in STD_LOGIC;
    CS_H_INTERNAL_3 : in STD_LOGIC;
    ack_s_gate_toggle_reg_0 : in STD_LOGIC;
    MATCH_RESULT_SIG_reg_0 : in STD_LOGIC;
    MATCH_RUNNING_SIG_reg_0 : in STD_LOGIC;
    \num5_carry__0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \MATCHED_FILTER_INDEX_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_imm_cs_reg[1]_6\ : in STD_LOGIC;
    TS_RX_WEN : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F0 : in STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY_reg_1 : in STD_LOGIC;
    TS_RX_WEN_F1 : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F1 : in STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY_reg_2 : in STD_LOGIC;
    RXE_RXFIFO_WEN_FD2 : in STD_LOGIC;
    RXE_RXFIFO_WEN_FD1 : in STD_LOGIC;
    \wr_index_i_reg[1]\ : in STD_LOGIC;
    RXE_RXMSG_VAL_F0 : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \wr_index_i_reg[1]_0\ : in STD_LOGIC;
    RXE_RXMSG_VAL_F1 : in STD_LOGIC;
    RXE_RXFIFO_WEN : in STD_LOGIC;
    \MATCH_RESULT_1_D11__21\ : in STD_LOGIC;
    MATCH_RESULT_FS2_D1 : in STD_LOGIC;
    \FILTER_ID_DATA_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \RD_DATA_RET_reg[21]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[21]_0\ : in STD_LOGIC;
    \RD_DATA_RET_reg[19]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RD_DATA_RET[18]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET[18]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET[18]_i_2_1\ : in STD_LOGIC;
    \RD_DATA_RET[18]_i_2_2\ : in STD_LOGIC;
    \RD_INDEX_reg[6]\ : in STD_LOGIC;
    \RD_INDEX_reg[6]_0\ : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \RD_DATA_RET_reg[3]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[1]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \FSM_sequential_imm_cs_reg[0]_2\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_2\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_3\ : in STD_LOGIC;
    \FILL_LEVEL_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \FILL_LEVEL_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_INDEX_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_rbmm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_rbmm is
  signal \^ack_rx\ : STD_LOGIC;
  signal \^ack_rx_t\ : STD_LOGIC;
  signal IC_REG_FSR_I : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^rxf_full_at_msg_boundary_reg\ : STD_LOGIC;
  signal \^rxf_full_i_reg\ : STD_LOGIC;
begin
  ACK_RX <= \^ack_rx\;
  ACK_RX_T <= \^ack_rx_t\;
  RXF_FULL_AT_MSG_BOUNDARY_reg <= \^rxf_full_at_msg_boundary_reg\;
  RXF_FULL_I_reg <= \^rxf_full_i_reg\;
\GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl__parameterized0\
     port map (
      E(0) => E(0),
      \FILL_LEVEL_reg[5]_0\(0) => \FILL_LEVEL_reg[5]_1\(0),
      \IC_REG_N_BTR_TS2_I_reg[1]\ => \IC_REG_N_BTR_TS2_I_reg[1]\,
      \IC_REG_RXFP_I2_reg[0]_0\(4 downto 0) => \IC_REG_RXFP_I2_reg[0]\(4 downto 0),
      \IC_REG_WMR_I2_reg[1]_0\(4 downto 0) => \IC_REG_WMR_I2_reg[1]\(4 downto 0),
      \MATCH_RESULT_1_D11__21\ => \MATCH_RESULT_1_D11__21\,
      MATCH_RESULT_FS2_D1 => MATCH_RESULT_FS2_D1,
      MATCH_RESULT_TO_BSP0 => MATCH_RESULT_TO_BSP0,
      MATCH_RESULT_TO_BSP_reg => \^rxf_full_at_msg_boundary_reg\,
      MATCH_RESULT_TO_BSP_reg_0 => \^rxf_full_i_reg\,
      \MULTI_BIT.s_level_out_bus_d5_reg[0]\ => ACK_H_reg_14,
      Q(6 downto 0) => \FILL_LEVEL_reg[6]\(6 downto 0),
      \RD_DATA_RET[18]_i_2\(0) => \RD_DATA_RET[18]_i_2\(0),
      \RD_DATA_RET[18]_i_2_0\(0) => \RD_DATA_RET[18]_i_2_0\(0),
      \RD_DATA_RET[18]_i_2_1\ => \RD_DATA_RET[18]_i_2_1\,
      \RD_DATA_RET[18]_i_2_2\ => \RD_DATA_RET[18]_i_2_2\,
      \RD_DATA_RET[18]_i_2_3\(0) => IC_REG_FSR_I(3),
      \RD_INDEX_reg[1]_0\(5 downto 0) => \RD_INDEX_reg[1]_0\(5 downto 0),
      \RD_INDEX_reg[6]_0\ => \RD_INDEX_reg[6]\,
      \RD_INDEX_reg[6]_1\ => \RD_INDEX_reg[6]_0\,
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(10 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(10 downto 0),
      \RXE_DATA_STORED_AT_DLC_reg[0]_1\(10 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(10 downto 0),
      RXE_MSGVAL_EARLY_F1 => RXE_MSGVAL_EARLY_F1,
      RXE_RXFIFO_WEN => RXE_RXFIFO_WEN,
      RXE_RXFIFO_WEN_FD1 => RXE_RXFIFO_WEN_FD1,
      RXE_RXFIFO_WEN_FD2 => RXE_RXFIFO_WEN_FD2,
      RXE_RXMSG_VAL_F1 => RXE_RXMSG_VAL_F1,
      RXF_FULL_AT_MSG_BOUNDARY_reg_0 => RXF_FULL_AT_MSG_BOUNDARY_reg_0,
      RXF_FULL_AT_MSG_BOUNDARY_reg_1 => RXF_FULL_AT_MSG_BOUNDARY_reg_2,
      RXF_FULL_AXI_0 => RXF_FULL_AXI_0,
      RXF_FULL_I_reg_0 => RXF_FULL_I_reg_0,
      RXF_FULL_I_reg_1 => RXF_FULL_I_reg_1,
      RXWM_SET_F1 => RXWM_SET_F1,
      RX_ADDR_M_CC_F1(9 downto 0) => RX_ADDR_M_CC_F1(9 downto 0),
      SR(0) => SR(0),
      TS_RX_WEN_F1 => TS_RX_WEN_F1,
      addr_location_incr_count_2(0) => addr_location_incr_count_2(0),
      \addr_location_incr_count_reg[0]_0\ => \addr_location_incr_count_reg[0]\,
      can_clk => can_clk,
      dest_arst => dest_arst,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(10 downto 0) => s_axi_wdata(16 downto 6),
      \wr_index_i_reg[1]_0\ => \wr_index_i_reg[1]_0\,
      \wr_index_i_reg[6]_0\(0) => \wr_index_i_reg[6]_0\(0),
      \wr_index_i_reg[6]_1\(0) => \wr_index_i_reg[6]_2\(0)
    );
\GEN_FIFO_CNTL.rxmsg_fifo_cntl\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl
     port map (
      E(0) => E(0),
      \FILL_LEVEL_reg[5]_0\ => \FILL_LEVEL_reg[5]\,
      \FILL_LEVEL_reg[5]_1\(0) => \FILL_LEVEL_reg[5]_0\(0),
      \IC_REG_WMR_I2_reg[0]_0\(5 downto 0) => \IC_REG_WMR_I2_reg[0]\(5 downto 0),
      \MULTI_BIT.s_level_out_bus_d5_reg[0]\ => ACK_H_reg_14,
      Q(6) => Q(5),
      Q(5) => IC_REG_FSR_I(3),
      Q(4 downto 0) => Q(4 downto 0),
      \RD_INDEX_reg[1]_0\(5 downto 0) => \RD_INDEX_reg[1]\(5 downto 0),
      \RD_INDEX_reg[6]_0\(0) => \RD_INDEX_reg[6]_1\(0),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(10 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]\(10 downto 0),
      \RXE_DATA_STORED_AT_DLC_reg[0]_1\(10 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]_1\(10 downto 0),
      RXE_MSGVAL_EARLY_F0 => RXE_MSGVAL_EARLY_F0,
      RXE_RXFIFO_WEN => RXE_RXFIFO_WEN,
      RXE_RXFIFO_WEN_FD1 => RXE_RXFIFO_WEN_FD1,
      RXE_RXFIFO_WEN_FD2 => RXE_RXFIFO_WEN_FD2,
      RXE_RXMSG_VAL_F0 => RXE_RXMSG_VAL_F0,
      RXF_FULL_AT_MSG_BOUNDARY_reg_0 => \^rxf_full_at_msg_boundary_reg\,
      RXF_FULL_AT_MSG_BOUNDARY_reg_1 => RXF_FULL_AT_MSG_BOUNDARY_reg_1,
      RXF_FULL_AXI => RXF_FULL_AXI,
      RXF_FULL_I_reg_0 => \^rxf_full_i_reg\,
      RXF_FULL_I_reg_1 => RXF_FULL_I_reg_2,
      RXWM_SET => RXWM_SET,
      SR(0) => SR(0),
      TS_RX_WEN => TS_RX_WEN,
      addr_location_incr_count(0) => addr_location_incr_count(0),
      \addr_location_incr_count_reg[0]_0\ => \wr_index_id_loc_reg[0]\(0),
      \addr_location_incr_count_reg[1]_0\ => \addr_location_incr_count_reg[1]\,
      can_clk => can_clk,
      dest_arst => dest_arst,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(5 downto 0) => s_axi_wdata(5 downto 0),
      \wr_index_i_reg[1]_0\ => \wr_index_i_reg[1]\,
      \wr_index_i_reg[6]_0\(0) => \wr_index_i_reg[6]\(0),
      \wr_index_i_reg[6]_1\(0) => \wr_index_i_reg[6]_1\(0),
      \wr_index_id_loc_reg[0]_0\(8 downto 0) => \wr_index_id_loc_reg[0]\(9 downto 1),
      \wr_index_id_loc_reg[9]_0\(0) => \wr_index_id_loc_reg[9]\(0)
    );
\GEN_IMM.ol_imm\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_imm
     port map (
      ACF_VAL_I => ACF_VAL_I,
      D(0) => D(0),
      \FILTER_ID_DATA_reg[0]_0\(31 downto 0) => \FILTER_ID_DATA_reg[0]\(31 downto 0),
      \FSM_sequential_imm_cs_reg[0]_0\ => \FSM_sequential_imm_cs_reg[0]\,
      \FSM_sequential_imm_cs_reg[0]_1\ => \FSM_sequential_imm_cs_reg[0]_0\,
      \FSM_sequential_imm_cs_reg[0]_2\ => \FSM_sequential_imm_cs_reg[0]_1\,
      \FSM_sequential_imm_cs_reg[0]_3\ => \FSM_sequential_imm_cs_reg[0]_2\,
      \FSM_sequential_imm_cs_reg[1]_0\ => \FSM_sequential_imm_cs_reg[1]\,
      \FSM_sequential_imm_cs_reg[1]_1\ => \FSM_sequential_imm_cs_reg[1]_0\,
      \FSM_sequential_imm_cs_reg[1]_2\ => \FSM_sequential_imm_cs_reg[1]_1\,
      \FSM_sequential_imm_cs_reg[1]_3\ => \FSM_sequential_imm_cs_reg[1]_2\,
      \FSM_sequential_imm_cs_reg[1]_4\ => \FSM_sequential_imm_cs_reg[1]_3\,
      \FSM_sequential_imm_cs_reg[1]_5\ => \FSM_sequential_imm_cs_reg[1]_4\,
      \FSM_sequential_imm_cs_reg[1]_6\ => \FSM_sequential_imm_cs_reg[1]_5\,
      \FSM_sequential_imm_cs_reg[1]_7\ => \FSM_sequential_imm_cs_reg[1]_6\,
      ID_MATCH_EN_D2_reg_0 => ID_MATCH_EN_D2_reg,
      ID_MATCH_EN_OL => ID_MATCH_EN_OL,
      \MATCHED_FILTER_INDEX_reg[0]_0\ => ACK_H_reg_14,
      \MATCHED_FILTER_INDEX_reg[0]_1\ => \MATCHED_FILTER_INDEX_reg[0]\,
      \MATCHED_FILTER_INDEX_reg[4]_0\(4 downto 0) => \MATCHED_FILTER_INDEX_reg[4]\(4 downto 0),
      MATCH_RESULT_SIG_reg_0 => MATCH_RESULT_SIG_reg,
      MATCH_RESULT_SIG_reg_1 => MATCH_RESULT_SIG_reg_0,
      MATCH_RUNNING_SIG_reg_0 => MATCH_RUNNING_SIG_reg,
      MATCH_RUNNING_SIG_reg_1 => MATCH_RUNNING_SIG_reg_0,
      Q(4 downto 0) => \RUNNING_FIFO_ID_LOC_reg_reg[1]\(4 downto 0),
      \RUNNING_FIFO_ID_LOC_reg_reg[6]_0\ => \RUNNING_FIFO_ID_LOC_reg_reg[6]\,
      \RUNNING_FIFO_ID_LOC_reg_reg[6]_1\ => \RUNNING_FIFO_ID_LOC_reg_reg[6]_0\,
      \RUNNING_FIFO_ID_LOC_reg_reg[7]_0\ => \RUNNING_FIFO_ID_LOC_reg_reg[7]\,
      \RUNNING_FIFO_ID_LOC_reg_reg[7]_1\ => \RUNNING_FIFO_ID_LOC_reg_reg[7]_0\,
      RXMNF_SET => RXMNF_SET,
      ack_s_gate_toggle_reg_0 => ack_s_gate_toggle_reg,
      ack_s_gate_toggle_reg_1 => ack_s_gate_toggle_reg_0,
      addrb(1 downto 0) => addrb(1 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\ => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \gen_wr_a.gen_word_narrow.mem_reg_2\,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \gen_wr_a.gen_word_narrow.mem_reg_3\,
      \num5_carry__0_0\(31 downto 0) => \num5_carry__0\(31 downto 0),
      \num_reg_reg[4]_0\(4 downto 0) => \num_reg_reg[4]\(4 downto 0),
      \out\ => \out\,
      s_axi_aclk => s_axi_aclk
    );
ol_tac: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_6
     port map (
      ACK_H_reg_0 => \^ack_rx\,
      ACK_H_reg_1 => ACK_H_reg,
      ACK_H_reg_2 => ACK_H_reg_0,
      ACK_H_reg_3 => ACK_H_reg_1,
      ACK_H_reg_4 => ACK_H_reg_3,
      ACK_H_reg_5 => ACK_H_reg_8,
      ACK_H_reg_6 => ACK_H_reg_10,
      ACK_H_reg_7 => ACK_H_reg_12,
      ACK_H_reg_8 => ACK_H_reg_13,
      ACK_H_reg_9 => ACK_H_reg_14,
      CS_H_D1 => CS_H_D1,
      CS_H_INTERNAL => CS_H_INTERNAL,
      CS_RX => CS_RX,
      \RD_DATA_RET_reg[19]\(0) => \FILTER_ID_DATA_reg[0]\(12),
      \RD_DATA_RET_reg[19]_0\ => \RD_DATA_RET_reg[21]\,
      \RD_DATA_RET_reg[19]_1\ => \RD_DATA_RET_reg[21]_0\,
      \RD_DATA_RET_reg[19]_2\(0) => \RD_DATA_RET_reg[19]\(1),
      \RD_DATA_RET_reg[1]\(8 downto 7) => \RD_DATA_RET_reg[1]\(16 downto 15),
      \RD_DATA_RET_reg[1]\(6) => \RD_DATA_RET_reg[1]\(13),
      \RD_DATA_RET_reg[1]\(5) => \RD_DATA_RET_reg[1]\(11),
      \RD_DATA_RET_reg[1]\(4) => \RD_DATA_RET_reg[1]\(6),
      \RD_DATA_RET_reg[1]\(3 downto 0) => \RD_DATA_RET_reg[1]\(4 downto 1),
      \RD_DATA_RET_reg[1]_0\ => \RD_DATA_RET_reg[3]\,
      \RD_DATA_RET_reg[1]_1\ => \^ack_rx_t\,
      doutb(8 downto 7) => doutb(16 downto 15),
      doutb(6) => doutb(13),
      doutb(5) => doutb(11),
      doutb(4) => doutb(6),
      doutb(3 downto 0) => doutb(4 downto 1),
      enb => enb,
      \gen_wr_a.gen_word_narrow.mem_reg\ => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      s_axi_aclk => s_axi_aclk
    );
ol_tac_nf: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_7
     port map (
      ACK_H_reg_0 => \^ack_rx_t\,
      ACK_H_reg_1 => ACK_H_reg_2,
      ACK_H_reg_2 => ACK_H_reg_4,
      ACK_H_reg_3 => ACK_H_reg_5,
      ACK_H_reg_4 => ACK_H_reg_6,
      ACK_H_reg_5 => ACK_H_reg_7,
      ACK_H_reg_6 => ACK_H_reg_9,
      ACK_H_reg_7 => ACK_H_reg_11,
      ACK_H_reg_8 => ACK_H_reg_14,
      CS_H_D1_1 => CS_H_D1_1,
      CS_H_INTERNAL_3 => CS_H_INTERNAL_3,
      CS_RX_T => CS_RX_T,
      \RD_DATA_RET_reg[21]\(0) => \FILTER_ID_DATA_reg[0]\(10),
      \RD_DATA_RET_reg[21]_0\ => \RD_DATA_RET_reg[21]\,
      \RD_DATA_RET_reg[21]_1\ => \RD_DATA_RET_reg[21]_0\,
      \RD_DATA_RET_reg[21]_2\(0) => \RD_DATA_RET_reg[19]\(0),
      \RD_DATA_RET_reg[3]\ => \RD_DATA_RET_reg[3]\,
      \RD_DATA_RET_reg[3]_0\ => \^ack_rx\,
      \RD_DATA_RET_reg[3]_1\(7) => \RD_DATA_RET_reg[1]\(14),
      \RD_DATA_RET_reg[3]_1\(6) => \RD_DATA_RET_reg[1]\(12),
      \RD_DATA_RET_reg[3]_1\(5 downto 2) => \RD_DATA_RET_reg[1]\(10 downto 7),
      \RD_DATA_RET_reg[3]_1\(1) => \RD_DATA_RET_reg[1]\(5),
      \RD_DATA_RET_reg[3]_1\(0) => \RD_DATA_RET_reg[1]\(0),
      doutb(7) => doutb(14),
      doutb(6) => doutb(12),
      doutb(5 downto 2) => doutb(10 downto 7),
      doutb(1) => doutb(5),
      doutb(0) => doutb(0),
      \gen_wr_a.gen_word_narrow.mem_reg\ => \gen_wr_a.gen_word_narrow.mem_reg\,
      host_req_reg_0 => host_req_reg,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbmm is
  port (
    postpone_flag_2_reg : out STD_LOGIC;
    CANCEL_CONFIRMED_OL_D1_SIG_reg : out STD_LOGIC;
    INDEX_VALID_SIG_reg : out STD_LOGIC;
    src_in : out STD_LOGIC;
    winning_or_locked_index_cancel_req_reg : out STD_LOGIC;
    TRR_REG_WRITE_PULSE_reg : out STD_LOGIC;
    trigger_next_round : out STD_LOGIC;
    CS_H_D1 : out STD_LOGIC;
    ACK_TX_WR : out STD_LOGIC;
    wea : out STD_LOGIC_VECTOR ( 0 to 0 );
    CS_H_D1_0 : out STD_LOGIC;
    ACK_TX_RD : out STD_LOGIC;
    ACK_S_SIG_IMM : out STD_LOGIC;
    TXE_MSGVAL_D2_reg : out STD_LOGIC;
    RXF_FULL_AXI : out STD_LOGIC;
    TXEWM_SET : out STD_LOGIC;
    RXF_FULL_I_reg : out STD_LOGIC;
    TXE_MSGVAL_D1_reg : out STD_LOGIC;
    invalidate_buffer_i : out STD_LOGIC;
    addr_location_incr_count_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_SYNC_ISR_MSGLST_TXE : out STD_LOGIC;
    \TRR_i_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ACK_H_reg : out STD_LOGIC;
    TRR_REG_WRITE_PULSE_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : out STD_LOGIC_VECTOR ( 10 downto 0 );
    TBS_RUNNING_SIG_reg : out STD_LOGIC;
    IC_REG_TCR_I : out STD_LOGIC_VECTOR ( 0 to 31 );
    exclude_winning_or_locked_req : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TBS_RUNNING_SIG_reg_0 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_1 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_2 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_3 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_4 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_5 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_6 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_7 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_8 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_9 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_10 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_11 : out STD_LOGIC;
    TBS_RUNNING_SIG_reg_12 : out STD_LOGIC;
    \TXE_DATA_TS_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    TXE_BRAM_WEN : out STD_LOGIC;
    ADDR_M_CC : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_2\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_3\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_4\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_5\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_6\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_7\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_8\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_9\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_10\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_11\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_12\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_13\ : out STD_LOGIC;
    ACK_H_reg_0 : out STD_LOGIC;
    \TRR_i_reg[0]\ : out STD_LOGIC;
    \RD_INDEX_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    TXTRS_SET : out STD_LOGIC;
    TXCRS_SET : out STD_LOGIC;
    host_req_reg : out STD_LOGIC;
    \FILL_LEVEL_reg[1]\ : out STD_LOGIC;
    \FILL_LEVEL_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ADDR_RET_reg[5]\ : out STD_LOGIC;
    \RUNNING_ID_LOC_reg_reg[0]\ : out STD_LOGIC;
    pr2_rd_req_reg : out STD_LOGIC;
    \IC_REG_WMR_I2_reg[0]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : out STD_LOGIC_VECTOR ( 31 downto 0 );
    can_clk : in STD_LOGIC;
    \MULTI_BIT.s_level_out_bus_d5_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    BUFFER_LOCKED_D1_reg : in STD_LOGIC;
    TRR_REG_WRITE_PULSE0 : in STD_LOGIC;
    CS_H0 : in STD_LOGIC;
    CS_H_INTERNAL : in STD_LOGIC;
    CS_H00_out : in STD_LOGIC;
    CS_H_INTERNAL_1 : in STD_LOGIC;
    pr1_rd_req0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    IC_REG_MSR_DAR : in STD_LOGIC;
    postpone_flag_2_reg_0 : in STD_LOGIC;
    invalidate_buffer_reg : in STD_LOGIC;
    INDEX_VALID_SIG_reg_0 : in STD_LOGIC;
    addr_location_incr_count_reg_0 : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_reg : in STD_LOGIC;
    \TRR_i_reg[31]_0\ : in STD_LOGIC;
    \TRR_i_reg[30]\ : in STD_LOGIC;
    \TRR_i_reg[29]\ : in STD_LOGIC;
    \TRR_i_reg[28]\ : in STD_LOGIC;
    \TRR_i_reg[26]\ : in STD_LOGIC;
    \TRR_i_reg[25]\ : in STD_LOGIC;
    \TRR_i_reg[23]\ : in STD_LOGIC;
    \TRR_i_reg[19]\ : in STD_LOGIC;
    \TRR_i_reg[18]\ : in STD_LOGIC;
    \TRR_i_reg[14]\ : in STD_LOGIC;
    \TRR_i_reg[12]\ : in STD_LOGIC;
    \TRR_i_reg[10]\ : in STD_LOGIC;
    \TRR_i_reg[8]\ : in STD_LOGIC;
    \TRR_i_reg[1]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[8]\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    pr2_rd_req_reg_0 : in STD_LOGIC;
    TXE_MSGVAL_FD2 : in STD_LOGIC;
    TXE_MSGVAL_FD1 : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \addr_location_incr_count_reg[4]\ : in STD_LOGIC;
    \RD_DATA_RET_reg[8]_0\ : in STD_LOGIC;
    \RD_DATA_S_D1_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \RD_DATA_RET_reg[8]_1\ : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \RD_DATA_RET_reg[0]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \RD_DATA_RET[31]_i_4\ : in STD_LOGIC;
    \RD_DATA_RET[31]_i_4_0\ : in STD_LOGIC;
    ACK_RX_T : in STD_LOGIC;
    ACK_RX : in STD_LOGIC;
    \exclude_winning_or_locked_req_reg[0]\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_14\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_15\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_16\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_17\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_18\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_19\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_20\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_21\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_22\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_23\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_24\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_25\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_26\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    IC_REG_ISR_TXTRS_I_i_8 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IC_REG_ISR_TXCRS_I_i_17 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \TRR_i_reg[0]_0\ : in STD_LOGIC;
    \TRR_i_reg[27]\ : in STD_LOGIC;
    \TRR_i_reg[24]\ : in STD_LOGIC;
    \TRR_i_reg[22]\ : in STD_LOGIC;
    \TRR_i_reg[21]\ : in STD_LOGIC;
    \TRR_i_reg[20]\ : in STD_LOGIC;
    \TRR_i_reg[17]\ : in STD_LOGIC;
    \TRR_i_reg[16]\ : in STD_LOGIC;
    \TRR_i_reg[15]\ : in STD_LOGIC;
    \TRR_i_reg[13]\ : in STD_LOGIC;
    \TRR_i_reg[11]\ : in STD_LOGIC;
    \TRR_i_reg[9]\ : in STD_LOGIC;
    \TRR_i_reg[7]\ : in STD_LOGIC;
    \TRR_i_reg[6]\ : in STD_LOGIC;
    \TRR_i_reg[5]\ : in STD_LOGIC;
    \TRR_i_reg[4]\ : in STD_LOGIC;
    \TRR_i_reg[3]\ : in STD_LOGIC;
    \TRR_i_reg[2]\ : in STD_LOGIC;
    \TRR_i_reg[0]_1\ : in STD_LOGIC;
    \TCR_i_reg[0]\ : in STD_LOGIC;
    \txe_id_data_i_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \FILL_LEVEL_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_INDEX_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_location_incr_count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1_2\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_3\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    TS_RX_WEN : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TS_RX_WDATA_F1 : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbmm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbmm is
  signal ACK_S_SIG : STD_LOGIC;
  signal \^ack_tx_rd\ : STD_LOGIC;
  signal \^ack_tx_wr\ : STD_LOGIC;
  signal BUFFER_IS_READY0 : STD_LOGIC;
  signal BUFFER_LOCKED_D1 : STD_LOGIC;
  signal \^cancel_confirmed_ol_d1_sig_reg\ : STD_LOGIC;
  signal \IC_REG_FSR_I_TXE__0\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \^ic_reg_tcr_i\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^index_valid_sig_reg\ : STD_LOGIC;
  signal RUNNING_ID_LOC_reg : STD_LOGIC_VECTOR ( 0 to 8 );
  signal TBS_RUNNING_D1 : STD_LOGIC;
  signal \^trr_reg_write_pulse_reg\ : STD_LOGIC;
  signal TRR_TBS_SIG : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \^txe_data_ts_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txe_msgval_d1_reg\ : STD_LOGIC;
  signal \^txe_msgval_d2_reg\ : STD_LOGIC;
  signal WINNING_ID_LOC_SIG : STD_LOGIC_VECTOR ( 0 to 8 );
  signal \^exclude_winning_or_locked_req\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal index_valid_d4 : STD_LOGIC;
  signal \^invalidate_buffer_i\ : STD_LOGIC;
  signal locked_id_loc_sig : STD_LOGIC_VECTOR ( 0 to 8 );
  signal num_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ol_tbs_n_26 : STD_LOGIC;
  signal ol_tbs_n_27 : STD_LOGIC;
  signal ol_tbs_n_28 : STD_LOGIC;
  signal ol_tbs_n_3 : STD_LOGIC;
  signal ol_tbs_n_31 : STD_LOGIC;
  signal ol_tbs_n_32 : STD_LOGIC;
  signal ol_tbs_n_33 : STD_LOGIC;
  signal ol_tbs_n_35 : STD_LOGIC;
  signal ol_tbs_n_38 : STD_LOGIC;
  signal ol_tbs_n_43 : STD_LOGIC;
  signal ol_tbs_n_45 : STD_LOGIC;
  signal ol_tbs_n_47 : STD_LOGIC;
  signal ol_tbs_n_49 : STD_LOGIC;
  signal ol_tbs_n_50 : STD_LOGIC;
  signal ol_tbs_n_51 : STD_LOGIC;
  signal ol_tbs_n_52 : STD_LOGIC;
  signal ol_tbs_n_53 : STD_LOGIC;
  signal ol_tbs_n_54 : STD_LOGIC;
  signal ol_tbs_n_56 : STD_LOGIC;
  signal ol_tbs_n_59 : STD_LOGIC;
  signal ol_tbs_n_60 : STD_LOGIC;
  signal ol_tbs_n_61 : STD_LOGIC;
  signal ol_tbs_n_62 : STD_LOGIC;
  signal ol_tbs_n_63 : STD_LOGIC;
  signal ol_tbs_n_65 : STD_LOGIC;
  signal ol_tbs_n_66 : STD_LOGIC;
  signal ol_txreg_n_34 : STD_LOGIC;
  signal ol_txreg_n_70 : STD_LOGIC;
  signal ol_txreg_n_71 : STD_LOGIC;
  signal ol_txreg_n_72 : STD_LOGIC;
  signal ol_txreg_n_73 : STD_LOGIC;
  signal ol_txreg_n_74 : STD_LOGIC;
  signal ol_txreg_n_75 : STD_LOGIC;
  signal ol_txreg_n_76 : STD_LOGIC;
  signal ol_txreg_n_77 : STD_LOGIC;
  signal ol_txreg_n_78 : STD_LOGIC;
  signal ol_wrh_n_7 : STD_LOGIC;
  signal ol_wrh_n_8 : STD_LOGIC;
  signal passed_trig0 : STD_LOGIC;
  signal postpone_flag : STD_LOGIC;
  signal trig_pulse_1 : STD_LOGIC;
  signal trig_pulse_10 : STD_LOGIC;
  signal trig_pulse_2 : STD_LOGIC;
  signal trig_pulse_20 : STD_LOGIC;
  signal trigger_next_round0 : STD_LOGIC;
  signal trigger_next_round_d1 : STD_LOGIC;
  signal txe_id_data_i : STD_LOGIC_VECTOR ( 6 to 31 );
  signal txmsg_addr_gen_n_10 : STD_LOGIC;
  signal txmsg_addr_gen_n_28 : STD_LOGIC;
  signal txmsg_addr_gen_n_29 : STD_LOGIC;
  signal txmsg_addr_gen_n_30 : STD_LOGIC;
  signal txmsg_addr_gen_n_31 : STD_LOGIC;
  signal txmsg_addr_gen_n_32 : STD_LOGIC;
  signal txmsg_addr_gen_n_33 : STD_LOGIC;
  signal txmsg_addr_gen_n_35 : STD_LOGIC;
  signal txmsg_addr_gen_n_36 : STD_LOGIC;
  signal txmsg_addr_gen_n_37 : STD_LOGIC;
  signal txmsg_addr_gen_n_38 : STD_LOGIC;
  signal txmsg_addr_gen_n_39 : STD_LOGIC;
  signal txmsg_addr_gen_n_40 : STD_LOGIC;
  signal txmsg_addr_gen_n_41 : STD_LOGIC;
  signal txmsg_addr_gen_n_42 : STD_LOGIC;
  signal winning_index_sig : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^winning_or_locked_index_cancel_req_reg\ : STD_LOGIC;
begin
  ACK_TX_RD <= \^ack_tx_rd\;
  ACK_TX_WR <= \^ack_tx_wr\;
  CANCEL_CONFIRMED_OL_D1_SIG_reg <= \^cancel_confirmed_ol_d1_sig_reg\;
  IC_REG_TCR_I(0 to 31) <= \^ic_reg_tcr_i\(0 to 31);
  INDEX_VALID_SIG_reg <= \^index_valid_sig_reg\;
  TRR_REG_WRITE_PULSE_reg <= \^trr_reg_write_pulse_reg\;
  \TXE_DATA_TS_reg[7]\(0) <= \^txe_data_ts_reg[7]\(0);
  TXE_MSGVAL_D1_reg <= \^txe_msgval_d1_reg\;
  TXE_MSGVAL_D2_reg <= \^txe_msgval_d2_reg\;
  exclude_winning_or_locked_req(31 downto 0) <= \^exclude_winning_or_locked_req\(31 downto 0);
  invalidate_buffer_i <= \^invalidate_buffer_i\;
  winning_or_locked_index_cancel_req_reg <= \^winning_or_locked_index_cancel_req_reg\;
ol_nrh: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_nrh
     port map (
      TRR_REG_WRITE_PULSE_reg => TRR_REG_WRITE_PULSE_reg_0,
      invalidate_buffer_i => \^invalidate_buffer_i\,
      invalidate_buffer_reg_0 => invalidate_buffer_reg,
      invalidate_buffer_reg_1 => \^trr_reg_write_pulse_reg\,
      passed_trig0 => passed_trig0,
      passed_trig_reg_0 => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      postpone_flag => postpone_flag,
      postpone_flag_2_reg_0 => postpone_flag_2_reg,
      postpone_flag_2_reg_1 => postpone_flag_2_reg_0,
      postpone_flag_reg_0 => ol_tbs_n_61,
      s_axi_aclk => s_axi_aclk,
      trig_pulse_1 => trig_pulse_1,
      trig_pulse_2 => trig_pulse_2,
      trig_pulse_20 => trig_pulse_20,
      trig_pulse_2_reg => \^cancel_confirmed_ol_d1_sig_reg\,
      trig_pulse_2_reg_0 => ol_tbs_n_66,
      trigger_next_round0 => trigger_next_round0,
      trigger_next_round_reg => \^index_valid_sig_reg\,
      trigger_next_round_reg_0 => BUFFER_LOCKED_D1_reg
    );
ol_tac_rd: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac
     port map (
      ACK_H_reg_0 => \^ack_tx_rd\,
      ACK_H_reg_1 => ACK_H_reg_0,
      ACK_RET_reg => \^ack_tx_wr\,
      ACK_S_SIG => ACK_S_SIG,
      ACK_S_SIG_IMM => ACK_S_SIG_IMM,
      \ADDR_RET_reg[5]\ => \ADDR_RET_reg[5]\,
      CS_H00_out => CS_H00_out,
      CS_H_D1_0 => CS_H_D1_0,
      CS_H_INTERNAL_1 => CS_H_INTERNAL_1,
      Q(8) => RUNNING_ID_LOC_reg(0),
      Q(7) => RUNNING_ID_LOC_reg(1),
      Q(6) => RUNNING_ID_LOC_reg(2),
      Q(5) => RUNNING_ID_LOC_reg(3),
      Q(4) => RUNNING_ID_LOC_reg(4),
      Q(3) => RUNNING_ID_LOC_reg(5),
      Q(2) => RUNNING_ID_LOC_reg(6),
      Q(1) => RUNNING_ID_LOC_reg(7),
      Q(0) => RUNNING_ID_LOC_reg(8),
      \RUNNING_ID_LOC_reg_reg[0]\ => \RUNNING_ID_LOC_reg_reg[0]\,
      addrb(7 downto 0) => addrb(7 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\ => \gen_wr_a.gen_word_narrow.mem_reg_14\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \gen_wr_a.gen_word_narrow.mem_reg_15\,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \gen_wr_a.gen_word_narrow.mem_reg_16\,
      \gen_wr_a.gen_word_narrow.mem_reg_10\ => \gen_wr_a.gen_word_narrow.mem_reg_25\,
      \gen_wr_a.gen_word_narrow.mem_reg_11\(9 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_26\(9 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_12\(0) => \gen_wr_a.gen_word_narrow.mem_reg_27\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_2\ => \gen_wr_a.gen_word_narrow.mem_reg_17\,
      \gen_wr_a.gen_word_narrow.mem_reg_3\(4 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_18\(4 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_4\ => \gen_wr_a.gen_word_narrow.mem_reg_19\,
      \gen_wr_a.gen_word_narrow.mem_reg_5\ => \gen_wr_a.gen_word_narrow.mem_reg_20\,
      \gen_wr_a.gen_word_narrow.mem_reg_6\ => \gen_wr_a.gen_word_narrow.mem_reg_21\,
      \gen_wr_a.gen_word_narrow.mem_reg_7\ => \gen_wr_a.gen_word_narrow.mem_reg_22\,
      \gen_wr_a.gen_word_narrow.mem_reg_8\ => \gen_wr_a.gen_word_narrow.mem_reg_23\,
      \gen_wr_a.gen_word_narrow.mem_reg_9\ => \gen_wr_a.gen_word_narrow.mem_reg_24\,
      host_req_reg_0 => host_req_reg,
      pr1_rd_req0 => pr1_rd_req0,
      pr1_rd_req_reg_0 => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      pr2_rd_req_reg_0 => pr2_rd_req_reg,
      pr2_rd_req_reg_1 => ol_tbs_n_65,
      pr2_rd_req_reg_2 => pr2_rd_req_reg_0,
      s_axi_aclk => s_axi_aclk
    );
ol_tac_wr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_4
     port map (
      ACK_H_reg_0 => \^ack_tx_wr\,
      ACK_H_reg_1 => ACK_H_reg,
      ACK_RX => ACK_RX,
      ACK_RX_T => ACK_RX_T,
      ACK_TX_RD => \^ack_tx_rd\,
      CS_H0 => CS_H0,
      CS_H_D1 => CS_H_D1,
      CS_H_INTERNAL => CS_H_INTERNAL,
      D(0) => D(0),
      \RD_DATA_RET_reg[0]\(15) => \RD_DATA_S_D1_reg[0]\(31),
      \RD_DATA_RET_reg[0]\(14) => \RD_DATA_S_D1_reg[0]\(23),
      \RD_DATA_RET_reg[0]\(13 downto 11) => \RD_DATA_S_D1_reg[0]\(15 downto 13),
      \RD_DATA_RET_reg[0]\(10) => \RD_DATA_S_D1_reg[0]\(11),
      \RD_DATA_RET_reg[0]\(9 downto 0) => \RD_DATA_S_D1_reg[0]\(9 downto 0),
      \RD_DATA_RET_reg[0]_0\(14 downto 0) => \RD_DATA_RET_reg[0]\(14 downto 0),
      \RD_DATA_RET_reg[8]\ => \RD_DATA_RET_reg[8]\,
      \RD_DATA_RET_reg[8]_0\ => \RD_DATA_RET_reg[8]_0\,
      \RD_DATA_RET_reg[8]_1\ => \RD_DATA_RET_reg[8]_1\,
      doutb(14 downto 0) => doutb(14 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\ => \gen_wr_a.gen_word_narrow.mem_reg\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      \gen_wr_a.gen_word_narrow.mem_reg_10\ => \gen_wr_a.gen_word_narrow.mem_reg_10\,
      \gen_wr_a.gen_word_narrow.mem_reg_11\ => \gen_wr_a.gen_word_narrow.mem_reg_11\,
      \gen_wr_a.gen_word_narrow.mem_reg_12\ => \gen_wr_a.gen_word_narrow.mem_reg_12\,
      \gen_wr_a.gen_word_narrow.mem_reg_13\ => \gen_wr_a.gen_word_narrow.mem_reg_13\,
      \gen_wr_a.gen_word_narrow.mem_reg_2\ => \gen_wr_a.gen_word_narrow.mem_reg_2\,
      \gen_wr_a.gen_word_narrow.mem_reg_3\ => \gen_wr_a.gen_word_narrow.mem_reg_3\,
      \gen_wr_a.gen_word_narrow.mem_reg_4\ => \gen_wr_a.gen_word_narrow.mem_reg_4\,
      \gen_wr_a.gen_word_narrow.mem_reg_5\ => \gen_wr_a.gen_word_narrow.mem_reg_5\,
      \gen_wr_a.gen_word_narrow.mem_reg_6\ => \gen_wr_a.gen_word_narrow.mem_reg_6\,
      \gen_wr_a.gen_word_narrow.mem_reg_7\ => \gen_wr_a.gen_word_narrow.mem_reg_7\,
      \gen_wr_a.gen_word_narrow.mem_reg_8\ => \gen_wr_a.gen_word_narrow.mem_reg_8\,
      \gen_wr_a.gen_word_narrow.mem_reg_9\ => \gen_wr_a.gen_word_narrow.mem_reg_9\,
      host_wr_req_reg_0 => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      s_axi_aclk => s_axi_aclk,
      wea(0) => wea(0)
    );
ol_tbs: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbs
     port map (
      ACK_N_PROCESSING_D1_reg_0 => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      ACK_S_SIG => ACK_S_SIG,
      ACK_S_T_reg => ol_tbs_n_65,
      BUFFER_IS_READY0 => BUFFER_IS_READY0,
      BUFFER_LOCKED_D1 => BUFFER_LOCKED_D1,
      E(0) => ol_tbs_n_59,
      \FSM_sequential_tbs_cs[0]_i_2_0\ => ol_txreg_n_78,
      \FSM_sequential_tbs_cs[0]_i_2_1\ => ol_txreg_n_77,
      \FSM_sequential_tbs_cs[0]_i_2_2\(0) => TRR_TBS_SIG(26),
      \FSM_sequential_tbs_cs[0]_i_2_3\ => ol_txreg_n_75,
      \FSM_sequential_tbs_cs_reg[0]_0\ => ol_txreg_n_74,
      \FSM_sequential_tbs_cs_reg[0]_1\ => ol_txreg_n_76,
      \FSM_sequential_tbs_cs_reg[1]_0\(1 downto 0) => Q(1 downto 0),
      INDEX_VALID_SIG_reg_0 => \^index_valid_sig_reg\,
      INDEX_VALID_SIG_reg_1 => ol_tbs_n_62,
      INDEX_VALID_SIG_reg_2 => INDEX_VALID_SIG_reg_0,
      MSG_ON_CAN_BUS_AXI_D1_reg => ol_tbs_n_66,
      Q(4 downto 0) => winning_index_sig(4 downto 0),
      \RD_DATA_S_D1_reg[0]_0\(31 downto 0) => \RD_DATA_S_D1_reg[0]\(31 downto 0),
      \RUNNING_ID_LOC_reg_reg[0]_0\(8) => RUNNING_ID_LOC_reg(0),
      \RUNNING_ID_LOC_reg_reg[0]_0\(7) => RUNNING_ID_LOC_reg(1),
      \RUNNING_ID_LOC_reg_reg[0]_0\(6) => RUNNING_ID_LOC_reg(2),
      \RUNNING_ID_LOC_reg_reg[0]_0\(5) => RUNNING_ID_LOC_reg(3),
      \RUNNING_ID_LOC_reg_reg[0]_0\(4) => RUNNING_ID_LOC_reg(4),
      \RUNNING_ID_LOC_reg_reg[0]_0\(3) => RUNNING_ID_LOC_reg(5),
      \RUNNING_ID_LOC_reg_reg[0]_0\(2) => RUNNING_ID_LOC_reg(6),
      \RUNNING_ID_LOC_reg_reg[0]_0\(1) => RUNNING_ID_LOC_reg(7),
      \RUNNING_ID_LOC_reg_reg[0]_0\(0) => RUNNING_ID_LOC_reg(8),
      \RUNNING_ID_LOC_reg_reg[8]_0\ => ol_txreg_n_34,
      TBS_RUNNING_D1 => TBS_RUNNING_D1,
      TBS_RUNNING_SIG_reg_0 => TBS_RUNNING_SIG_reg,
      TBS_RUNNING_SIG_reg_1 => ol_tbs_n_26,
      TBS_RUNNING_SIG_reg_10 => ol_tbs_n_35,
      TBS_RUNNING_SIG_reg_11 => TBS_RUNNING_SIG_reg_3,
      TBS_RUNNING_SIG_reg_12 => TBS_RUNNING_SIG_reg_4,
      TBS_RUNNING_SIG_reg_13 => ol_tbs_n_38,
      TBS_RUNNING_SIG_reg_14 => TBS_RUNNING_SIG_reg_5,
      TBS_RUNNING_SIG_reg_15 => TBS_RUNNING_SIG_reg_6,
      TBS_RUNNING_SIG_reg_16 => TBS_RUNNING_SIG_reg_7,
      TBS_RUNNING_SIG_reg_17 => TBS_RUNNING_SIG_reg_8,
      TBS_RUNNING_SIG_reg_18 => ol_tbs_n_43,
      TBS_RUNNING_SIG_reg_19 => TBS_RUNNING_SIG_reg_9,
      TBS_RUNNING_SIG_reg_2 => ol_tbs_n_27,
      TBS_RUNNING_SIG_reg_20 => ol_tbs_n_45,
      TBS_RUNNING_SIG_reg_21 => TBS_RUNNING_SIG_reg_10,
      TBS_RUNNING_SIG_reg_22 => ol_tbs_n_47,
      TBS_RUNNING_SIG_reg_23 => TBS_RUNNING_SIG_reg_11,
      TBS_RUNNING_SIG_reg_24 => ol_tbs_n_49,
      TBS_RUNNING_SIG_reg_25 => ol_tbs_n_50,
      TBS_RUNNING_SIG_reg_26 => ol_tbs_n_51,
      TBS_RUNNING_SIG_reg_27 => ol_tbs_n_52,
      TBS_RUNNING_SIG_reg_28 => ol_tbs_n_53,
      TBS_RUNNING_SIG_reg_29 => ol_tbs_n_54,
      TBS_RUNNING_SIG_reg_3 => ol_tbs_n_28,
      TBS_RUNNING_SIG_reg_30 => TBS_RUNNING_SIG_reg_12,
      TBS_RUNNING_SIG_reg_31 => ol_tbs_n_56,
      TBS_RUNNING_SIG_reg_32 => ol_tbs_n_60,
      TBS_RUNNING_SIG_reg_33 => ol_tbs_n_61,
      TBS_RUNNING_SIG_reg_4 => TBS_RUNNING_SIG_reg_0,
      TBS_RUNNING_SIG_reg_5 => TBS_RUNNING_SIG_reg_1,
      TBS_RUNNING_SIG_reg_6 => ol_tbs_n_31,
      TBS_RUNNING_SIG_reg_7 => ol_tbs_n_32,
      TBS_RUNNING_SIG_reg_8 => ol_tbs_n_33,
      TBS_RUNNING_SIG_reg_9 => TBS_RUNNING_SIG_reg_2,
      \TRR_i_reg[0]\ => \^ic_reg_tcr_i\(31),
      \TRR_i_reg[0]_0\ => \^exclude_winning_or_locked_req\(0),
      \TRR_i_reg[10]\ => \^ic_reg_tcr_i\(21),
      \TRR_i_reg[10]_0\ => \^exclude_winning_or_locked_req\(10),
      \TRR_i_reg[11]\ => \^ic_reg_tcr_i\(20),
      \TRR_i_reg[11]_0\ => \^exclude_winning_or_locked_req\(11),
      \TRR_i_reg[12]\ => \^ic_reg_tcr_i\(19),
      \TRR_i_reg[12]_0\ => \^exclude_winning_or_locked_req\(12),
      \TRR_i_reg[13]\ => \^ic_reg_tcr_i\(18),
      \TRR_i_reg[13]_0\ => \^exclude_winning_or_locked_req\(13),
      \TRR_i_reg[14]\ => \^ic_reg_tcr_i\(17),
      \TRR_i_reg[14]_0\ => \^exclude_winning_or_locked_req\(14),
      \TRR_i_reg[15]\ => \^ic_reg_tcr_i\(16),
      \TRR_i_reg[15]_0\ => \^exclude_winning_or_locked_req\(15),
      \TRR_i_reg[16]\ => \^ic_reg_tcr_i\(15),
      \TRR_i_reg[16]_0\ => \^exclude_winning_or_locked_req\(16),
      \TRR_i_reg[17]\ => \^ic_reg_tcr_i\(14),
      \TRR_i_reg[17]_0\ => \^exclude_winning_or_locked_req\(17),
      \TRR_i_reg[18]\ => \^ic_reg_tcr_i\(13),
      \TRR_i_reg[18]_0\ => \^exclude_winning_or_locked_req\(18),
      \TRR_i_reg[19]\ => \^ic_reg_tcr_i\(12),
      \TRR_i_reg[19]_0\ => \^exclude_winning_or_locked_req\(19),
      \TRR_i_reg[1]\ => \^ic_reg_tcr_i\(30),
      \TRR_i_reg[1]_0\ => \^exclude_winning_or_locked_req\(1),
      \TRR_i_reg[20]\ => \^ic_reg_tcr_i\(11),
      \TRR_i_reg[20]_0\ => \^exclude_winning_or_locked_req\(20),
      \TRR_i_reg[21]\ => \^ic_reg_tcr_i\(10),
      \TRR_i_reg[21]_0\ => \^exclude_winning_or_locked_req\(21),
      \TRR_i_reg[22]\ => \^ic_reg_tcr_i\(9),
      \TRR_i_reg[22]_0\ => \^exclude_winning_or_locked_req\(22),
      \TRR_i_reg[23]\ => \^ic_reg_tcr_i\(8),
      \TRR_i_reg[23]_0\ => \^exclude_winning_or_locked_req\(23),
      \TRR_i_reg[24]\ => \^ic_reg_tcr_i\(7),
      \TRR_i_reg[24]_0\ => \^exclude_winning_or_locked_req\(24),
      \TRR_i_reg[25]\ => \^ic_reg_tcr_i\(6),
      \TRR_i_reg[25]_0\ => \^exclude_winning_or_locked_req\(25),
      \TRR_i_reg[26]\ => \^ic_reg_tcr_i\(5),
      \TRR_i_reg[26]_0\ => \^exclude_winning_or_locked_req\(26),
      \TRR_i_reg[27]\ => \^ic_reg_tcr_i\(4),
      \TRR_i_reg[27]_0\ => \^exclude_winning_or_locked_req\(27),
      \TRR_i_reg[28]\ => \^ic_reg_tcr_i\(3),
      \TRR_i_reg[28]_0\ => \^exclude_winning_or_locked_req\(28),
      \TRR_i_reg[29]\ => \^ic_reg_tcr_i\(2),
      \TRR_i_reg[29]_0\ => \^exclude_winning_or_locked_req\(29),
      \TRR_i_reg[2]\ => \^ic_reg_tcr_i\(29),
      \TRR_i_reg[2]_0\ => \^exclude_winning_or_locked_req\(2),
      \TRR_i_reg[30]\ => \^ic_reg_tcr_i\(1),
      \TRR_i_reg[30]_0\ => \^exclude_winning_or_locked_req\(30),
      \TRR_i_reg[31]\ => \^ic_reg_tcr_i\(0),
      \TRR_i_reg[31]_0\ => \^exclude_winning_or_locked_req\(31),
      \TRR_i_reg[3]\ => \^ic_reg_tcr_i\(28),
      \TRR_i_reg[3]_0\ => \^exclude_winning_or_locked_req\(3),
      \TRR_i_reg[4]\ => \^ic_reg_tcr_i\(27),
      \TRR_i_reg[4]_0\ => \^exclude_winning_or_locked_req\(4),
      \TRR_i_reg[5]\ => \^ic_reg_tcr_i\(26),
      \TRR_i_reg[5]_0\ => \^exclude_winning_or_locked_req\(5),
      \TRR_i_reg[6]\ => \^ic_reg_tcr_i\(25),
      \TRR_i_reg[6]_0\ => \^exclude_winning_or_locked_req\(6),
      \TRR_i_reg[7]\ => \^ic_reg_tcr_i\(24),
      \TRR_i_reg[7]_0\ => \^exclude_winning_or_locked_req\(7),
      \TRR_i_reg[8]\ => \^ic_reg_tcr_i\(23),
      \TRR_i_reg[8]_0\ => \^exclude_winning_or_locked_req\(8),
      \TRR_i_reg[9]\ => \^ic_reg_tcr_i\(22),
      \TRR_i_reg[9]_0\ => \^exclude_winning_or_locked_req\(9),
      \WINNING_ID_LOC_SIG_reg[0]_0\(8) => WINNING_ID_LOC_SIG(0),
      \WINNING_ID_LOC_SIG_reg[0]_0\(7) => WINNING_ID_LOC_SIG(1),
      \WINNING_ID_LOC_SIG_reg[0]_0\(6) => WINNING_ID_LOC_SIG(2),
      \WINNING_ID_LOC_SIG_reg[0]_0\(5) => WINNING_ID_LOC_SIG(3),
      \WINNING_ID_LOC_SIG_reg[0]_0\(4) => WINNING_ID_LOC_SIG(4),
      \WINNING_ID_LOC_SIG_reg[0]_0\(3) => WINNING_ID_LOC_SIG(5),
      \WINNING_ID_LOC_SIG_reg[0]_0\(2) => WINNING_ID_LOC_SIG(6),
      \WINNING_ID_LOC_SIG_reg[0]_0\(1) => WINNING_ID_LOC_SIG(7),
      \WINNING_ID_LOC_SIG_reg[0]_0\(0) => WINNING_ID_LOC_SIG(8),
      \WINNING_INDEX_SIG_reg[4]_0\ => ol_tbs_n_3,
      \WINNING_INDEX_SIG_reg[4]_1\ => ol_tbs_n_63,
      index_valid_d4 => index_valid_d4,
      invalidate_buffer_i => \^invalidate_buffer_i\,
      \num_reg_reg[4]_0\(4 downto 0) => num_reg(4 downto 0),
      passed_trig0 => passed_trig0,
      passed_trig_reg => BUFFER_LOCKED_D1_reg,
      passed_trig_reg_0 => \^trr_reg_write_pulse_reg\,
      postpone_flag => postpone_flag,
      s_axi_aclk => s_axi_aclk,
      trig_pulse_10 => trig_pulse_10,
      trig_pulse_2_reg => \^cancel_confirmed_ol_d1_sig_reg\,
      trigger_next_round => trigger_next_round,
      trigger_next_round0 => trigger_next_round0,
      trigger_next_round_d1 => trigger_next_round_d1,
      winning_or_locked_index_cancel_req_i_5_0 => ol_txreg_n_70,
      winning_or_locked_index_cancel_req_i_5_1 => ol_txreg_n_71
    );
ol_txreg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_txreg
     port map (
      D(30 downto 0) => \TRR_i_reg[31]\(30 downto 0),
      E(0) => ol_tbs_n_59,
      \FSM_sequential_tbs_cs[0]_i_2\(4 downto 0) => num_reg(4 downto 0),
      IC_REG_ISR_TXCRS_I_i_17_0(31 downto 0) => IC_REG_ISR_TXCRS_I_i_17(31 downto 0),
      IC_REG_ISR_TXTRS_I_i_8_0(31 downto 0) => IC_REG_ISR_TXTRS_I_i_8(31 downto 0),
      Q(0) => \IC_REG_FSR_I_TXE__0\(16),
      \RD_DATA_RET[31]_i_4\ => \RD_DATA_RET[31]_i_4\,
      \RD_DATA_RET[31]_i_4_0\ => \RD_DATA_RET[31]_i_4_0\,
      TBS_RUNNING_D1 => TBS_RUNNING_D1,
      TBS_RUNNING_D1_reg_0 => ol_tbs_n_60,
      \TCR_i_reg[0]_0\ => \^ic_reg_tcr_i\(31),
      \TCR_i_reg[0]_1\ => \TCR_i_reg[0]\,
      \TCR_i_reg[10]_0\ => \^ic_reg_tcr_i\(21),
      \TCR_i_reg[11]_0\ => \^ic_reg_tcr_i\(20),
      \TCR_i_reg[12]_0\ => \^ic_reg_tcr_i\(19),
      \TCR_i_reg[13]_0\ => \^ic_reg_tcr_i\(18),
      \TCR_i_reg[14]_0\ => \^ic_reg_tcr_i\(17),
      \TCR_i_reg[15]_0\ => \^ic_reg_tcr_i\(16),
      \TCR_i_reg[16]_0\ => \^ic_reg_tcr_i\(15),
      \TCR_i_reg[17]_0\ => \^ic_reg_tcr_i\(14),
      \TCR_i_reg[18]_0\ => \^ic_reg_tcr_i\(13),
      \TCR_i_reg[19]_0\ => \^ic_reg_tcr_i\(12),
      \TCR_i_reg[1]_0\ => \^ic_reg_tcr_i\(30),
      \TCR_i_reg[20]_0\ => \^ic_reg_tcr_i\(11),
      \TCR_i_reg[21]_0\ => \^ic_reg_tcr_i\(10),
      \TCR_i_reg[21]_1\ => ol_txreg_n_73,
      \TCR_i_reg[22]_0\ => \^ic_reg_tcr_i\(9),
      \TCR_i_reg[22]_1\ => ol_txreg_n_71,
      \TCR_i_reg[23]_0\ => \^ic_reg_tcr_i\(8),
      \TCR_i_reg[24]_0\ => \^ic_reg_tcr_i\(7),
      \TCR_i_reg[25]_0\ => \^ic_reg_tcr_i\(6),
      \TCR_i_reg[26]_0\ => \^ic_reg_tcr_i\(5),
      \TCR_i_reg[27]_0\ => \^ic_reg_tcr_i\(4),
      \TCR_i_reg[28]_0\ => \^ic_reg_tcr_i\(3),
      \TCR_i_reg[29]_0\ => \^ic_reg_tcr_i\(2),
      \TCR_i_reg[2]_0\ => \^ic_reg_tcr_i\(29),
      \TCR_i_reg[30]_0\ => \^ic_reg_tcr_i\(1),
      \TCR_i_reg[31]_0\ => \^ic_reg_tcr_i\(0),
      \TCR_i_reg[3]_0\ => \^ic_reg_tcr_i\(28),
      \TCR_i_reg[4]_0\ => \^ic_reg_tcr_i\(27),
      \TCR_i_reg[5]_0\ => \^ic_reg_tcr_i\(26),
      \TCR_i_reg[5]_1\ => ol_txreg_n_72,
      \TCR_i_reg[6]_0\ => \^ic_reg_tcr_i\(25),
      \TCR_i_reg[6]_1\ => ol_txreg_n_70,
      \TCR_i_reg[7]_0\ => \^ic_reg_tcr_i\(24),
      \TCR_i_reg[8]_0\ => \^ic_reg_tcr_i\(23),
      \TCR_i_reg[9]_0\ => \^ic_reg_tcr_i\(22),
      TRR_REG_WRITE_PULSE0 => TRR_REG_WRITE_PULSE0,
      TRR_REG_WRITE_PULSE_reg_0 => \^trr_reg_write_pulse_reg\,
      \TRR_TBS_i_reg[0]_0\ => \^exclude_winning_or_locked_req\(0),
      \TRR_TBS_i_reg[10]_0\ => \^exclude_winning_or_locked_req\(10),
      \TRR_TBS_i_reg[11]_0\ => \^exclude_winning_or_locked_req\(11),
      \TRR_TBS_i_reg[12]_0\ => \^exclude_winning_or_locked_req\(12),
      \TRR_TBS_i_reg[13]_0\ => \^exclude_winning_or_locked_req\(13),
      \TRR_TBS_i_reg[14]_0\ => ol_txreg_n_78,
      \TRR_TBS_i_reg[14]_1\ => \^exclude_winning_or_locked_req\(14),
      \TRR_TBS_i_reg[15]_0\ => \^exclude_winning_or_locked_req\(15),
      \TRR_TBS_i_reg[16]_0\ => \^exclude_winning_or_locked_req\(16),
      \TRR_TBS_i_reg[17]_0\ => \^exclude_winning_or_locked_req\(17),
      \TRR_TBS_i_reg[18]_0\ => \^exclude_winning_or_locked_req\(18),
      \TRR_TBS_i_reg[19]_0\ => \^exclude_winning_or_locked_req\(19),
      \TRR_TBS_i_reg[1]_0\ => \^exclude_winning_or_locked_req\(1),
      \TRR_TBS_i_reg[20]_0\ => \^exclude_winning_or_locked_req\(20),
      \TRR_TBS_i_reg[21]_0\ => \^exclude_winning_or_locked_req\(21),
      \TRR_TBS_i_reg[22]_0\ => \^exclude_winning_or_locked_req\(22),
      \TRR_TBS_i_reg[23]_0\ => \^exclude_winning_or_locked_req\(23),
      \TRR_TBS_i_reg[24]_0\ => ol_txreg_n_75,
      \TRR_TBS_i_reg[24]_1\ => \^exclude_winning_or_locked_req\(24),
      \TRR_TBS_i_reg[25]_0\ => \^exclude_winning_or_locked_req\(25),
      \TRR_TBS_i_reg[26]_0\(0) => TRR_TBS_SIG(26),
      \TRR_TBS_i_reg[26]_1\ => \^exclude_winning_or_locked_req\(26),
      \TRR_TBS_i_reg[27]_0\ => \^exclude_winning_or_locked_req\(27),
      \TRR_TBS_i_reg[28]_0\ => \^exclude_winning_or_locked_req\(28),
      \TRR_TBS_i_reg[29]_0\ => \^exclude_winning_or_locked_req\(29),
      \TRR_TBS_i_reg[2]_0\ => \^exclude_winning_or_locked_req\(2),
      \TRR_TBS_i_reg[30]_0\ => \^exclude_winning_or_locked_req\(30),
      \TRR_TBS_i_reg[31]_0\ => ol_txreg_n_76,
      \TRR_TBS_i_reg[31]_1\ => \^exclude_winning_or_locked_req\(31),
      \TRR_TBS_i_reg[31]_2\ => BUFFER_LOCKED_D1_reg,
      \TRR_TBS_i_reg[3]_0\ => \^exclude_winning_or_locked_req\(3),
      \TRR_TBS_i_reg[4]_0\ => \^exclude_winning_or_locked_req\(4),
      \TRR_TBS_i_reg[5]_0\ => \^exclude_winning_or_locked_req\(5),
      \TRR_TBS_i_reg[6]_0\ => \^exclude_winning_or_locked_req\(6),
      \TRR_TBS_i_reg[7]_0\ => \^exclude_winning_or_locked_req\(7),
      \TRR_TBS_i_reg[8]_0\ => ol_txreg_n_77,
      \TRR_TBS_i_reg[8]_1\ => \^exclude_winning_or_locked_req\(8),
      \TRR_TBS_i_reg[9]_0\ => \^exclude_winning_or_locked_req\(9),
      \TRR_i_D1_reg[0]_0\ => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      \TRR_i_reg[0]_0\ => \TRR_i_reg[0]\,
      \TRR_i_reg[0]_1\ => \TRR_i_reg[0]_0\,
      \TRR_i_reg[0]_2\ => ol_tbs_n_56,
      \TRR_i_reg[0]_3\ => \TRR_i_reg[0]_1\,
      \TRR_i_reg[10]_0\ => \TRR_i_reg[10]\,
      \TRR_i_reg[11]_0\ => ol_tbs_n_45,
      \TRR_i_reg[11]_1\ => \TRR_i_reg[11]\,
      \TRR_i_reg[12]_0\ => \TRR_i_reg[12]\,
      \TRR_i_reg[13]_0\ => ol_tbs_n_43,
      \TRR_i_reg[13]_1\ => \TRR_i_reg[13]\,
      \TRR_i_reg[14]_0\ => \TRR_i_reg[14]\,
      \TRR_i_reg[15]_0\ => ol_tbs_n_26,
      \TRR_i_reg[15]_1\ => \TRR_i_reg[15]\,
      \TRR_i_reg[16]_0\ => ol_tbs_n_27,
      \TRR_i_reg[16]_1\ => \TRR_i_reg[16]\,
      \TRR_i_reg[17]_0\ => ol_tbs_n_28,
      \TRR_i_reg[17]_1\ => \TRR_i_reg[17]\,
      \TRR_i_reg[18]_0\ => \TRR_i_reg[18]\,
      \TRR_i_reg[19]_0\ => \TRR_i_reg[19]\,
      \TRR_i_reg[1]_0\ => \TRR_i_reg[1]\,
      \TRR_i_reg[20]_0\ => ol_tbs_n_31,
      \TRR_i_reg[20]_1\ => \TRR_i_reg[20]\,
      \TRR_i_reg[21]_0\ => ol_tbs_n_32,
      \TRR_i_reg[21]_1\ => \TRR_i_reg[21]\,
      \TRR_i_reg[22]_0\ => ol_tbs_n_33,
      \TRR_i_reg[22]_1\ => \TRR_i_reg[22]\,
      \TRR_i_reg[23]_0\ => \TRR_i_reg[23]\,
      \TRR_i_reg[24]_0\ => ol_tbs_n_35,
      \TRR_i_reg[24]_1\ => \TRR_i_reg[24]\,
      \TRR_i_reg[25]_0\ => \TRR_i_reg[25]\,
      \TRR_i_reg[26]_0\ => \TRR_i_reg[26]\,
      \TRR_i_reg[27]_0\ => ol_tbs_n_38,
      \TRR_i_reg[27]_1\ => \TRR_i_reg[27]\,
      \TRR_i_reg[28]_0\ => \TRR_i_reg[28]\,
      \TRR_i_reg[29]_0\ => \TRR_i_reg[29]\,
      \TRR_i_reg[2]_0\ => ol_tbs_n_54,
      \TRR_i_reg[2]_1\ => \TRR_i_reg[2]\,
      \TRR_i_reg[30]_0\ => \TRR_i_reg[30]\,
      \TRR_i_reg[31]_0\ => \TRR_i_reg[31]_0\,
      \TRR_i_reg[3]_0\ => ol_tbs_n_53,
      \TRR_i_reg[3]_1\ => \TRR_i_reg[3]\,
      \TRR_i_reg[4]_0\ => ol_tbs_n_52,
      \TRR_i_reg[4]_1\ => \TRR_i_reg[4]\,
      \TRR_i_reg[5]_0\ => ol_tbs_n_51,
      \TRR_i_reg[5]_1\ => \TRR_i_reg[5]\,
      \TRR_i_reg[6]_0\ => ol_tbs_n_50,
      \TRR_i_reg[6]_1\ => \TRR_i_reg[6]\,
      \TRR_i_reg[7]_0\ => ol_tbs_n_49,
      \TRR_i_reg[7]_1\ => \TRR_i_reg[7]\,
      \TRR_i_reg[8]_0\ => \TRR_i_reg[8]\,
      \TRR_i_reg[9]_0\ => ol_tbs_n_47,
      \TRR_i_reg[9]_1\ => \TRR_i_reg[9]\,
      TXCRS_SET => TXCRS_SET,
      TXTRS_SET => TXTRS_SET,
      \num_reg_reg[2]\ => ol_txreg_n_74,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      trig_pulse_2_i_4(1 downto 0) => winning_index_sig(1 downto 0),
      trigger_next_round_d1 => trigger_next_round_d1,
      trigger_next_round_d1_reg => ol_txreg_n_34,
      winning_or_locked_index_cancel_req_i_3(1) => ol_wrh_n_7,
      winning_or_locked_index_cancel_req_i_3(0) => ol_wrh_n_8
    );
ol_wrh: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_wrh
     port map (
      BUFFER_IS_READY0 => BUFFER_IS_READY0,
      BUFFER_LOCKED_D1 => BUFFER_LOCKED_D1,
      BUFFER_LOCKED_D1_reg_0 => BUFFER_LOCKED_D1_reg,
      CANCEL_CONFIRMED_OL_D1_SIG_reg_0 => \^cancel_confirmed_ol_d1_sig_reg\,
      D(8) => WINNING_ID_LOC_SIG(0),
      D(7) => WINNING_ID_LOC_SIG(1),
      D(6) => WINNING_ID_LOC_SIG(2),
      D(5) => WINNING_ID_LOC_SIG(3),
      D(4) => WINNING_ID_LOC_SIG(4),
      D(3) => WINNING_ID_LOC_SIG(5),
      D(2) => WINNING_ID_LOC_SIG(6),
      D(1) => WINNING_ID_LOC_SIG(7),
      D(0) => WINNING_ID_LOC_SIG(8),
      IC_REG_TCR_I(23) => \^ic_reg_tcr_i\(0),
      IC_REG_TCR_I(22) => \^ic_reg_tcr_i\(1),
      IC_REG_TCR_I(21) => \^ic_reg_tcr_i\(2),
      IC_REG_TCR_I(20) => \^ic_reg_tcr_i\(3),
      IC_REG_TCR_I(19) => \^ic_reg_tcr_i\(4),
      IC_REG_TCR_I(18) => \^ic_reg_tcr_i\(5),
      IC_REG_TCR_I(17) => \^ic_reg_tcr_i\(6),
      IC_REG_TCR_I(16) => \^ic_reg_tcr_i\(7),
      IC_REG_TCR_I(15) => \^ic_reg_tcr_i\(12),
      IC_REG_TCR_I(14) => \^ic_reg_tcr_i\(13),
      IC_REG_TCR_I(13) => \^ic_reg_tcr_i\(14),
      IC_REG_TCR_I(12) => \^ic_reg_tcr_i\(15),
      IC_REG_TCR_I(11) => \^ic_reg_tcr_i\(16),
      IC_REG_TCR_I(10) => \^ic_reg_tcr_i\(17),
      IC_REG_TCR_I(9) => \^ic_reg_tcr_i\(18),
      IC_REG_TCR_I(8) => \^ic_reg_tcr_i\(19),
      IC_REG_TCR_I(7) => \^ic_reg_tcr_i\(20),
      IC_REG_TCR_I(6) => \^ic_reg_tcr_i\(21),
      IC_REG_TCR_I(5) => \^ic_reg_tcr_i\(22),
      IC_REG_TCR_I(4) => \^ic_reg_tcr_i\(23),
      IC_REG_TCR_I(3) => \^ic_reg_tcr_i\(28),
      IC_REG_TCR_I(2) => \^ic_reg_tcr_i\(29),
      IC_REG_TCR_I(1) => \^ic_reg_tcr_i\(30),
      IC_REG_TCR_I(0) => \^ic_reg_tcr_i\(31),
      \LOCKED_BUFFER_INDEX_I_reg[4]_0\(4 downto 0) => winning_index_sig(4 downto 0),
      \LOCKED_ID_LOC_I_reg[9]_0\(8) => locked_id_loc_sig(0),
      \LOCKED_ID_LOC_I_reg[9]_0\(7) => locked_id_loc_sig(1),
      \LOCKED_ID_LOC_I_reg[9]_0\(6) => locked_id_loc_sig(2),
      \LOCKED_ID_LOC_I_reg[9]_0\(5) => locked_id_loc_sig(3),
      \LOCKED_ID_LOC_I_reg[9]_0\(4) => locked_id_loc_sig(4),
      \LOCKED_ID_LOC_I_reg[9]_0\(3) => locked_id_loc_sig(5),
      \LOCKED_ID_LOC_I_reg[9]_0\(2) => locked_id_loc_sig(6),
      \LOCKED_ID_LOC_I_reg[9]_0\(1) => locked_id_loc_sig(7),
      \LOCKED_ID_LOC_I_reg[9]_0\(0) => locked_id_loc_sig(8),
      Q(1) => ol_wrh_n_7,
      Q(0) => ol_wrh_n_8,
      \exclude_winning_or_locked_req_reg[0]_0\ => \^exclude_winning_or_locked_req\(0),
      \exclude_winning_or_locked_req_reg[0]_1\ => \exclude_winning_or_locked_req_reg[0]\,
      \exclude_winning_or_locked_req_reg[10]_0\ => \^exclude_winning_or_locked_req\(10),
      \exclude_winning_or_locked_req_reg[11]_0\ => \^exclude_winning_or_locked_req\(11),
      \exclude_winning_or_locked_req_reg[12]_0\ => \^exclude_winning_or_locked_req\(12),
      \exclude_winning_or_locked_req_reg[13]_0\ => \^exclude_winning_or_locked_req\(13),
      \exclude_winning_or_locked_req_reg[14]_0\ => \^exclude_winning_or_locked_req\(14),
      \exclude_winning_or_locked_req_reg[15]_0\ => \^exclude_winning_or_locked_req\(15),
      \exclude_winning_or_locked_req_reg[15]_1\ => ol_tbs_n_3,
      \exclude_winning_or_locked_req_reg[16]_0\ => \^exclude_winning_or_locked_req\(16),
      \exclude_winning_or_locked_req_reg[17]_0\ => \^exclude_winning_or_locked_req\(17),
      \exclude_winning_or_locked_req_reg[18]_0\ => \^exclude_winning_or_locked_req\(18),
      \exclude_winning_or_locked_req_reg[19]_0\ => \^exclude_winning_or_locked_req\(19),
      \exclude_winning_or_locked_req_reg[1]_0\ => \^exclude_winning_or_locked_req\(1),
      \exclude_winning_or_locked_req_reg[20]_0\ => \^exclude_winning_or_locked_req\(20),
      \exclude_winning_or_locked_req_reg[21]_0\ => \^exclude_winning_or_locked_req\(21),
      \exclude_winning_or_locked_req_reg[22]_0\ => \^exclude_winning_or_locked_req\(22),
      \exclude_winning_or_locked_req_reg[23]_0\ => \^exclude_winning_or_locked_req\(23),
      \exclude_winning_or_locked_req_reg[24]_0\ => \^exclude_winning_or_locked_req\(24),
      \exclude_winning_or_locked_req_reg[25]_0\ => \^exclude_winning_or_locked_req\(25),
      \exclude_winning_or_locked_req_reg[26]_0\ => \^exclude_winning_or_locked_req\(26),
      \exclude_winning_or_locked_req_reg[27]_0\ => \^exclude_winning_or_locked_req\(27),
      \exclude_winning_or_locked_req_reg[28]_0\ => \^exclude_winning_or_locked_req\(28),
      \exclude_winning_or_locked_req_reg[29]_0\ => \^exclude_winning_or_locked_req\(29),
      \exclude_winning_or_locked_req_reg[2]_0\ => \^exclude_winning_or_locked_req\(2),
      \exclude_winning_or_locked_req_reg[30]_0\ => \^exclude_winning_or_locked_req\(30),
      \exclude_winning_or_locked_req_reg[31]_0\ => \^exclude_winning_or_locked_req\(31),
      \exclude_winning_or_locked_req_reg[31]_1\ => ol_tbs_n_63,
      \exclude_winning_or_locked_req_reg[3]_0\ => \^exclude_winning_or_locked_req\(3),
      \exclude_winning_or_locked_req_reg[4]_0\ => \^exclude_winning_or_locked_req\(4),
      \exclude_winning_or_locked_req_reg[5]_0\ => \^exclude_winning_or_locked_req\(5),
      \exclude_winning_or_locked_req_reg[6]_0\ => \^exclude_winning_or_locked_req\(6),
      \exclude_winning_or_locked_req_reg[7]_0\ => \^exclude_winning_or_locked_req\(7),
      \exclude_winning_or_locked_req_reg[8]_0\ => \^exclude_winning_or_locked_req\(8),
      \exclude_winning_or_locked_req_reg[9]_0\ => \^exclude_winning_or_locked_req\(9),
      index_valid_d1_reg_0 => \^index_valid_sig_reg\,
      index_valid_d4 => index_valid_d4,
      \out\ => \out\,
      s_axi_aclk => s_axi_aclk,
      src_in => src_in,
      trig_pulse_1 => trig_pulse_1,
      trig_pulse_10 => trig_pulse_10,
      trig_pulse_2 => trig_pulse_2,
      trig_pulse_20 => trig_pulse_20,
      winning_or_locked_index_cancel_req_reg_0 => \^winning_or_locked_index_cancel_req_reg\,
      winning_or_locked_index_cancel_req_reg_1 => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      winning_or_locked_index_cancel_req_reg_2 => ol_tbs_n_62,
      winning_or_locked_index_cancel_req_reg_3 => ol_txreg_n_72,
      winning_or_locked_index_cancel_req_reg_4 => ol_txreg_n_73
    );
tx_event_fifo_cntl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tx_event_fifo_cntl
     port map (
      E(0) => E(0),
      \FILL_LEVEL_reg[1]_0\ => \FILL_LEVEL_reg[1]\,
      \FILL_LEVEL_reg[4]_0\(0) => \FILL_LEVEL_reg[4]\(0),
      \FILL_LEVEL_reg[5]_0\(5 downto 0) => \FILL_LEVEL_reg[5]\(5 downto 0),
      IC_REG_MSR_DAR => IC_REG_MSR_DAR,
      \IC_REG_WMR_I2_reg[0]_0\(4 downto 0) => \IC_REG_WMR_I2_reg[0]\(4 downto 0),
      IC_SYNC_ISR_MSGLST_TXE => IC_SYNC_ISR_MSGLST_TXE,
      IC_SYNC_ISR_MSGLST_reg_0 => IC_SYNC_ISR_MSGLST_reg,
      \MULTI_BIT.s_level_out_bus_d5_reg[0]\ => \MULTI_BIT.s_level_out_bus_d5_reg[0]\,
      Q(0) => \^txe_data_ts_reg[7]\(0),
      \RD_INDEX_reg[1]_0\(4 downto 1) => \RD_INDEX_reg[1]\(3 downto 0),
      \RD_INDEX_reg[1]_0\(0) => \IC_REG_FSR_I_TXE__0\(16),
      \RD_INDEX_reg[5]_0\(0) => \RD_INDEX_reg[5]\(0),
      RXF_FULL_AXI => RXF_FULL_AXI,
      RXF_FULL_I_reg_0 => RXF_FULL_I_reg,
      \SINGLE_BIT.s_level_out_d1_cdc_to_reg\ => \^winning_or_locked_index_cancel_req_reg\,
      SR(0) => SR(0),
      TS_RX_WDATA_F1(20 downto 0) => TS_RX_WDATA_F1(20 downto 0),
      TS_RX_WEN => TS_RX_WEN,
      TXEWM_SET => TXEWM_SET,
      TXE_BRAM_WEN => TXE_BRAM_WEN,
      TXE_MSGVAL_D1_reg_0 => \^txe_msgval_d1_reg\,
      TXE_MSGVAL_D2_reg_0 => \^txe_msgval_d2_reg\,
      TXE_MSGVAL_FD1 => TXE_MSGVAL_FD1,
      TXE_MSGVAL_FD2 => TXE_MSGVAL_FD2,
      addr_location_incr_count_reg_0(0) => addr_location_incr_count_reg(0),
      addr_location_incr_count_reg_1 => addr_location_incr_count_reg_0,
      addra(10 downto 0) => addra(10 downto 0),
      can_clk => can_clk,
      dest_arst => dest_arst,
      dina(31 downto 0) => dina(31 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => txmsg_addr_gen_n_41,
      \gen_wr_a.gen_word_narrow.mem_reg_0_0\ => txmsg_addr_gen_n_42,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(9 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_1_0\(9 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_1_0\ => txmsg_addr_gen_n_10,
      \gen_wr_a.gen_word_narrow.mem_reg_1_1\(10 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_1_3\(10 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_1_10\ => txmsg_addr_gen_n_35,
      \gen_wr_a.gen_word_narrow.mem_reg_1_11\ => txmsg_addr_gen_n_36,
      \gen_wr_a.gen_word_narrow.mem_reg_1_12\ => txmsg_addr_gen_n_37,
      \gen_wr_a.gen_word_narrow.mem_reg_1_13\ => txmsg_addr_gen_n_38,
      \gen_wr_a.gen_word_narrow.mem_reg_1_14\ => txmsg_addr_gen_n_39,
      \gen_wr_a.gen_word_narrow.mem_reg_1_15\ => txmsg_addr_gen_n_40,
      \gen_wr_a.gen_word_narrow.mem_reg_1_16\(0) => \gen_wr_a.gen_word_narrow.mem_reg_1_1\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_1_17\ => \gen_wr_a.gen_word_narrow.mem_reg_1_2\,
      \gen_wr_a.gen_word_narrow.mem_reg_1_2\(31 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_1_4\(31 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_1_3\ => txmsg_addr_gen_n_28,
      \gen_wr_a.gen_word_narrow.mem_reg_1_4\ => txmsg_addr_gen_n_29,
      \gen_wr_a.gen_word_narrow.mem_reg_1_5\ => txmsg_addr_gen_n_30,
      \gen_wr_a.gen_word_narrow.mem_reg_1_6\ => txmsg_addr_gen_n_31,
      \gen_wr_a.gen_word_narrow.mem_reg_1_7\ => txmsg_addr_gen_n_32,
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(16) => txe_id_data_i(6),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(15) => txe_id_data_i(16),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(14) => txe_id_data_i(17),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(13) => txe_id_data_i(18),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(12) => txe_id_data_i(19),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(11) => txe_id_data_i(20),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(10) => txe_id_data_i(21),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(9) => txe_id_data_i(22),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(8) => txe_id_data_i(23),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(7) => txe_id_data_i(24),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(6) => txe_id_data_i(25),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(5) => txe_id_data_i(26),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(4) => txe_id_data_i(27),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(3) => txe_id_data_i(28),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(2) => txe_id_data_i(29),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(1) => txe_id_data_i(30),
      \gen_wr_a.gen_word_narrow.mem_reg_1_8\(0) => txe_id_data_i(31),
      \gen_wr_a.gen_word_narrow.mem_reg_1_9\ => txmsg_addr_gen_n_33,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0)
    );
txmsg_addr_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_txmsg_addr_gen
     port map (
      ADDR_M_CC(9 downto 0) => ADDR_M_CC(9 downto 0),
      Q(16) => txe_id_data_i(6),
      Q(15) => txe_id_data_i(16),
      Q(14) => txe_id_data_i(17),
      Q(13) => txe_id_data_i(18),
      Q(12) => txe_id_data_i(19),
      Q(11) => txe_id_data_i(20),
      Q(10) => txe_id_data_i(21),
      Q(9) => txe_id_data_i(22),
      Q(8) => txe_id_data_i(23),
      Q(7) => txe_id_data_i(24),
      Q(6) => txe_id_data_i(25),
      Q(5) => txe_id_data_i(26),
      Q(4) => txe_id_data_i(27),
      Q(3) => txe_id_data_i(28),
      Q(2) => txe_id_data_i(29),
      Q(1) => txe_id_data_i(30),
      Q(0) => txe_id_data_i(31),
      SR(0) => SR(0),
      \TXE_DATA_TS_reg[0]_0\ => txmsg_addr_gen_n_10,
      \TXE_DATA_TS_reg[10]_0\ => txmsg_addr_gen_n_37,
      \TXE_DATA_TS_reg[11]_0\ => txmsg_addr_gen_n_38,
      \TXE_DATA_TS_reg[12]_0\ => txmsg_addr_gen_n_39,
      \TXE_DATA_TS_reg[13]_0\ => txmsg_addr_gen_n_40,
      \TXE_DATA_TS_reg[14]_0\ => txmsg_addr_gen_n_41,
      \TXE_DATA_TS_reg[15]_0\ => txmsg_addr_gen_n_42,
      \TXE_DATA_TS_reg[1]_0\ => txmsg_addr_gen_n_28,
      \TXE_DATA_TS_reg[2]_0\ => txmsg_addr_gen_n_29,
      \TXE_DATA_TS_reg[3]_0\ => txmsg_addr_gen_n_30,
      \TXE_DATA_TS_reg[4]_0\ => txmsg_addr_gen_n_31,
      \TXE_DATA_TS_reg[5]_0\ => txmsg_addr_gen_n_32,
      \TXE_DATA_TS_reg[7]_0\ => txmsg_addr_gen_n_33,
      \TXE_DATA_TS_reg[7]_1\(0) => \^txe_data_ts_reg[7]\(0),
      \TXE_DATA_TS_reg[8]_0\ => txmsg_addr_gen_n_35,
      \TXE_DATA_TS_reg[9]_0\ => txmsg_addr_gen_n_36,
      \addr_location_incr_count_reg[0]_0\(0) => \addr_location_incr_count_reg[0]\(0),
      \addr_location_incr_count_reg[4]_0\ => \addr_location_incr_count_reg[4]\,
      can_clk => can_clk,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \^txe_msgval_d2_reg\,
      \gen_wr_a.gen_word_narrow.mem_reg_1_0\ => \^txe_msgval_d1_reg\,
      \syncstages_ff_reg[0][9]\(8) => locked_id_loc_sig(0),
      \syncstages_ff_reg[0][9]\(7) => locked_id_loc_sig(1),
      \syncstages_ff_reg[0][9]\(6) => locked_id_loc_sig(2),
      \syncstages_ff_reg[0][9]\(5) => locked_id_loc_sig(3),
      \syncstages_ff_reg[0][9]\(4) => locked_id_loc_sig(4),
      \syncstages_ff_reg[0][9]\(3) => locked_id_loc_sig(5),
      \syncstages_ff_reg[0][9]\(2) => locked_id_loc_sig(6),
      \syncstages_ff_reg[0][9]\(1) => locked_id_loc_sig(7),
      \syncstages_ff_reg[0][9]\(0) => locked_id_loc_sig(8),
      \txe_id_data_i_reg[0]_0\(31 downto 0) => \txe_id_data_i_reg[0]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_top is
  port (
    TXING_BRS_EN_BTR : out STD_LOGIC;
    TDC_SSP_SAMP_PT : out STD_LOGIC;
    CAN_PHY_RX_D : out STD_LOGIC;
    CLKM_EN : out STD_LOGIC;
    CAN_PHY_RX_I1 : out STD_LOGIC;
    BTL_SAMP_EN_FD2 : out STD_LOGIC;
    BTL_SAMP_EN_FD1 : out STD_LOGIC;
    MATCH_RESULT_FS2_D1 : out STD_LOGIC;
    MATCH_RESULT_1_D1 : out STD_LOGIC;
    RXE_MSGVAL_EARLY_F1 : out STD_LOGIC;
    TS_RX_WEN_F1 : out STD_LOGIC;
    RXE_RXMSG_VAL_F1 : out STD_LOGIC;
    MATCH_RESULT_0_D1 : out STD_LOGIC;
    RXE_RXMSG_INVAL_F1 : out STD_LOGIC;
    RXE_RXMSG_VAL_F0 : out STD_LOGIC;
    RXE_MSGVAL_EARLY_F0 : out STD_LOGIC;
    RXE_RXMSG_INVAL_F0 : out STD_LOGIC;
    TS_COUNTER_SW_RST_D2 : out STD_LOGIC;
    CLKM_EN_D1 : out STD_LOGIC;
    TS_RX_WEN : out STD_LOGIC;
    dest_out : out STD_LOGIC;
    BIS_HSYNC_FLG_I : out STD_LOGIC;
    TXE_TX_REN_D1_reg : out STD_LOGIC;
    CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL : out STD_LOGIC;
    TXE_MSGINVAL_I : out STD_LOGIC;
    RXE_MSGVAL_FD1 : out STD_LOGIC;
    RXE_MSGVAL_FD2 : out STD_LOGIC;
    TXE_MSGVAL_FD1 : out STD_LOGIC;
    TXE_MSGVAL_FD2 : out STD_LOGIC;
    IC_SYNC_ISR_ARBLST : out STD_LOGIC;
    TXE_IC_ARBLSS_I : out STD_LOGIC;
    BSP_IN_IFSPACE : out STD_LOGIC;
    \state_reg[2]\ : out STD_LOGIC;
    BSP_IN_ID_STATE_I : out STD_LOGIC;
    BSP_IN_ID_STATE_D1 : out STD_LOGIC;
    BSP_IDVALID_FD1 : out STD_LOGIC;
    BSP_IDVALID_FD2 : out STD_LOGIC;
    ID_MATCH_EN : out STD_LOGIC;
    BSP_IN_EOF : out STD_LOGIC;
    RXE_RXFIFO_WEN_FD1 : out STD_LOGIC;
    RXE_RXFIFO_WEN_FD2 : out STD_LOGIC;
    IFF_EN_FS2 : out STD_LOGIC;
    IFF6_EN_FS2 : out STD_LOGIC;
    MSR_SNOOP_FS2 : out STD_LOGIC;
    IC_SYNC_SR_BSFR : out STD_LOGIC;
    IC_SYNC_SR_PEE : out STD_LOGIC;
    IC_SYNC_SR_RSTST : out STD_LOGIC;
    IC_SYNC_SR_SLEEP : out STD_LOGIC;
    IC_SYNC_SR_LBACK : out STD_LOGIC;
    IC_SYNC_SR_BIDLE : out STD_LOGIC;
    IC_SYNC_SR_ERRWRN : out STD_LOGIC;
    \IC_SYNC_SR_ESTAT_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_SYNC_ISR_BSOFF : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ic_reg_n_btr_ts2_cdc_tig_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_SAMP_EN : out STD_LOGIC;
    CAN_PHY_TX_LP : out STD_LOGIC;
    SSP_RCVD_RXBIT : out STD_LOGIC;
    SSP_BTL_TXBIT_I : out STD_LOGIC;
    BTL_RXBIT : out STD_LOGIC;
    HSYNC_FLG_I : out STD_LOGIC;
    BSP_TXBIT_FD_reg : out STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X2_reg : out STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_reg : out STD_LOGIC;
    EMU_CTR_FLG_I : out STD_LOGIC;
    IC_SYNC_ECR_WEN : out STD_LOGIC;
    IC_SYNC_ISR_MSGLST_F1 : out STD_LOGIC;
    IC_SYNC_ISR_MSGLST : out STD_LOGIC;
    IC_SYNC_TSR_WEN : out STD_LOGIC;
    RXE_RTR_I : out STD_LOGIC;
    RXE_IDE_I : out STD_LOGIC;
    TXE_PASSTX_I : out STD_LOGIC;
    TXE_PREFETCH_FD : out STD_LOGIC;
    TXE_TX_REN_D1 : out STD_LOGIC;
    TXE_TRNSMT_FLG_reg : out STD_LOGIC;
    BSP_TXBIT_FD : out STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG : out STD_LOGIC;
    BSP_CRCERR_I_CANFD_FLG : out STD_LOGIC;
    TXE_TXING_reg : out STD_LOGIC;
    RXE_PASSFLG_I : out STD_LOGIC;
    ERR_ACKERRPASS_I : out STD_LOGIC;
    IC_SYNC_ISR_RXOK : out STD_LOGIC;
    IC_SYNC_ISR_TXOK : out STD_LOGIC;
    BRS_EN_I_FLAG : out STD_LOGIC;
    IC_SYNC_ESR_BERR : out STD_LOGIC;
    IC_SYNC_ESR_CRCER : out STD_LOGIC;
    IC_SYNC_ESR_FMER : out STD_LOGIC;
    IC_SYNC_ESR_STER : out STD_LOGIC;
    IC_SYNC_ESR_ACKER : out STD_LOGIC;
    IC_SYNC_ESR_F_STER : out STD_LOGIC;
    IC_SYNC_ESR_F_FMER : out STD_LOGIC;
    IC_SYNC_ESR_F_CRCER : out STD_LOGIC;
    IC_SYNC_ESR_F_BERR : out STD_LOGIC;
    MSG_ON_CAN_BUS : out STD_LOGIC;
    RXE_FDF_I : out STD_LOGIC;
    RXE_ESI_I_reg : out STD_LOGIC;
    RXE_BRS_I : out STD_LOGIC;
    TDCV_CNT_REG_WEN : out STD_LOGIC;
    EMU_CTR_EVENT_I : out STD_LOGIC;
    SM_STUFFBIT : out STD_LOGIC;
    \RXE_SREG_I_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in25_in : out STD_LOGIC;
    \EMU_REC_I_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_RXBIT_I_reg : out STD_LOGIC;
    p_0_in26_in : out STD_LOGIC;
    \ERR_EXTERR_I__1\ : out STD_LOGIC;
    TXE_TX_REN_I : out STD_LOGIC;
    IC_REG_MSR_DPEE_FS2_reg : out STD_LOGIC;
    \SM_REG_I_reg[0]\ : out STD_LOGIC;
    p_78_in : out STD_LOGIC;
    \EMU_REC_I_reg[7]_0\ : out STD_LOGIC;
    ena : out STD_LOGIC;
    TXE_MSGVAL_D1_I_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXE_RXMSG_VAL_F0_reg : out STD_LOGIC;
    RXE_RXMSG_VAL_F0_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXE_RXMSG_VAL_F1_reg : out STD_LOGIC;
    RXE_RXMSG_VAL_F1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXF_FULL_AT_MSG_BOUNDARY_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \RXE_SREG_I_reg[24]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TS_RX_WDATA_F1 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    BSP_TXBIT_FD_reg_0 : out STD_LOGIC;
    \state_reg[4]\ : out STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X2 : out STD_LOGIC;
    p_0_in58_in : out STD_LOGIC;
    BSP_TXBIT_FD_reg_1 : out STD_LOGIC;
    BSP_TXBIT_I : out STD_LOGIC;
    \ic_reg_f_brpr_cdc_tig_reg[7]_0\ : out STD_LOGIC;
    \CAN_PHY_TX_POS_FLOP_X2135_out__0\ : out STD_LOGIC;
    \state_reg[4]_0\ : out STD_LOGIC;
    p_1_in119_in : out STD_LOGIC;
    \RXE_COUNTER_I_reg[5]\ : out STD_LOGIC;
    p_1_in62_in : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    EMU_REC_ERRACT : out STD_LOGIC;
    SM_STUFFERR : out STD_LOGIC;
    \RXE_COUNTER_I_reg[1]\ : out STD_LOGIC;
    BSP_TXBIT_D1_reg : out STD_LOGIC;
    BTL_RXBIT_I_reg_0 : out STD_LOGIC;
    BSP_CRCERR_I_CANFD_FLG0 : out STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG0 : out STD_LOGIC;
    \state_reg[4]_1\ : out STD_LOGIC;
    RXE_RTR_I0 : out STD_LOGIC;
    \state_reg[4]_2\ : out STD_LOGIC;
    p_0_in61_in : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \ERR_TXBERR_I_FD_F__3\ : out STD_LOGIC;
    ERR_TXBERR_I_FD_SSP_EN_1_reg : out STD_LOGIC;
    \state_reg[4]_3\ : out STD_LOGIC;
    \BSP_CRCERR_I_CANFD__1\ : out STD_LOGIC;
    p_1_in57_in : out STD_LOGIC;
    IC_REG_SBR_FS2_reg : out STD_LOGIC;
    HSYNC_OCCR_I : out STD_LOGIC;
    TXE_TXING15_out : out STD_LOGIC;
    TXE_TRNSMT_FLG_SET : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    HSYNC_FLG_I0 : out STD_LOGIC;
    TXE_TXING_reg_0 : out STD_LOGIC;
    \TDC_COUNTER_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \BTL_NTQ_I0_carry__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MATCH_RESULT_1_D11__21\ : out STD_LOGIC;
    \MEM_reg[3]\ : out STD_LOGIC;
    \EMU_OL_ECR_I_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ID_FOR_MATCH_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IC_REG_MSR_LBACK : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    \syncstages_ff_reg[0]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \syncstages_ff_reg[0]_0\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_1\ : in STD_LOGIC;
    IC_REG_MSR_DAR : in STD_LOGIC;
    \syncstages_ff_reg[0]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \syncstages_ff_reg[0]_3\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_4\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_5\ : in STD_LOGIC;
    \syncstages_ff_reg[0]_6\ : in STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    can_clk_x2 : in STD_LOGIC;
    \syncstages_ff_reg[0]_7\ : in STD_LOGIC;
    \syncstages_ff_reg[0][4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \syncstages_ff_reg[0]_8\ : in STD_LOGIC;
    MATCH_RESULT_TO_BSP0 : in STD_LOGIC;
    \syncstages_ff_reg[0]_9\ : in STD_LOGIC;
    src_in : in STD_LOGIC;
    \TXE_DLC_I_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ID_MATCH_EN_reg : in STD_LOGIC;
    CAN_PHY_TX_LP_reg : in STD_LOGIC;
    SSP_RCVD_RXBIT_reg : in STD_LOGIC;
    SSP_BTL_TXBIT_I_reg : in STD_LOGIC;
    BIS_HSYNC_FLG_I_reg : in STD_LOGIC;
    BTL_RXBIT_I_reg_1 : in STD_LOGIC;
    HSYNC_FLG_I_reg : in STD_LOGIC;
    BSP_TXBIT_FD_reg_2 : in STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_X2_reg_0 : in STD_LOGIC;
    CAN_PHY_TX_POS_FLOP_reg_0 : in STD_LOGIC;
    EMU_OL_ECR_WEN_I_reg : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_F1_reg : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_reg : in STD_LOGIC;
    TIME_STAMP_CNT_REG_WEN_reg : in STD_LOGIC;
    RXE_RTR_I_reg : in STD_LOGIC;
    RXE_IDE_I_reg : in STD_LOGIC;
    TXE_PASSTX_I_reg : in STD_LOGIC;
    TXE_TX_REN_D1_reg_0 : in STD_LOGIC;
    BSP_TXBIT_D1_reg_0 : in STD_LOGIC;
    BSP_CRCERR_I_CAN_FLG_reg : in STD_LOGIC;
    BSP_CRCERR_I_CANFD_FLG_reg : in STD_LOGIC;
    CANCEL_CONFIRMED_TL2OL_I_reg : in STD_LOGIC;
    TXE_TXING_reg_1 : in STD_LOGIC;
    RXE_IC_RXOK_I_reg : in STD_LOGIC;
    TXE_IC_TXOK_I_reg : in STD_LOGIC;
    TXE_IC_ARBLSS_I_reg : in STD_LOGIC;
    BSP_IC_BIT_ERROR_I_reg : in STD_LOGIC;
    BSP_IC_CRC_ERROR_I_reg : in STD_LOGIC;
    BSP_IC_FRM_ERROR_I_reg : in STD_LOGIC;
    BSP_IC_STUFF_ERROR_I_reg : in STD_LOGIC;
    BSP_IC_ACK_ERROR_I_reg : in STD_LOGIC;
    BSP_IC_F_STUFF_ERROR_I_reg : in STD_LOGIC;
    BSP_IC_F_FRM_ERROR_I_reg : in STD_LOGIC;
    BSP_IC_F_CRC_ERROR_I_reg : in STD_LOGIC;
    BSP_IC_F_BIT_ERROR_I_reg : in STD_LOGIC;
    MSG_ON_CAN_BUS_reg : in STD_LOGIC;
    RXE_FDF_I_reg : in STD_LOGIC;
    RXE_ESI_I_reg_0 : in STD_LOGIC;
    RXE_BRS_I_reg : in STD_LOGIC;
    TDCV_CNT_REG_WEN_reg : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    CAN_PHY_RX_I_NEG_FLOP : in STD_LOGIC;
    \SM_REG_I_reg[0]_0\ : in STD_LOGIC;
    OL_RX_FIFO_FULL : in STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY : in STD_LOGIC;
    TXE_BRAM_WEN : in STD_LOGIC;
    \addr_location_incr_count_reg[0]\ : in STD_LOGIC;
    \wr_index_i_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXF_FULL_AT_MSG_BOUNDARY_F1 : in STD_LOGIC;
    OL_RX_FIFO_FULL_F1 : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ERR_ACKERRPASS_I_reg : in STD_LOGIC;
    TXE_TRNSMT_FLG_reg_0 : in STD_LOGIC;
    RXE_PASSFLG_I_reg : in STD_LOGIC;
    TXE_PREFETCH_FD_reg : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F0_reg : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F1_reg : in STD_LOGIC;
    BTL_NTQ_I : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \TIME_STAMP_CNT_CAPTURE_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_reg_n_brpr_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_top is
  signal BIS_COUNTER_I0 : STD_LOGIC;
  signal \BIS_COUNTER_I3__0\ : STD_LOGIC;
  signal BIS_D1 : STD_LOGIC;
  signal \^bis_hsync_flg_i\ : STD_LOGIC;
  signal BIS_HSYNC_FLG_I_D1 : STD_LOGIC;
  signal BRSD_P_ERR_1TQ : STD_LOGIC;
  signal BRSD_P_ERR_1TQ_FD : STD_LOGIC;
  signal BRS_EN_BTR : STD_LOGIC;
  signal BRS_EN_BTR_D1 : STD_LOGIC;
  signal BRS_EN_I : STD_LOGIC;
  signal \BSP_ERROR_I__9\ : STD_LOGIC;
  signal \^bsp_txbit_fd_reg\ : STD_LOGIC;
  signal \^bsp_txbit_fd_reg_1\ : STD_LOGIC;
  signal BSP_TXBIT_I02_in : STD_LOGIC;
  signal \BSP_TXBIT_I1262_out__0\ : STD_LOGIC;
  signal BTL_COUNTER_I : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal BTL_COUNTER_I0 : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal BTL_COUNTER_I00_in : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal \BTL_COUNTER_I1__0\ : STD_LOGIC;
  signal \^btl_ntq_i0_carry__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^btl_rxbit\ : STD_LOGIC;
  signal \^btl_samp_en\ : STD_LOGIC;
  signal \^btl_samp_en_fd1\ : STD_LOGIC;
  signal \^btl_samp_en_fd2\ : STD_LOGIC;
  signal BTL_SAMP_I : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \BTL_SAMP_I__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal BTL_TRNSMT_EN_I1 : STD_LOGIC;
  signal CAN_PHY_RX_I : STD_LOGIC;
  signal \^can_phy_rx_i1\ : STD_LOGIC;
  signal \^can_phy_tx_lp\ : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X27 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal CLKD_CMP_I : STD_LOGIC;
  signal CLKD_COUNTER_I_reg : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \^clkm_en\ : STD_LOGIC;
  signal CNTR_EQ_SAMP1 : STD_LOGIC;
  signal CRC17_CRCWORD : STD_LOGIC_VECTOR ( 0 to 9 );
  signal CRC21_CRCWORD : STD_LOGIC_VECTOR ( 0 to 5 );
  signal CRC21_FD_CRCWORD_I10 : STD_LOGIC;
  signal CRC_CRCWORD : STD_LOGIC_VECTOR ( 0 to 14 );
  signal CRC_CRCWORD_I1 : STD_LOGIC;
  signal \^emu_ctr_event_i\ : STD_LOGIC;
  signal \^emu_ctr_flg_i\ : STD_LOGIC;
  signal EMU_ERRWRN : STD_LOGIC;
  signal \^emu_rec_erract\ : STD_LOGIC;
  signal \EMU_REC_I1117_out__0\ : STD_LOGIC;
  signal \^emu_rec_i_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^emu_rec_i_reg[7]_0\ : STD_LOGIC;
  signal EMU_STAT1 : STD_LOGIC;
  signal \^err_txberr_i_fd_ssp_en_1_reg\ : STD_LOGIC;
  signal FBR_ERR_1TQ : STD_LOGIC;
  signal \^hsync_occr_i\ : STD_LOGIC;
  signal IC_REG_BRPR : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \IC_REG_BRPR_EQ__6\ : STD_LOGIC;
  signal \IC_REG_BTR_TS1__0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal IC_REG_BTR_TS2 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \^ic_reg_sbr_fs2_reg\ : STD_LOGIC;
  signal IC_TIMESTAMP_RST_P : STD_LOGIC;
  signal IFF5_EN_FS2 : STD_LOGIC;
  signal \^iff_en_fs2\ : STD_LOGIC;
  signal \^match_result_0_d1\ : STD_LOGIC;
  signal \^match_result_1_d1\ : STD_LOGIC;
  signal MATCH_RESULT_TO_BSP : STD_LOGIC;
  signal MSR_BRSD_FS2 : STD_LOGIC;
  signal MSR_DAR_FS2 : STD_LOGIC;
  signal MSR_DPEE_FS2 : STD_LOGIC;
  signal MSR_LBACK_FS2 : STD_LOGIC;
  signal MSR_SBR_FS2 : STD_LOGIC;
  signal MSR_SLEEP_FS2 : STD_LOGIC;
  signal \^msr_snoop_fs2\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RSYNC_OCCR_I : STD_LOGIC;
  signal RXE_BTL_HSYNC_EN : STD_LOGIC;
  signal RXE_BTL_HSYNC_FD1 : STD_LOGIC;
  signal RXE_COUNTER_RST30_out : STD_LOGIC;
  signal RXE_CRC_EN : STD_LOGIC;
  signal RXE_DLC_I0 : STD_LOGIC;
  signal RXE_IC_BSOFF : STD_LOGIC;
  signal RXE_MSGVAL_EARLY_F00 : STD_LOGIC;
  signal RXE_MSGVAL_EARLY_F10 : STD_LOGIC;
  signal RXE_OL_BIDLE : STD_LOGIC;
  signal RXE_OL_LBACK : STD_LOGIC;
  signal RXE_OL_PEE : STD_LOGIC;
  signal RXE_OL_RSTST : STD_LOGIC;
  signal RXE_OL_SLEEP : STD_LOGIC;
  signal RXE_REC_DEC1 : STD_LOGIC;
  signal RXE_RXMSG_INVAL_F00 : STD_LOGIC;
  signal RXE_RXMSG_INVAL_F10 : STD_LOGIC;
  signal RXE_RXMSG_VAL_F00 : STD_LOGIC;
  signal RXE_RXMSG_VAL_F10 : STD_LOGIC;
  signal \^rxe_sreg_i_reg[24]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rxe_sreg_i_reg[30]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SM_FLAG_I : STD_LOGIC;
  signal SM_FLAG_I_FSB : STD_LOGIC;
  signal \^sm_reg_i_reg[0]\ : STD_LOGIC;
  signal \^sm_stuffbit\ : STD_LOGIC;
  signal \SM_STUFFBIT_I__11\ : STD_LOGIC;
  signal SM_STUFFBIT_PD : STD_LOGIC;
  signal \^sm_stufferr\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SSP_EN : STD_LOGIC;
  signal TDC_EN_FS2 : STD_LOGIC;
  signal TDC_TRIG_COND : STD_LOGIC;
  signal TS2_EQ_SJW1 : STD_LOGIC;
  signal TS2_EQ_SJW2 : STD_LOGIC;
  signal TS_COUNTER_SW_RST_D1 : STD_LOGIC;
  signal \^ts_rx_wdata_f1\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^ts_rx_wen\ : STD_LOGIC;
  signal \^ts_rx_wen_f1\ : STD_LOGIC;
  signal TXE_TEC_DEC1 : STD_LOGIC;
  signal \^txe_txing_reg\ : STD_LOGIC;
  signal \^txing_brs_en_btr\ : STD_LOGIC;
  signal TXING_BRS_EN_BTR_D1 : STD_LOGIC;
  signal bsp_n_100 : STD_LOGIC;
  signal bsp_n_108 : STD_LOGIC;
  signal bsp_n_109 : STD_LOGIC;
  signal bsp_n_125 : STD_LOGIC;
  signal bsp_n_127 : STD_LOGIC;
  signal bsp_n_132 : STD_LOGIC;
  signal bsp_n_138 : STD_LOGIC;
  signal bsp_n_140 : STD_LOGIC;
  signal bsp_n_141 : STD_LOGIC;
  signal bsp_n_142 : STD_LOGIC;
  signal bsp_n_146 : STD_LOGIC;
  signal bsp_n_147 : STD_LOGIC;
  signal bsp_n_148 : STD_LOGIC;
  signal bsp_n_149 : STD_LOGIC;
  signal bsp_n_155 : STD_LOGIC;
  signal bsp_n_157 : STD_LOGIC;
  signal bsp_n_164 : STD_LOGIC;
  signal bsp_n_168 : STD_LOGIC;
  signal bsp_n_176 : STD_LOGIC;
  signal bsp_n_181 : STD_LOGIC;
  signal bsp_n_182 : STD_LOGIC;
  signal bsp_n_185 : STD_LOGIC;
  signal bsp_n_187 : STD_LOGIC;
  signal bsp_n_191 : STD_LOGIC;
  signal bsp_n_193 : STD_LOGIC;
  signal bsp_n_194 : STD_LOGIC;
  signal bsp_n_199 : STD_LOGIC;
  signal bsp_n_2 : STD_LOGIC;
  signal bsp_n_200 : STD_LOGIC;
  signal bsp_n_201 : STD_LOGIC;
  signal bsp_n_202 : STD_LOGIC;
  signal bsp_n_203 : STD_LOGIC;
  signal bsp_n_204 : STD_LOGIC;
  signal bsp_n_205 : STD_LOGIC;
  signal bsp_n_206 : STD_LOGIC;
  signal bsp_n_207 : STD_LOGIC;
  signal bsp_n_208 : STD_LOGIC;
  signal bsp_n_209 : STD_LOGIC;
  signal bsp_n_210 : STD_LOGIC;
  signal bsp_n_213 : STD_LOGIC;
  signal bsp_n_214 : STD_LOGIC;
  signal bsp_n_215 : STD_LOGIC;
  signal bsp_n_216 : STD_LOGIC;
  signal bsp_n_217 : STD_LOGIC;
  signal bsp_n_218 : STD_LOGIC;
  signal bsp_n_220 : STD_LOGIC;
  signal bsp_n_231 : STD_LOGIC;
  signal bsp_n_232 : STD_LOGIC;
  signal bsp_n_233 : STD_LOGIC;
  signal bsp_n_234 : STD_LOGIC;
  signal bsp_n_235 : STD_LOGIC;
  signal bsp_n_236 : STD_LOGIC;
  signal bsp_n_237 : STD_LOGIC;
  signal bsp_n_238 : STD_LOGIC;
  signal bsp_n_239 : STD_LOGIC;
  signal bsp_n_240 : STD_LOGIC;
  signal bsp_n_241 : STD_LOGIC;
  signal bsp_n_242 : STD_LOGIC;
  signal bsp_n_243 : STD_LOGIC;
  signal bsp_n_244 : STD_LOGIC;
  signal bsp_n_245 : STD_LOGIC;
  signal bsp_n_246 : STD_LOGIC;
  signal bsp_n_247 : STD_LOGIC;
  signal bsp_n_248 : STD_LOGIC;
  signal bsp_n_249 : STD_LOGIC;
  signal bsp_n_250 : STD_LOGIC;
  signal bsp_n_288 : STD_LOGIC;
  signal bsp_n_289 : STD_LOGIC;
  signal bsp_n_290 : STD_LOGIC;
  signal bsp_n_291 : STD_LOGIC;
  signal bsp_n_292 : STD_LOGIC;
  signal bsp_n_57 : STD_LOGIC;
  signal bsp_n_59 : STD_LOGIC;
  signal bsp_n_65 : STD_LOGIC;
  signal bsp_n_67 : STD_LOGIC;
  signal bsp_n_68 : STD_LOGIC;
  signal bsp_n_70 : STD_LOGIC;
  signal bsp_n_71 : STD_LOGIC;
  signal bsp_n_72 : STD_LOGIC;
  signal bsp_n_73 : STD_LOGIC;
  signal bsp_n_74 : STD_LOGIC;
  signal bsp_n_75 : STD_LOGIC;
  signal bsp_n_76 : STD_LOGIC;
  signal bsp_n_77 : STD_LOGIC;
  signal bsp_n_78 : STD_LOGIC;
  signal bsp_n_79 : STD_LOGIC;
  signal bsp_n_80 : STD_LOGIC;
  signal bsp_n_81 : STD_LOGIC;
  signal bsp_n_82 : STD_LOGIC;
  signal bsp_n_83 : STD_LOGIC;
  signal bsp_n_84 : STD_LOGIC;
  signal bsp_n_85 : STD_LOGIC;
  signal bsp_n_86 : STD_LOGIC;
  signal bsp_n_87 : STD_LOGIC;
  signal bsp_n_88 : STD_LOGIC;
  signal bsp_n_89 : STD_LOGIC;
  signal bsp_n_90 : STD_LOGIC;
  signal bsp_n_91 : STD_LOGIC;
  signal bsp_n_92 : STD_LOGIC;
  signal bsp_n_94 : STD_LOGIC;
  signal bsp_n_95 : STD_LOGIC;
  signal btl_n_10 : STD_LOGIC;
  signal btl_n_11 : STD_LOGIC;
  signal btl_n_13 : STD_LOGIC;
  signal btl_n_14 : STD_LOGIC;
  signal btl_n_16 : STD_LOGIC;
  signal btl_n_17 : STD_LOGIC;
  signal btl_n_34 : STD_LOGIC;
  signal btl_n_45 : STD_LOGIC;
  signal btl_n_47 : STD_LOGIC;
  signal btl_n_48 : STD_LOGIC;
  signal btl_n_49 : STD_LOGIC;
  signal btl_n_53 : STD_LOGIC;
  signal btl_n_55 : STD_LOGIC;
  signal btl_n_64 : STD_LOGIC;
  signal btl_n_65 : STD_LOGIC;
  signal btl_n_66 : STD_LOGIC;
  signal btl_n_70 : STD_LOGIC;
  signal btl_n_71 : STD_LOGIC;
  signal clkdiv_n_7 : STD_LOGIC;
  signal clkdiv_n_8 : STD_LOGIC;
  signal clkdiv_n_9 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 26 downto 22 );
  signal ic_reg_f_brpr_cdc_tig : STD_LOGIC_VECTOR ( 0 to 7 );
  signal ic_reg_f_brpr_tdcoff_cdc_tig : STD_LOGIC_VECTOR ( 0 to 5 );
  signal ic_reg_f_btr_sjw_cdc_tig : STD_LOGIC_VECTOR ( 0 to 3 );
  signal ic_reg_f_btr_ts1_cdc_tig : STD_LOGIC_VECTOR ( 0 to 4 );
  signal ic_reg_f_btr_ts2_cdc_tig : STD_LOGIC_VECTOR ( 0 to 3 );
  signal ic_reg_n_brpr_cdc_tig : STD_LOGIC_VECTOR ( 0 to 7 );
  signal ic_reg_n_btr_sjw_cdc_tig : STD_LOGIC_VECTOR ( 0 to 6 );
  signal ic_reg_n_btr_ts1_cdc_tig : STD_LOGIC_VECTOR ( 0 to 7 );
  signal ic_reg_n_btr_ts2_cdc_tig : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \^ic_reg_n_btr_ts2_cdc_tig_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ic_reg_wmr_rxfp_cdc_tig : STD_LOGIC_VECTOR ( 0 to 4 );
  signal p_192_in : STD_LOGIC;
  signal p_1_in146_in : STD_LOGIC;
  signal \^state_reg[4]\ : STD_LOGIC;
  signal \tdc/FAST_TRANSMT_PT\ : STD_LOGIC;
  signal \tdc/TDC_SSP_SAMP_PT_D1\ : STD_LOGIC;
  signal tlom_n_14 : STD_LOGIC;
  signal tlom_n_15 : STD_LOGIC;
  signal tlom_n_16 : STD_LOGIC;
  signal tlom_n_17 : STD_LOGIC;
  signal tlom_n_18 : STD_LOGIC;
  signal tlom_n_19 : STD_LOGIC;
  signal tlom_n_21 : STD_LOGIC;
  signal tlom_n_33 : STD_LOGIC;
  signal tlom_n_41 : STD_LOGIC;
  signal tlom_n_48 : STD_LOGIC;
  signal tlom_n_49 : STD_LOGIC;
  signal tlom_n_5 : STD_LOGIC;
  signal tlom_n_50 : STD_LOGIC;
  signal tlom_n_51 : STD_LOGIC;
  signal tlom_n_55 : STD_LOGIC;
  signal tlom_n_6 : STD_LOGIC;
  signal tlsync_n_11 : STD_LOGIC;
begin
  BIS_HSYNC_FLG_I <= \^bis_hsync_flg_i\;
  BSP_TXBIT_FD_reg <= \^bsp_txbit_fd_reg\;
  BSP_TXBIT_FD_reg_1 <= \^bsp_txbit_fd_reg_1\;
  \BTL_NTQ_I0_carry__0\(0) <= \^btl_ntq_i0_carry__0\(0);
  BTL_RXBIT <= \^btl_rxbit\;
  BTL_SAMP_EN <= \^btl_samp_en\;
  BTL_SAMP_EN_FD1 <= \^btl_samp_en_fd1\;
  BTL_SAMP_EN_FD2 <= \^btl_samp_en_fd2\;
  CAN_PHY_RX_I1 <= \^can_phy_rx_i1\;
  CAN_PHY_TX_LP <= \^can_phy_tx_lp\;
  CLKM_EN <= \^clkm_en\;
  EMU_CTR_EVENT_I <= \^emu_ctr_event_i\;
  EMU_CTR_FLG_I <= \^emu_ctr_flg_i\;
  EMU_REC_ERRACT <= \^emu_rec_erract\;
  \EMU_REC_I_reg[7]\(0) <= \^emu_rec_i_reg[7]\(0);
  \EMU_REC_I_reg[7]_0\ <= \^emu_rec_i_reg[7]_0\;
  ERR_TXBERR_I_FD_SSP_EN_1_reg <= \^err_txberr_i_fd_ssp_en_1_reg\;
  HSYNC_OCCR_I <= \^hsync_occr_i\;
  IC_REG_SBR_FS2_reg <= \^ic_reg_sbr_fs2_reg\;
  IFF_EN_FS2 <= \^iff_en_fs2\;
  MATCH_RESULT_0_D1 <= \^match_result_0_d1\;
  MATCH_RESULT_1_D1 <= \^match_result_1_d1\;
  MSR_SNOOP_FS2 <= \^msr_snoop_fs2\;
  O(0) <= \^o\(0);
  Q(0) <= \^q\(0);
  \RXE_SREG_I_reg[24]\(31 downto 0) <= \^rxe_sreg_i_reg[24]\(31 downto 0);
  \RXE_SREG_I_reg[30]\(0) <= \^rxe_sreg_i_reg[30]\(0);
  \SM_REG_I_reg[0]\ <= \^sm_reg_i_reg[0]\;
  SM_STUFFBIT <= \^sm_stuffbit\;
  SM_STUFFERR <= \^sm_stufferr\;
  SR(0) <= \^sr\(0);
  TS_RX_WDATA_F1(20 downto 0) <= \^ts_rx_wdata_f1\(20 downto 0);
  TS_RX_WEN <= \^ts_rx_wen\;
  TS_RX_WEN_F1 <= \^ts_rx_wen_f1\;
  TXE_TXING_reg <= \^txe_txing_reg\;
  TXING_BRS_EN_BTR <= \^txing_brs_en_btr\;
  \ic_reg_n_btr_ts2_cdc_tig_reg[4]_0\(1 downto 0) <= \^ic_reg_n_btr_ts2_cdc_tig_reg[4]_0\(1 downto 0);
  \state_reg[4]\ <= \^state_reg[4]\;
IC_SYNC_ISR_BSOFF_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_IC_BSOFF,
      Q => IC_SYNC_ISR_BSOFF,
      R => SYNC_RST_TL
    );
IC_SYNC_SR_BIDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_OL_BIDLE,
      Q => IC_SYNC_SR_BIDLE,
      R => SYNC_RST_TL
    );
IC_SYNC_SR_BSFR_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => bsp_n_70,
      Q => IC_SYNC_SR_BSFR,
      R => SYNC_RST_TL
    );
IC_SYNC_SR_ERRWRN_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => EMU_ERRWRN,
      Q => IC_SYNC_SR_ERRWRN,
      R => SYNC_RST_TL
    );
\IC_SYNC_SR_ESTAT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => EMU_STAT1,
      Q => \IC_SYNC_SR_ESTAT_reg[1]_0\(0),
      R => SYNC_RST_TL
    );
IC_SYNC_SR_LBACK_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_OL_LBACK,
      Q => IC_SYNC_SR_LBACK,
      R => SYNC_RST_TL
    );
IC_SYNC_SR_PEE_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_OL_PEE,
      Q => IC_SYNC_SR_PEE,
      R => SYNC_RST_TL
    );
IC_SYNC_SR_RSTST_reg: unisim.vcomponents.FDSE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_OL_RSTST,
      Q => IC_SYNC_SR_RSTST,
      S => SYNC_RST_TL
    );
IC_SYNC_SR_SLEEP_reg: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => RXE_OL_SLEEP,
      Q => IC_SYNC_SR_SLEEP,
      R => SYNC_RST_TL
    );
bsp: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_bsp
     port map (
      \BIS_COUNTER_I3__0\ => \BIS_COUNTER_I3__0\,
      \BIS_COUNTER_I_reg[3]_0\(0) => btl_n_53,
      \BIS_COUNTER_I_reg[3]_1\(0) => BIS_COUNTER_I0,
      BIS_D1 => BIS_D1,
      BIS_HSYNC_FLG_I_D1 => BIS_HSYNC_FLG_I_D1,
      BIS_HSYNC_FLG_I_D1_reg_0 => \^bis_hsync_flg_i\,
      BRSD_P_ERR_1TQ => BRSD_P_ERR_1TQ,
      BRSD_P_ERR_1TQ_FD => BRSD_P_ERR_1TQ_FD,
      BRSD_P_ERR_1TQ_FD_reg(0) => BTL_COUNTER_I(3),
      BRSD_P_ERR_1TQ_FD_reg_0(0) => bsp_n_244,
      BRSD_P_ERR_1TQ_FD_reg_1(1) => bsp_n_245,
      BRSD_P_ERR_1TQ_FD_reg_1(0) => bsp_n_246,
      BRSD_P_ERR_1TQ_FD_reg_2(1) => bsp_n_248,
      BRSD_P_ERR_1TQ_FD_reg_2(0) => bsp_n_249,
      BRSD_P_ERR_1TQ_FD_reg_3(0) => bsp_n_250,
      BRSD_P_ERR_1TQ_FD_reg_4 => clkdiv_n_9,
      BRSD_P_ERR_1TQ_FD_reg_5 => btl_n_49,
      BRSD_P_ERR_1TQ_FD_reg_6 => \^sm_stufferr\,
      BRSD_P_ERR_1TQ_FD_reg_7 => tlom_n_18,
      BRSD_P_ERR_1TQ_FD_reg_8 => tlom_n_51,
      BRS_EN_BTR => BRS_EN_BTR,
      BRS_EN_BTR_D1 => BRS_EN_BTR_D1,
      BRS_EN_I => BRS_EN_I,
      BRS_EN_I_FLAG_reg_0 => BRS_EN_I_FLAG,
      BRS_L_SP_FE_reg_0 => bsp_n_132,
      BRS_L_SP_FE_reg_1 => \^txing_brs_en_btr\,
      BRS_L_SP_FE_reg_2 => bsp_n_207,
      BRS_L_SP_FE_reg_3(3) => bsp_n_213,
      BRS_L_SP_FE_reg_3(2) => bsp_n_214,
      BRS_L_SP_FE_reg_3(1) => bsp_n_215,
      BRS_L_SP_FE_reg_3(0) => bsp_n_216,
      BRS_L_SP_FE_reg_4(0) => bsp_n_292,
      BRS_L_SP_FE_reg_5 => \^sm_reg_i_reg[0]\,
      BSP_CRCERR_I_CANFD_FLG0 => BSP_CRCERR_I_CANFD_FLG0,
      BSP_CRCERR_I_CANFD_FLG_reg_0 => BSP_CRCERR_I_CANFD_FLG,
      BSP_CRCERR_I_CANFD_FLG_reg_1 => BSP_CRCERR_I_CANFD_FLG_reg,
      \BSP_CRCERR_I_CANFD__1\ => \BSP_CRCERR_I_CANFD__1\,
      BSP_CRCERR_I_CAN_FLG0 => BSP_CRCERR_I_CAN_FLG0,
      BSP_CRCERR_I_CAN_FLG_reg_0 => BSP_CRCERR_I_CAN_FLG,
      BSP_CRCERR_I_CAN_FLG_reg_1 => BSP_CRCERR_I_CAN_FLG_reg,
      BSP_CRCERR_I_CAN_FLG_reg_2 => tlom_n_19,
      \BSP_ERROR_I__9\ => \BSP_ERROR_I__9\,
      BSP_IC_ACK_ERROR_I_reg_0 => BSP_IC_ACK_ERROR_I_reg,
      BSP_IC_BIT_ERROR_I_reg_0 => BSP_IC_BIT_ERROR_I_reg,
      BSP_IC_CRC_ERROR_I_reg_0 => BSP_IC_CRC_ERROR_I_reg,
      BSP_IC_FRM_ERROR_I_reg_0 => BSP_IC_FRM_ERROR_I_reg,
      BSP_IC_F_BIT_ERROR_I_reg_0 => BSP_IC_F_BIT_ERROR_I_reg,
      BSP_IC_F_CRC_ERROR_I_reg_0 => BSP_IC_F_CRC_ERROR_I_reg,
      BSP_IC_F_FRM_ERROR_I_reg_0 => BSP_IC_F_FRM_ERROR_I_reg,
      BSP_IC_F_STUFF_ERROR_I_reg_0 => BSP_IC_F_STUFF_ERROR_I_reg,
      BSP_IC_STUFF_ERROR_I_reg_0 => BSP_IC_STUFF_ERROR_I_reg,
      BSP_IDVALID_FD1 => BSP_IDVALID_FD1,
      BSP_IDVALID_FD2 => BSP_IDVALID_FD2,
      BSP_IN_EOF => BSP_IN_EOF,
      BSP_IN_ID_STATE_D1 => BSP_IN_ID_STATE_D1,
      BSP_IN_ID_STATE_I => BSP_IN_ID_STATE_I,
      BSP_IN_IFSPACE => BSP_IN_IFSPACE,
      BSP_TXBIT_D1_reg_0 => BSP_TXBIT_FD,
      BSP_TXBIT_D1_reg_1 => BSP_TXBIT_D1_reg,
      BSP_TXBIT_D1_reg_2 => BSP_TXBIT_D1_reg_0,
      BSP_TXBIT_FD_reg => \^bsp_txbit_fd_reg_1\,
      BSP_TXBIT_I02_in => BSP_TXBIT_I02_in,
      \BSP_TXBIT_I1262_out__0\ => \BSP_TXBIT_I1262_out__0\,
      BTL_COUNTER_I(7 downto 3) => BTL_COUNTER_I(8 downto 4),
      BTL_COUNTER_I(2 downto 0) => BTL_COUNTER_I(2 downto 0),
      BTL_COUNTER_I0(4 downto 0) => BTL_COUNTER_I0(8 downto 4),
      BTL_COUNTER_I16_carry_i_1(7) => ic_reg_n_btr_ts1_cdc_tig(0),
      BTL_COUNTER_I16_carry_i_1(6) => ic_reg_n_btr_ts1_cdc_tig(1),
      BTL_COUNTER_I16_carry_i_1(5) => ic_reg_n_btr_ts1_cdc_tig(2),
      BTL_COUNTER_I16_carry_i_1(4) => ic_reg_n_btr_ts1_cdc_tig(3),
      BTL_COUNTER_I16_carry_i_1(3) => ic_reg_n_btr_ts1_cdc_tig(4),
      BTL_COUNTER_I16_carry_i_1(2) => ic_reg_n_btr_ts1_cdc_tig(5),
      BTL_COUNTER_I16_carry_i_1(1) => ic_reg_n_btr_ts1_cdc_tig(6),
      BTL_COUNTER_I16_carry_i_1(0) => ic_reg_n_btr_ts1_cdc_tig(7),
      BTL_COUNTER_I17_carry_i_15(0) => btl_n_13,
      BTL_COUNTER_I17_carry_i_6(2) => \^ic_reg_n_btr_ts2_cdc_tig_reg[4]_0\(1),
      BTL_COUNTER_I17_carry_i_6(1) => btl_n_10,
      BTL_COUNTER_I17_carry_i_6(0) => btl_n_11,
      \BTL_COUNTER_I1__0\ => \BTL_COUNTER_I1__0\,
      \BTL_COUNTER_I_REG[7]_i_5\(1) => btl_n_70,
      \BTL_COUNTER_I_REG[7]_i_5\(0) => btl_n_71,
      \BTL_COUNTER_I_REG[7]_i_6\(6) => ic_reg_n_btr_sjw_cdc_tig(0),
      \BTL_COUNTER_I_REG[7]_i_6\(5) => ic_reg_n_btr_sjw_cdc_tig(1),
      \BTL_COUNTER_I_REG[7]_i_6\(4) => ic_reg_n_btr_sjw_cdc_tig(2),
      \BTL_COUNTER_I_REG[7]_i_6\(3) => ic_reg_n_btr_sjw_cdc_tig(3),
      \BTL_COUNTER_I_REG[7]_i_6\(2) => ic_reg_n_btr_sjw_cdc_tig(4),
      \BTL_COUNTER_I_REG[7]_i_6\(1) => ic_reg_n_btr_sjw_cdc_tig(5),
      \BTL_COUNTER_I_REG[7]_i_6\(0) => ic_reg_n_btr_sjw_cdc_tig(6),
      \BTL_COUNTER_I_REG_reg[2]\(0) => bsp_n_210,
      \BTL_COUNTER_I_REG_reg[6]\ => bsp_n_243,
      \BTL_COUNTER_I_REG_reg[7]\(3) => bsp_n_239,
      \BTL_COUNTER_I_REG_reg[7]\(2) => bsp_n_240,
      \BTL_COUNTER_I_REG_reg[7]\(1) => bsp_n_241,
      \BTL_COUNTER_I_REG_reg[7]\(0) => bsp_n_242,
      \BTL_NTQ_I0_carry__0\(0) => \^btl_ntq_i0_carry__0\(0),
      \BTL_NTQ_I0_carry__0_0\(6) => ic_reg_n_btr_ts2_cdc_tig(0),
      \BTL_NTQ_I0_carry__0_0\(5) => ic_reg_n_btr_ts2_cdc_tig(1),
      \BTL_NTQ_I0_carry__0_0\(4) => ic_reg_n_btr_ts2_cdc_tig(2),
      \BTL_NTQ_I0_carry__0_0\(3) => ic_reg_n_btr_ts2_cdc_tig(3),
      \BTL_NTQ_I0_carry__0_0\(2) => ic_reg_n_btr_ts2_cdc_tig(4),
      \BTL_NTQ_I0_carry__0_0\(1) => ic_reg_n_btr_ts2_cdc_tig(5),
      \BTL_NTQ_I0_carry__0_0\(0) => ic_reg_n_btr_ts2_cdc_tig(6),
      \BTL_NTQ_I0_carry__0_i_8_0\(4) => ic_reg_f_btr_ts1_cdc_tig(0),
      \BTL_NTQ_I0_carry__0_i_8_0\(3) => ic_reg_f_btr_ts1_cdc_tig(1),
      \BTL_NTQ_I0_carry__0_i_8_0\(2) => ic_reg_f_btr_ts1_cdc_tig(2),
      \BTL_NTQ_I0_carry__0_i_8_0\(1) => ic_reg_f_btr_ts1_cdc_tig(3),
      \BTL_NTQ_I0_carry__0_i_8_0\(0) => ic_reg_f_btr_ts1_cdc_tig(4),
      BTL_RXBIT_I_reg => bsp_n_95,
      BTL_RXBIT_I_reg_0 => BTL_RXBIT_I_reg,
      BTL_RXBIT_I_reg_1 => BTL_RXBIT_I_reg_0,
      BTL_RXBIT_I_reg_2 => bsp_n_168,
      BTL_RXBIT_I_reg_3 => bsp_n_176,
      BTL_RXBIT_I_reg_4 => bsp_n_191,
      BTL_SAMP_EN_FD2 => \^btl_samp_en_fd2\,
      \BTL_SAMP_I__0\(0) => \BTL_SAMP_I__0\(8),
      BTL_TRNSMT_EN_FD1_reg(0) => CNTR_EQ_SAMP1,
      BTL_TRNSMT_EN_FD1_reg_0(0) => TS2_EQ_SJW1,
      BTL_TRNSMT_EN_FD1_reg_1(0) => TS2_EQ_SJW2,
      BTL_TRNSMT_EN_FD1_reg_2 => \^hsync_occr_i\,
      BTL_TRNSMT_EN_I1 => BTL_TRNSMT_EN_I1,
      CANCEL_CONFIRMED_TL2OL_I_reg_0 => CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
      CANCEL_CONFIRMED_TL2OL_I_reg_1 => CANCEL_CONFIRMED_TL2OL_I_reg,
      CAN_PHY_TX_LP_i_13_0 => tlom_n_15,
      CAN_PHY_TX_LP_i_14_0(3) => ic_reg_f_btr_ts2_cdc_tig(0),
      CAN_PHY_TX_LP_i_14_0(2) => ic_reg_f_btr_ts2_cdc_tig(1),
      CAN_PHY_TX_LP_i_14_0(1) => ic_reg_f_btr_ts2_cdc_tig(2),
      CAN_PHY_TX_LP_i_14_0(0) => ic_reg_f_btr_ts2_cdc_tig(3),
      CAN_PHY_TX_LP_reg => btl_n_48,
      CAN_PHY_TX_LP_reg_0 => btl_n_47,
      \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry\(1 downto 0) => CAN_PHY_TX_POS_FLOP_X27(3 downto 2),
      CLKD_CMP_I => CLKD_CMP_I,
      CLKD_COUNTER_I_reg(5) => CLKD_COUNTER_I_reg(0),
      CLKD_COUNTER_I_reg(4) => CLKD_COUNTER_I_reg(1),
      CLKD_COUNTER_I_reg(3) => CLKD_COUNTER_I_reg(3),
      CLKD_COUNTER_I_reg(2) => CLKD_COUNTER_I_reg(4),
      CLKD_COUNTER_I_reg(1) => CLKD_COUNTER_I_reg(6),
      CLKD_COUNTER_I_reg(0) => CLKD_COUNTER_I_reg(7),
      \CLKD_COUNTER_I_reg[7]\ => bsp_n_140,
      CLKM_EN_reg => bsp_n_127,
      CLKM_EN_reg_0(6) => ic_reg_n_brpr_cdc_tig(0),
      CLKM_EN_reg_0(5) => ic_reg_n_brpr_cdc_tig(1),
      CLKM_EN_reg_0(4) => ic_reg_n_brpr_cdc_tig(2),
      CLKM_EN_reg_0(3) => ic_reg_n_brpr_cdc_tig(3),
      CLKM_EN_reg_0(2) => ic_reg_n_brpr_cdc_tig(4),
      CLKM_EN_reg_0(1) => ic_reg_n_brpr_cdc_tig(6),
      CLKM_EN_reg_0(0) => ic_reg_n_brpr_cdc_tig(7),
      CLKM_EN_reg_1(6) => ic_reg_f_brpr_cdc_tig(0),
      CLKM_EN_reg_1(5) => ic_reg_f_brpr_cdc_tig(1),
      CLKM_EN_reg_1(4) => ic_reg_f_brpr_cdc_tig(2),
      CLKM_EN_reg_1(3) => ic_reg_f_brpr_cdc_tig(3),
      CLKM_EN_reg_1(2) => ic_reg_f_brpr_cdc_tig(4),
      CLKM_EN_reg_1(1) => ic_reg_f_brpr_cdc_tig(6),
      CLKM_EN_reg_1(0) => ic_reg_f_brpr_cdc_tig(7),
      CLKM_EN_reg_2 => clkdiv_n_7,
      CLKM_EN_reg_3 => clkdiv_n_8,
      CO(0) => RXE_COUNTER_RST30_out,
      CRC_CRCWORD_I1 => CRC_CRCWORD_I1,
      D(0) => \^can_phy_rx_i1\,
      DI(0) => bsp_n_100,
      E(0) => \^btl_samp_en_fd1\,
      \EMU_OL_ECR_I_reg[15]\ => \^emu_ctr_flg_i\,
      EMU_REC_ERRACT => \^emu_rec_erract\,
      \EMU_REC_I1117_out__0\ => \EMU_REC_I1117_out__0\,
      \EMU_REC_I20_carry__0\ => tlom_n_5,
      EMU_REC_I20_carry_i_1(0) => \^emu_rec_i_reg[7]\(0),
      \EMU_REC_I_reg[7]\(0) => bsp_n_94,
      EMU_TEC_I2_carry_i_9_0 => \^err_txberr_i_fd_ssp_en_1_reg\,
      ERR_ACKERRPASS_I => ERR_ACKERRPASS_I,
      ERR_ACKERRPASS_I_reg_0 => ERR_ACKERRPASS_I_reg,
      \ERR_EXTERR_I__1\ => \ERR_EXTERR_I__1\,
      \ERR_TXBERR_I_FD_F__3\ => \ERR_TXBERR_I_FD_F__3\,
      FAST_TRANSMT_PT => \tdc/FAST_TRANSMT_PT\,
      FAST_TRANSMT_PT_D1_reg => \^clkm_en\,
      FAST_TRANSMT_PT_D1_reg_0 => btl_n_45,
      FAST_TRANSMT_PT_D1_reg_1 => btl_n_55,
      FBR_ERR_1TQ => FBR_ERR_1TQ,
      HSYNC_FLG_I0 => HSYNC_FLG_I0,
      HSYNC_FLG_I_reg => btl_n_66,
      IC_REG_BRPR(0) => IC_REG_BRPR(2),
      \IC_REG_BRPR_EQ__6\ => \IC_REG_BRPR_EQ__6\,
      IC_REG_F_BRPR_TDC_EN_FS2_reg => bsp_n_200,
      IC_REG_MSR_DPEE_FS2_reg => IC_REG_MSR_DPEE_FS2_reg,
      IC_REG_SBR_FS2_reg => bsp_n_2,
      IC_REG_SBR_FS2_reg_0 => bsp_n_70,
      IC_REG_SBR_FS2_reg_1 => \^ic_reg_sbr_fs2_reg\,
      IC_SYNC_ESR_ACKER => IC_SYNC_ESR_ACKER,
      IC_SYNC_ESR_BERR => IC_SYNC_ESR_BERR,
      IC_SYNC_ESR_CRCER => IC_SYNC_ESR_CRCER,
      IC_SYNC_ESR_FMER => IC_SYNC_ESR_FMER,
      IC_SYNC_ESR_F_BERR => IC_SYNC_ESR_F_BERR,
      IC_SYNC_ESR_F_CRCER => IC_SYNC_ESR_F_CRCER,
      IC_SYNC_ESR_F_FMER => IC_SYNC_ESR_F_FMER,
      IC_SYNC_ESR_F_STER => IC_SYNC_ESR_F_STER,
      IC_SYNC_ESR_STER => IC_SYNC_ESR_STER,
      IC_SYNC_ISR_ARBLST => IC_SYNC_ISR_ARBLST,
      IC_SYNC_ISR_RXOK => IC_SYNC_ISR_RXOK,
      IC_SYNC_ISR_TXOK => IC_SYNC_ISR_TXOK,
      \ID_FOR_MATCH_reg[0]_0\(31 downto 0) => \ID_FOR_MATCH_reg[0]\(31 downto 0),
      \ID_FOR_MATCH_reg[31]_0\(0) => E(0),
      ID_MATCH_EN => ID_MATCH_EN,
      ID_MATCH_EN_reg_0 => ID_MATCH_EN_reg,
      MATCH_RESULT_TO_BSP => MATCH_RESULT_TO_BSP,
      MSG_ON_CAN_BUS => MSG_ON_CAN_BUS,
      MSG_ON_CAN_BUS_reg_0 => MSG_ON_CAN_BUS_reg,
      MSR_BRSD_FS2 => MSR_BRSD_FS2,
      MSR_DAR_FS2 => MSR_DAR_FS2,
      MSR_DPEE_FS2 => MSR_DPEE_FS2,
      MSR_LBACK_FS2 => MSR_LBACK_FS2,
      MSR_SBR_FS2 => MSR_SBR_FS2,
      MSR_SLEEP_FS2 => MSR_SLEEP_FS2,
      O(3) => btl_n_14,
      O(2) => \^o\(0),
      O(1) => btl_n_16,
      O(0) => btl_n_17,
      OL_RX_FIFO_FULL => OL_RX_FIFO_FULL,
      OL_RX_FIFO_FULL_F1 => OL_RX_FIFO_FULL_F1,
      Q(7 downto 3) => data0(26 downto 22),
      Q(2) => bsp_n_65,
      Q(1) => \^rxe_sreg_i_reg[30]\(0),
      Q(0) => bsp_n_67,
      RSYNC_FLG_I_reg => \^bsp_txbit_fd_reg\,
      RSYNC_OCCR_I => RSYNC_OCCR_I,
      RXE_BRS_I => RXE_BRS_I,
      RXE_BRS_I_reg_0 => RXE_BRS_I_reg,
      RXE_BTL_HSYNC_EN => RXE_BTL_HSYNC_EN,
      RXE_BTL_HSYNC_FD1 => RXE_BTL_HSYNC_FD1,
      \RXE_COUNTER_I_reg[0]_0\ => p_1_in119_in,
      \RXE_COUNTER_I_reg[0]_1\ => bsp_n_164,
      \RXE_COUNTER_I_reg[0]_2\ => bsp_n_185,
      \RXE_COUNTER_I_reg[1]_0\ => \RXE_COUNTER_I_reg[1]\,
      \RXE_COUNTER_I_reg[1]_1\ => bsp_n_187,
      \RXE_COUNTER_I_reg[1]_2\ => bsp_n_193,
      \RXE_COUNTER_I_reg[1]_3\ => bsp_n_194,
      \RXE_COUNTER_I_reg[2]_0\ => p_1_in25_in,
      \RXE_COUNTER_I_reg[2]_1\ => p_0_in26_in,
      \RXE_COUNTER_I_reg[2]_2\ => bsp_n_157,
      \RXE_COUNTER_I_reg[2]_3\ => p_1_in57_in,
      \RXE_COUNTER_I_reg[2]_4\ => bsp_n_220,
      \RXE_COUNTER_I_reg[3]_0\(2) => bsp_n_146,
      \RXE_COUNTER_I_reg[3]_0\(1) => bsp_n_147,
      \RXE_COUNTER_I_reg[3]_0\(0) => bsp_n_148,
      \RXE_COUNTER_I_reg[5]_0\ => \RXE_COUNTER_I_reg[5]\,
      \RXE_COUNTER_I_reg[8]_0\ => bsp_n_109,
      RXE_CRC_EN => RXE_CRC_EN,
      \RXE_DLC_I_reg[3]_0\(0) => RXE_DLC_I0,
      RXE_ESI_I_reg_0 => RXE_ESI_I_reg,
      RXE_ESI_I_reg_1 => RXE_ESI_I_reg_0,
      RXE_FDF_I => RXE_FDF_I,
      RXE_FDF_I_reg_0 => RXE_FDF_I_reg,
      RXE_IC_BSOFF => RXE_IC_BSOFF,
      RXE_IC_RXOK_I_reg_0 => RXE_IC_RXOK_I_reg,
      RXE_IDE_I_reg_0 => RXE_IDE_I,
      RXE_IDE_I_reg_1 => RXE_IDE_I_reg,
      \RXE_MSGPAD_SEL_FS1_reg[0]_0\ => bsp_n_125,
      \RXE_MSGPAD_SEL_FS1_reg[0]_1\ => \^sm_stuffbit\,
      RXE_MSGVAL_EARLY_F00 => RXE_MSGVAL_EARLY_F00,
      RXE_MSGVAL_EARLY_F0_reg => RXE_MSGVAL_EARLY_F0_reg,
      RXE_MSGVAL_EARLY_F10 => RXE_MSGVAL_EARLY_F10,
      RXE_MSGVAL_EARLY_F1_reg => \^btl_rxbit\,
      RXE_MSGVAL_EARLY_F1_reg_0 => RXE_MSGVAL_EARLY_F1_reg,
      RXE_MSGVAL_FD1_reg_0 => RXE_MSGVAL_FD1,
      RXE_MSGVAL_FD2_reg_0 => RXE_MSGVAL_FD2,
      RXE_OL_BIDLE => RXE_OL_BIDLE,
      RXE_OL_LBACK => RXE_OL_LBACK,
      RXE_OL_PEE => RXE_OL_PEE,
      RXE_OL_RSTST => RXE_OL_RSTST,
      RXE_OL_SLEEP => RXE_OL_SLEEP,
      RXE_PASSFLG_I_reg_0 => RXE_PASSFLG_I,
      RXE_PASSFLG_I_reg_1 => \^emu_rec_i_reg[7]_0\,
      RXE_PASSFLG_I_reg_2 => RXE_PASSFLG_I_reg,
      RXE_REC_DEC1 => RXE_REC_DEC1,
      RXE_RTR_I => RXE_RTR_I,
      RXE_RTR_I0 => RXE_RTR_I0,
      RXE_RTR_I_reg_0 => RXE_RTR_I_reg,
      RXE_RXFIFO_WEN_FD1_reg_0 => RXE_RXFIFO_WEN_FD1,
      RXE_RXFIFO_WEN_FD2 => RXE_RXFIFO_WEN_FD2,
      RXE_RXMSG_INVAL_F00 => RXE_RXMSG_INVAL_F00,
      RXE_RXMSG_INVAL_F0_reg => \^match_result_1_d1\,
      RXE_RXMSG_INVAL_F10 => RXE_RXMSG_INVAL_F10,
      RXE_RXMSG_VAL_F00 => RXE_RXMSG_VAL_F00,
      RXE_RXMSG_VAL_F0_reg => \^match_result_0_d1\,
      RXE_RXMSG_VAL_F10 => RXE_RXMSG_VAL_F10,
      \RXE_SREG_I_reg[24]_0\(31 downto 0) => \^rxe_sreg_i_reg[24]\(31 downto 0),
      \RXE_SREG_I_reg[30]_0\ => p_78_in,
      RXF_FULL_AT_MSG_BOUNDARY => RXF_FULL_AT_MSG_BOUNDARY,
      RXF_FULL_AT_MSG_BOUNDARY_F1 => RXF_FULL_AT_MSG_BOUNDARY_F1,
      RXF_FULL_AT_MSG_BOUNDARY_reg(0) => RXF_FULL_AT_MSG_BOUNDARY_reg(0),
      S(3) => bsp_n_72,
      S(2) => bsp_n_73,
      S(1) => bsp_n_74,
      S(0) => bsp_n_75,
      SM_FLAG_I => SM_FLAG_I,
      SM_FLAG_I_FSB => SM_FLAG_I_FSB,
      SM_FLAG_I_FSB_reg(0) => \^btl_samp_en\,
      SM_FLAG_I_reg => bsp_n_149,
      \SM_STUFFBIT_I__11\ => \SM_STUFFBIT_I__11\,
      SM_STUFFBIT_PD => SM_STUFFBIT_PD,
      SR(0) => bsp_n_57,
      SSP_EN => SSP_EN,
      SSP_EN_D1_reg => btl_n_64,
      SSP_EN_D1_reg_0 => btl_n_65,
      SYNC_RST_TL => SYNC_RST_TL,
      TDCV_CNT_REG_WEN => TDCV_CNT_REG_WEN,
      TDCV_CNT_REG_WEN_reg_0 => TDCV_CNT_REG_WEN_reg,
      TDC_EN_FS2 => TDC_EN_FS2,
      TDC_SSP_SAMP_PT_D1 => \tdc/TDC_SSP_SAMP_PT_D1\,
      TDC_TRIG_COND => TDC_TRIG_COND,
      \TIME_STAMP_CNT_CAPTURE_reg[0]\(7 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]\(15 downto 8),
      TS_RX_WDATA_F1(7 downto 0) => \^ts_rx_wdata_f1\(15 downto 8),
      TS_RX_WEN => \^ts_rx_wen\,
      TXE_BRAM_WEN => TXE_BRAM_WEN,
      \TXE_DLC_I_reg[0]_0\(31 downto 0) => \TXE_DLC_I_reg[0]\(31 downto 0),
      TXE_IC_ARBLSS_I => TXE_IC_ARBLSS_I,
      TXE_IC_ARBLSS_I_reg_0 => TXE_IC_ARBLSS_I_reg,
      TXE_IC_TXOK_I_reg_0 => TXE_IC_TXOK_I_reg,
      TXE_MSGVAL_D1_I_reg_0(0) => TXE_MSGVAL_D1_I_reg(0),
      TXE_MSGVAL_FD1 => TXE_MSGVAL_FD1,
      TXE_MSGVAL_FD2 => TXE_MSGVAL_FD2,
      TXE_PASSTX_I_reg_0 => TXE_PASSTX_I,
      TXE_PASSTX_I_reg_1 => TXE_PASSTX_I_reg,
      TXE_PREFETCH_FD => TXE_PREFETCH_FD,
      TXE_PREFETCH_FD_reg_0 => TXE_PREFETCH_FD_reg,
      TXE_TEC_DEC1 => TXE_TEC_DEC1,
      TXE_TRNSMT_FLG_reg_0 => TXE_TRNSMT_FLG_reg,
      TXE_TRNSMT_FLG_reg_1 => TXE_TRNSMT_FLG_reg_0,
      TXE_TXING15_out => TXE_TXING15_out,
      TXE_TXING_reg_0 => \^txe_txing_reg\,
      TXE_TXING_reg_1 => \^emu_ctr_event_i\,
      TXE_TXING_reg_2 => bsp_n_155,
      TXE_TXING_reg_3 => TXE_TXING_reg_1,
      TXE_TX_REN_D1 => TXE_TX_REN_D1,
      TXE_TX_REN_D1_reg_0 => TXE_TX_REN_D1_reg,
      TXE_TX_REN_D1_reg_1 => TXE_TX_REN_D1_reg_0,
      TXE_TX_REN_I => TXE_TX_REN_I,
      TXE_TX_REN_I_CFD_D1_i_14_0 => tlom_n_33,
      TXE_TX_REN_I_CFD_D1_i_19_0 => tlom_n_6,
      TXE_TX_REN_I_CFD_D1_i_24_0 => tlom_n_21,
      TXE_TX_REN_I_CFD_D1_i_43_0 => tlom_n_41,
      TXE_TX_REN_I_CFD_D1_i_43_1 => tlom_n_48,
      TXE_TX_REN_I_CFD_D1_i_43_2 => tlom_n_49,
      TXE_TX_REN_I_CFD_D1_i_43_3 => tlom_n_50,
      TXE_TX_REN_I_CFD_D1_i_49_0(10) => CRC_CRCWORD(0),
      TXE_TX_REN_I_CFD_D1_i_49_0(9) => CRC_CRCWORD(1),
      TXE_TX_REN_I_CFD_D1_i_49_0(8) => CRC_CRCWORD(2),
      TXE_TX_REN_I_CFD_D1_i_49_0(7) => CRC_CRCWORD(3),
      TXE_TX_REN_I_CFD_D1_i_49_0(6) => CRC_CRCWORD(4),
      TXE_TX_REN_I_CFD_D1_i_49_0(5) => CRC_CRCWORD(5),
      TXE_TX_REN_I_CFD_D1_i_49_0(4) => CRC_CRCWORD(6),
      TXE_TX_REN_I_CFD_D1_i_49_0(3) => CRC_CRCWORD(7),
      TXE_TX_REN_I_CFD_D1_i_49_0(2) => CRC_CRCWORD(12),
      TXE_TX_REN_I_CFD_D1_i_49_0(1) => CRC_CRCWORD(13),
      TXE_TX_REN_I_CFD_D1_i_49_0(0) => CRC_CRCWORD(14),
      TXE_TX_REN_I_CFD_D1_i_66_0(5) => CRC21_CRCWORD(0),
      TXE_TX_REN_I_CFD_D1_i_66_0(4) => CRC21_CRCWORD(1),
      TXE_TX_REN_I_CFD_D1_i_66_0(3) => CRC21_CRCWORD(2),
      TXE_TX_REN_I_CFD_D1_i_66_0(2) => CRC21_CRCWORD(3),
      TXE_TX_REN_I_CFD_D1_i_66_0(1) => CRC21_CRCWORD(4),
      TXE_TX_REN_I_CFD_D1_i_66_0(0) => CRC21_CRCWORD(5),
      TXE_TX_REN_I_CFD_D1_i_8_0(5) => CRC17_CRCWORD(0),
      TXE_TX_REN_I_CFD_D1_i_8_0(4) => CRC17_CRCWORD(1),
      TXE_TX_REN_I_CFD_D1_i_8_0(3) => CRC17_CRCWORD(6),
      TXE_TX_REN_I_CFD_D1_i_8_0(2) => CRC17_CRCWORD(7),
      TXE_TX_REN_I_CFD_D1_i_8_0(1) => CRC17_CRCWORD(8),
      TXE_TX_REN_I_CFD_D1_i_8_0(0) => CRC17_CRCWORD(9),
      TXING_BRS_EN_BTR_D1 => TXING_BRS_EN_BTR_D1,
      TXING_BRS_EN_BTR_D1_reg => bsp_n_71,
      TXING_BRS_EN_BTR_D1_reg_0 => bsp_n_199,
      \addr_location_incr_count_reg[0]\ => \addr_location_incr_count_reg[0]\,
      \arststages_ff_reg[1]\ => bsp_n_76,
      \arststages_ff_reg[1]_0\ => bsp_n_79,
      \arststages_ff_reg[1]_1\(2) => bsp_n_80,
      \arststages_ff_reg[1]_1\(1) => bsp_n_81,
      \arststages_ff_reg[1]_1\(0) => bsp_n_82,
      \arststages_ff_reg[1]_2\ => bsp_n_84,
      \arststages_ff_reg[1]_3\ => bsp_n_181,
      \arststages_ff_reg[1]_4\ => bsp_n_182,
      \arststages_ff_reg[1]_5\(1) => bsp_n_208,
      \arststages_ff_reg[1]_5\(0) => bsp_n_209,
      can_clk => can_clk,
      dest_arst => dest_arst,
      dest_out => dest_out,
      ena => ena,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \^ts_rx_wen_f1\,
      \i__carry_i_14_0\(3) => ic_reg_f_btr_sjw_cdc_tig(0),
      \i__carry_i_14_0\(2) => ic_reg_f_btr_sjw_cdc_tig(1),
      \i__carry_i_14_0\(1) => ic_reg_f_btr_sjw_cdc_tig(2),
      \i__carry_i_14_0\(0) => ic_reg_f_btr_sjw_cdc_tig(3),
      \ic_reg_f_brpr_cdc_tig_reg[1]\ => bsp_n_138,
      \ic_reg_f_brpr_cdc_tig_reg[4]\ => bsp_n_142,
      \ic_reg_f_brpr_cdc_tig_reg[7]\ => \ic_reg_f_brpr_cdc_tig_reg[7]_0\,
      \ic_reg_f_brpr_cdc_tig_reg[7]_0\ => bsp_n_141,
      \ic_reg_f_btr_sjw_cdc_tig_reg[2]\ => bsp_n_85,
      \ic_reg_f_btr_ts2_cdc_tig_reg[0]\(3) => bsp_n_88,
      \ic_reg_f_btr_ts2_cdc_tig_reg[0]\(2) => bsp_n_89,
      \ic_reg_f_btr_ts2_cdc_tig_reg[0]\(1) => bsp_n_90,
      \ic_reg_f_btr_ts2_cdc_tig_reg[0]\(0) => bsp_n_91,
      \ic_reg_f_btr_ts2_cdc_tig_reg[2]\(0) => IC_REG_BTR_TS2(5),
      \ic_reg_n_btr_sjw_cdc_tig_reg[1]\ => bsp_n_77,
      \ic_reg_n_btr_sjw_cdc_tig_reg[1]_0\ => bsp_n_78,
      \ic_reg_n_btr_sjw_cdc_tig_reg[1]_1\(2) => bsp_n_204,
      \ic_reg_n_btr_sjw_cdc_tig_reg[1]_1\(1) => bsp_n_205,
      \ic_reg_n_btr_sjw_cdc_tig_reg[1]_1\(0) => bsp_n_206,
      \ic_reg_n_btr_sjw_cdc_tig_reg[4]\ => bsp_n_83,
      \ic_reg_n_btr_sjw_cdc_tig_reg[5]\ => bsp_n_87,
      \ic_reg_n_btr_sjw_cdc_tig_reg[6]\ => bsp_n_86,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]\(4 downto 0) => BTL_COUNTER_I00_in(8 downto 4),
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]_0\(3) => bsp_n_288,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]_0\(2) => bsp_n_289,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]_0\(1) => bsp_n_290,
      \ic_reg_n_btr_ts1_cdc_tig_reg[1]_0\(0) => bsp_n_291,
      \ic_reg_n_btr_ts1_cdc_tig_reg[2]\(5 downto 2) => BTL_SAMP_I(7 downto 4),
      \ic_reg_n_btr_ts1_cdc_tig_reg[2]\(1 downto 0) => BTL_SAMP_I(2 downto 1),
      \ic_reg_n_btr_ts1_cdc_tig_reg[2]_0\(0) => bsp_n_108,
      \ic_reg_n_btr_ts1_cdc_tig_reg[2]_1\(2) => bsp_n_232,
      \ic_reg_n_btr_ts1_cdc_tig_reg[2]_1\(1) => bsp_n_233,
      \ic_reg_n_btr_ts1_cdc_tig_reg[2]_1\(0) => bsp_n_234,
      \ic_reg_n_btr_ts1_cdc_tig_reg[2]_2\(3) => bsp_n_235,
      \ic_reg_n_btr_ts1_cdc_tig_reg[2]_2\(2) => bsp_n_236,
      \ic_reg_n_btr_ts1_cdc_tig_reg[2]_2\(1) => bsp_n_237,
      \ic_reg_n_btr_ts1_cdc_tig_reg[2]_2\(0) => bsp_n_238,
      \ic_reg_n_btr_ts1_cdc_tig_reg[7]\ => bsp_n_92,
      \ic_reg_n_btr_ts1_cdc_tig_reg[7]_0\ => bsp_n_231,
      \ic_reg_n_btr_ts1_cdc_tig_reg[7]_1\(0) => bsp_n_247,
      \ic_reg_n_btr_ts2_cdc_tig_reg[1]\(2) => bsp_n_201,
      \ic_reg_n_btr_ts2_cdc_tig_reg[1]\(1) => bsp_n_202,
      \ic_reg_n_btr_ts2_cdc_tig_reg[1]\(0) => bsp_n_203,
      \ic_reg_n_btr_ts2_cdc_tig_reg[4]\(2) => bsp_n_217,
      \ic_reg_n_btr_ts2_cdc_tig_reg[4]\(1) => bsp_n_218,
      \ic_reg_n_btr_ts2_cdc_tig_reg[4]\(0) => \IC_REG_BTR_TS1__0\(7),
      p_192_in => p_192_in,
      p_1_in146_in => p_1_in146_in,
      src_in => src_in,
      \state[0]_i_18_0\ => tlom_n_17,
      \state[1]_i_14_0\ => tlom_n_55,
      \state[1]_i_18_0\ => tlom_n_16,
      \state[1]_i_4_0\(0) => \^q\(0),
      \state[1]_i_4_1\ => \^msr_snoop_fs2\,
      \state[2]_i_4_0\ => tlom_n_14,
      \state_reg[0]_0\(0) => bsp_n_68,
      \state_reg[0]_1\ => \state_reg[0]\,
      \state_reg[0]_2\ => \state_reg[0]_0\,
      \state_reg[0]_3\ => \state_reg[0]_1\,
      \state_reg[1]_0\ => TXE_MSGINVAL_I,
      \state_reg[2]_0\ => \state_reg[2]\,
      \state_reg[2]_1\ => bsp_n_59,
      \state_reg[2]_2\ => p_0_in58_in,
      \state_reg[2]_3\ => \state_reg[2]_0\,
      \state_reg[2]_4\ => p_0_in61_in,
      \state_reg[4]_0\ => \^state_reg[4]\,
      \state_reg[4]_1\ => BSP_TXBIT_I,
      \state_reg[4]_2\ => \state_reg[4]_0\,
      \state_reg[4]_3\ => p_1_in62_in,
      \state_reg[4]_4\ => \state_reg[4]_1\,
      \state_reg[4]_5\ => \state_reg[4]_2\,
      \state_reg[4]_6\ => \state_reg[4]_3\,
      \syncstages_ff_reg[0]\ => \syncstages_ff_reg[0]_9\,
      \syncstages_ff_reg[1]\ => TXE_TRNSMT_FLG_SET
    );
btl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_btl
     port map (
      \BIS_COUNTER_I3__0\ => \BIS_COUNTER_I3__0\,
      \BIS_COUNTER_I_reg[3]\ => bsp_n_2,
      BIS_D1 => BIS_D1,
      BIS_HSYNC_FLG_I_D1 => BIS_HSYNC_FLG_I_D1,
      BIS_HSYNC_FLG_I_reg_0 => \^bis_hsync_flg_i\,
      BIS_HSYNC_FLG_I_reg_1 => BIS_HSYNC_FLG_I_reg,
      BRSD_P_ERR_1TQ => BRSD_P_ERR_1TQ,
      BRSD_P_ERR_1TQ_FD => BRSD_P_ERR_1TQ_FD,
      BRS_EN_BTR => BRS_EN_BTR,
      BRS_EN_BTR_D1 => BRS_EN_BTR_D1,
      BRS_EN_I => BRS_EN_I,
      BRS_L_SP_FE_reg(0) => btl_n_13,
      BRS_L_SP_FE_reg_0(3) => btl_n_14,
      BRS_L_SP_FE_reg_0(2) => \^o\(0),
      BRS_L_SP_FE_reg_0(1) => btl_n_16,
      BRS_L_SP_FE_reg_0(0) => btl_n_17,
      \BSP_ERROR_I__9\ => \BSP_ERROR_I__9\,
      BSP_TXBIT_FD_reg_0 => \^bsp_txbit_fd_reg\,
      BSP_TXBIT_FD_reg_1 => BSP_TXBIT_FD_reg_0,
      BSP_TXBIT_FD_reg_2 => BSP_TXBIT_FD_reg_2,
      BTL_COUNTER_I(7 downto 3) => BTL_COUNTER_I(8 downto 4),
      BTL_COUNTER_I(2 downto 0) => BTL_COUNTER_I(2 downto 0),
      BTL_COUNTER_I0(4 downto 0) => BTL_COUNTER_I0(8 downto 4),
      BTL_COUNTER_I15_carry_0(6) => ic_reg_n_btr_sjw_cdc_tig(0),
      BTL_COUNTER_I15_carry_0(5) => ic_reg_n_btr_sjw_cdc_tig(1),
      BTL_COUNTER_I15_carry_0(4) => ic_reg_n_btr_sjw_cdc_tig(2),
      BTL_COUNTER_I15_carry_0(3) => ic_reg_n_btr_sjw_cdc_tig(3),
      BTL_COUNTER_I15_carry_0(2) => ic_reg_n_btr_sjw_cdc_tig(4),
      BTL_COUNTER_I15_carry_0(1) => ic_reg_n_btr_sjw_cdc_tig(5),
      BTL_COUNTER_I15_carry_0(0) => ic_reg_n_btr_sjw_cdc_tig(6),
      BTL_COUNTER_I15_carry_1 => bsp_n_86,
      BTL_COUNTER_I15_carry_2 => bsp_n_87,
      \BTL_COUNTER_I15_carry__0_0\(0) => bsp_n_210,
      \BTL_COUNTER_I15_carry__0_1\(1) => bsp_n_208,
      \BTL_COUNTER_I15_carry__0_1\(0) => bsp_n_209,
      BTL_COUNTER_I16_carry_0(5 downto 2) => BTL_SAMP_I(7 downto 4),
      BTL_COUNTER_I16_carry_0(1 downto 0) => BTL_SAMP_I(2 downto 1),
      \BTL_COUNTER_I16_carry__0_0\(1) => bsp_n_248,
      \BTL_COUNTER_I16_carry__0_0\(0) => bsp_n_249,
      \BTL_COUNTER_I16_carry__0_1\(2) => bsp_n_232,
      \BTL_COUNTER_I16_carry__0_1\(1) => bsp_n_233,
      \BTL_COUNTER_I16_carry__0_1\(0) => bsp_n_234,
      BTL_COUNTER_I17_carry_i_14(3) => bsp_n_213,
      BTL_COUNTER_I17_carry_i_14(2) => bsp_n_214,
      BTL_COUNTER_I17_carry_i_14(1) => bsp_n_215,
      BTL_COUNTER_I17_carry_i_14(0) => bsp_n_216,
      BTL_COUNTER_I17_carry_i_14_0(3) => bsp_n_288,
      BTL_COUNTER_I17_carry_i_14_0(2) => bsp_n_289,
      BTL_COUNTER_I17_carry_i_14_0(1) => bsp_n_290,
      BTL_COUNTER_I17_carry_i_14_0(0) => bsp_n_291,
      BTL_COUNTER_I17_carry_i_19(3) => bsp_n_88,
      BTL_COUNTER_I17_carry_i_19(2) => bsp_n_89,
      BTL_COUNTER_I17_carry_i_19(1) => bsp_n_90,
      BTL_COUNTER_I17_carry_i_19(0) => bsp_n_91,
      BTL_COUNTER_I17_carry_i_1_0(0) => S(0),
      BTL_COUNTER_I17_carry_i_3_0(2) => bsp_n_80,
      BTL_COUNTER_I17_carry_i_3_0(1) => bsp_n_81,
      BTL_COUNTER_I17_carry_i_3_0(0) => bsp_n_82,
      \BTL_COUNTER_I1__0\ => \BTL_COUNTER_I1__0\,
      \BTL_COUNTER_I_REG[0]_i_2_0\(0) => bsp_n_292,
      \BTL_COUNTER_I_REG[8]_i_3_0\ => \^ic_reg_sbr_fs2_reg\,
      \BTL_COUNTER_I_REG_reg[0]_0\ => bsp_n_92,
      \BTL_COUNTER_I_REG_reg[3]_0\(0) => BTL_COUNTER_I(3),
      \BTL_COUNTER_I_REG_reg[3]_i_2_0\ => bsp_n_85,
      \BTL_COUNTER_I_REG_reg[3]_i_2_1\ => bsp_n_84,
      \BTL_COUNTER_I_REG_reg[3]_i_2_2\ => bsp_n_83,
      \BTL_COUNTER_I_REG_reg[6]_0\(1) => btl_n_70,
      \BTL_COUNTER_I_REG_reg[6]_0\(0) => btl_n_71,
      \BTL_COUNTER_I_REG_reg[7]_0\ => bsp_n_231,
      \BTL_COUNTER_I_REG_reg[7]_1\ => bsp_n_243,
      \BTL_COUNTER_I_REG_reg[7]_i_3_0\ => bsp_n_76,
      \BTL_COUNTER_I_REG_reg[7]_i_3_1\ => bsp_n_79,
      \BTL_COUNTER_I_REG_reg[7]_i_3_2\ => bsp_n_77,
      \BTL_COUNTER_I_REG_reg[7]_i_3_3\ => bsp_n_78,
      \BTL_COUNTER_I_REG_reg[8]_0\(4 downto 0) => BTL_COUNTER_I00_in(8 downto 4),
      BTL_NTQ_I(2 downto 0) => BTL_NTQ_I(2 downto 0),
      BTL_RXBIT_I_reg_0 => \^btl_rxbit\,
      BTL_RXBIT_I_reg_1(0) => CRC21_FD_CRCWORD_I10,
      BTL_RXBIT_I_reg_2 => BTL_RXBIT_I_reg_1,
      BTL_SAMP_EN_D1_reg_0(0) => BIS_COUNTER_I0,
      BTL_SAMP_EN_D1_reg_1(0) => btl_n_53,
      BTL_SAMP_EN_D1_reg_2(0) => bsp_n_244,
      BTL_SAMP_EN_FD2 => \^btl_samp_en_fd2\,
      \BTL_SAMP_I__0\(0) => \BTL_SAMP_I__0\(8),
      BTL_TRNSMT_EN_FD13_carry_i_3_0(0) => CNTR_EQ_SAMP1,
      BTL_TRNSMT_EN_FD1_i_2(2) => bsp_n_201,
      BTL_TRNSMT_EN_FD1_i_2(1) => bsp_n_202,
      BTL_TRNSMT_EN_FD1_i_2(0) => bsp_n_203,
      BTL_TRNSMT_EN_FD1_i_2_0(2) => bsp_n_204,
      BTL_TRNSMT_EN_FD1_i_2_0(1) => bsp_n_205,
      BTL_TRNSMT_EN_FD1_i_2_0(0) => bsp_n_206,
      BTL_TRNSMT_EN_FD1_reg_0 => btl_n_45,
      BTL_TRNSMT_EN_FD1_reg_1 => \^clkm_en\,
      BTL_TRNSMT_EN_FD1_reg_2(0) => bsp_n_247,
      BTL_TRNSMT_EN_I1 => BTL_TRNSMT_EN_I1,
      CAN_PHY_RX_D => CAN_PHY_RX_D,
      CAN_PHY_RX_I => CAN_PHY_RX_I,
      CAN_PHY_RX_I_NEG_FLOP => CAN_PHY_RX_I_NEG_FLOP,
      CAN_PHY_TX_INT_reg_0 => \^state_reg[4]\,
      CAN_PHY_TX_INT_reg_1 => bsp_n_132,
      CAN_PHY_TX_LP_i_10_0(7) => ic_reg_f_brpr_cdc_tig(0),
      CAN_PHY_TX_LP_i_10_0(6) => ic_reg_f_brpr_cdc_tig(1),
      CAN_PHY_TX_LP_i_10_0(5) => ic_reg_f_brpr_cdc_tig(2),
      CAN_PHY_TX_LP_i_10_0(4) => ic_reg_f_brpr_cdc_tig(3),
      CAN_PHY_TX_LP_i_10_0(3) => ic_reg_f_brpr_cdc_tig(4),
      CAN_PHY_TX_LP_i_10_0(2) => ic_reg_f_brpr_cdc_tig(5),
      CAN_PHY_TX_LP_i_10_0(1) => ic_reg_f_brpr_cdc_tig(6),
      CAN_PHY_TX_LP_i_10_0(0) => ic_reg_f_brpr_cdc_tig(7),
      CAN_PHY_TX_LP_i_11_0(7) => ic_reg_n_brpr_cdc_tig(0),
      CAN_PHY_TX_LP_i_11_0(6) => ic_reg_n_brpr_cdc_tig(1),
      CAN_PHY_TX_LP_i_11_0(5) => ic_reg_n_brpr_cdc_tig(2),
      CAN_PHY_TX_LP_i_11_0(4) => ic_reg_n_brpr_cdc_tig(3),
      CAN_PHY_TX_LP_i_11_0(3) => ic_reg_n_brpr_cdc_tig(4),
      CAN_PHY_TX_LP_i_11_0(2) => ic_reg_n_brpr_cdc_tig(5),
      CAN_PHY_TX_LP_i_11_0(1) => ic_reg_n_brpr_cdc_tig(6),
      CAN_PHY_TX_LP_i_11_0(0) => ic_reg_n_brpr_cdc_tig(7),
      CAN_PHY_TX_LP_i_7_0(0) => bsp_n_100,
      CAN_PHY_TX_LP_i_7_1(0) => bsp_n_108,
      CAN_PHY_TX_LP_reg_0 => \^can_phy_tx_lp\,
      CAN_PHY_TX_LP_reg_1 => CAN_PHY_TX_LP_reg,
      CAN_PHY_TX_POS_FLOP_X2 => CAN_PHY_TX_POS_FLOP_X2,
      \CAN_PHY_TX_POS_FLOP_X2135_out__0\ => \CAN_PHY_TX_POS_FLOP_X2135_out__0\,
      \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0\(0) => \^btl_ntq_i0_carry__0\(0),
      \CAN_PHY_TX_POS_FLOP_X26_carry__0_0\(3) => bsp_n_239,
      \CAN_PHY_TX_POS_FLOP_X26_carry__0_0\(2) => bsp_n_240,
      \CAN_PHY_TX_POS_FLOP_X26_carry__0_0\(1) => bsp_n_241,
      \CAN_PHY_TX_POS_FLOP_X26_carry__0_0\(0) => bsp_n_242,
      \CAN_PHY_TX_POS_FLOP_X26_carry__0_1\(3) => bsp_n_235,
      \CAN_PHY_TX_POS_FLOP_X26_carry__0_1\(2) => bsp_n_236,
      \CAN_PHY_TX_POS_FLOP_X26_carry__0_1\(1) => bsp_n_237,
      \CAN_PHY_TX_POS_FLOP_X26_carry__0_1\(0) => bsp_n_238,
      \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_0\(0) => bsp_n_250,
      CAN_PHY_TX_POS_FLOP_X2_reg_0 => CAN_PHY_TX_POS_FLOP_X2_reg,
      CAN_PHY_TX_POS_FLOP_X2_reg_1 => CAN_PHY_TX_POS_FLOP_X2_reg_0,
      CAN_PHY_TX_POS_FLOP_reg_0 => CAN_PHY_TX_POS_FLOP_reg,
      CAN_PHY_TX_POS_FLOP_reg_1 => CAN_PHY_TX_POS_FLOP_reg_0,
      CO(0) => CO(0),
      D(0) => \^can_phy_rx_i1\,
      DI(3) => bsp_n_217,
      DI(2) => IC_REG_BTR_TS2(5),
      DI(1) => bsp_n_218,
      DI(0) => \IC_REG_BTR_TS1__0\(7),
      E(0) => \^btl_samp_en_fd1\,
      \EMU_TEC_I_reg[7]\ => bsp_n_59,
      ERR_TXBERR_I_FD_SSP_EN_1_reg => \^err_txberr_i_fd_ssp_en_1_reg\,
      ERR_TXBERR_I_FD_SSP_EN_1_reg_0 => bsp_n_200,
      FAST_TRANSMT_PT => \tdc/FAST_TRANSMT_PT\,
      FAST_TRANSMT_PT_D1_i_3(1) => bsp_n_245,
      FAST_TRANSMT_PT_D1_i_3(0) => bsp_n_246,
      FAST_TRANSMT_PT_D1_reg => bsp_n_207,
      FBR_ERR_1TQ => FBR_ERR_1TQ,
      FBR_ERR_1TQ_reg_0 => btl_n_49,
      FIRST_FAST_TRANSMT_PT_FLG_reg => \^txe_txing_reg\,
      HSYNC_FLG_I_reg_0 => HSYNC_FLG_I,
      HSYNC_FLG_I_reg_1 => \^hsync_occr_i\,
      HSYNC_FLG_I_reg_2 => HSYNC_FLG_I_reg,
      \IC_REG_BRPR_EQ__6\ => \IC_REG_BRPR_EQ__6\,
      IC_REG_IFF5_EN_FS2_reg => btl_n_66,
      IFF5_EN_FS2 => IFF5_EN_FS2,
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]\(0) => CRC21_CRCWORD(0),
      MATCH_RESULT_TO_BSP => MATCH_RESULT_TO_BSP,
      \MEM_reg[3]\ => \MEM_reg[3]\,
      MSR_LBACK_FS2 => MSR_LBACK_FS2,
      O(3) => \^ic_reg_n_btr_ts2_cdc_tig_reg[4]_0\(1),
      O(2) => btl_n_10,
      O(1) => btl_n_11,
      O(0) => \^ic_reg_n_btr_ts2_cdc_tig_reg[4]_0\(0),
      \PIPELINED_BITS_reg[0]\ => btl_n_64,
      \PIPELINED_BITS_reg[0]_0\ => bsp_n_199,
      \PIPELINED_BITS_reg[1]\ => btl_n_65,
      Q(3) => ic_reg_f_btr_sjw_cdc_tig(0),
      Q(2) => ic_reg_f_btr_sjw_cdc_tig(1),
      Q(1) => ic_reg_f_btr_sjw_cdc_tig(2),
      Q(0) => ic_reg_f_btr_sjw_cdc_tig(3),
      \RD_PTR_reg[1]\ => bsp_n_71,
      RSYNC_FLG_I_reg_0 => btl_n_55,
      RSYNC_FLG_I_reg_1 => bsp_n_127,
      RSYNC_FLG_I_reg_2 => \^bsp_txbit_fd_reg_1\,
      RSYNC_OCCR_D_reg_0(0) => \^btl_samp_en\,
      RSYNC_OCCR_I => RSYNC_OCCR_I,
      RXE_BTL_HSYNC_EN => RXE_BTL_HSYNC_EN,
      RXE_BTL_HSYNC_FD1 => RXE_BTL_HSYNC_FD1,
      RXE_MSGVAL_D1_I_reg => bsp_n_185,
      S(3) => bsp_n_72,
      S(2) => bsp_n_73,
      S(1) => bsp_n_74,
      S(0) => bsp_n_75,
      SR(0) => btl_n_34,
      SSP_BTL_TXBIT_I => SSP_BTL_TXBIT_I,
      SSP_BTL_TXBIT_I_reg => SSP_BTL_TXBIT_I_reg,
      SSP_EN => SSP_EN,
      SSP_RCVD_RXBIT => SSP_RCVD_RXBIT,
      SSP_RCVD_RXBIT_reg => SSP_RCVD_RXBIT_reg,
      SYNC_RST_TL => SYNC_RST_TL,
      \TDC_COUNTER_reg[0]\ => \SM_REG_I_reg[0]_0\,
      \TDC_COUNTER_reg[0]_0\ => \^iff_en_fs2\,
      \TDC_COUNTER_reg[6]\(6 downto 0) => \TDC_COUNTER_reg[6]\(6 downto 0),
      \TDC_COUNTER_reg[6]_0\(5) => ic_reg_f_brpr_tdcoff_cdc_tig(0),
      \TDC_COUNTER_reg[6]_0\(4) => ic_reg_f_brpr_tdcoff_cdc_tig(1),
      \TDC_COUNTER_reg[6]_0\(3) => ic_reg_f_brpr_tdcoff_cdc_tig(2),
      \TDC_COUNTER_reg[6]_0\(2) => ic_reg_f_brpr_tdcoff_cdc_tig(3),
      \TDC_COUNTER_reg[6]_0\(1) => ic_reg_f_brpr_tdcoff_cdc_tig(4),
      \TDC_COUNTER_reg[6]_0\(0) => ic_reg_f_brpr_tdcoff_cdc_tig(5),
      \TDC_COUNTER_reg[6]_1\(0) => \^sr\(0),
      TDC_SSP_SAMP_PT_D1 => \tdc/TDC_SSP_SAMP_PT_D1\,
      TDC_SSP_SAMP_PT_reg => TDC_SSP_SAMP_PT,
      TDC_TRIG_COND => TDC_TRIG_COND,
      TXE_TXING_reg => TXE_TXING_reg_0,
      TXING_BRS_EN_BTR_D1 => TXING_BRS_EN_BTR_D1,
      TXING_BRS_EN_BTR_D1_reg => \^txing_brs_en_btr\,
      \arststages_ff_reg[1]\(1 downto 0) => CAN_PHY_TX_POS_FLOP_X27(3 downto 2),
      can_clk => can_clk,
      can_clk_x2 => can_clk_x2,
      dest_arst => dest_arst,
      \i__carry_i_3__1\(0) => TS2_EQ_SJW2,
      \i__carry_i_3__2\(0) => TS2_EQ_SJW1,
      \ic_reg_f_brpr_cdc_tig_reg[7]\ => btl_n_48,
      \ic_reg_n_brpr_cdc_tig_reg[7]\ => btl_n_47,
      p_192_in => p_192_in
    );
clkdiv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_clkdiv
     port map (
      BRS_EN_BTR => BRS_EN_BTR,
      BRS_EN_I => BRS_EN_I,
      CLKD_CMP_I => CLKD_CMP_I,
      \CLKD_COUNTER_I_reg[0]_0\(5) => CLKD_COUNTER_I_reg(0),
      \CLKD_COUNTER_I_reg[0]_0\(4) => CLKD_COUNTER_I_reg(1),
      \CLKD_COUNTER_I_reg[0]_0\(3) => CLKD_COUNTER_I_reg(3),
      \CLKD_COUNTER_I_reg[0]_0\(2) => CLKD_COUNTER_I_reg(4),
      \CLKD_COUNTER_I_reg[0]_0\(1) => CLKD_COUNTER_I_reg(6),
      \CLKD_COUNTER_I_reg[0]_0\(0) => CLKD_COUNTER_I_reg(7),
      \CLKD_COUNTER_I_reg[0]_1\ => bsp_n_140,
      \CLKD_COUNTER_I_reg[2]_0\ => clkdiv_n_7,
      \CLKD_COUNTER_I_reg[3]_0\ => clkdiv_n_8,
      \CLKD_COUNTER_I_reg[7]_0\(3) => ic_reg_n_brpr_cdc_tig(0),
      \CLKD_COUNTER_I_reg[7]_0\(2) => ic_reg_n_brpr_cdc_tig(3),
      \CLKD_COUNTER_I_reg[7]_0\(1) => ic_reg_n_brpr_cdc_tig(5),
      \CLKD_COUNTER_I_reg[7]_0\(0) => ic_reg_n_brpr_cdc_tig(6),
      \CLKD_COUNTER_I_reg[7]_1\ => bsp_n_138,
      \CLKD_COUNTER_I_reg[7]_2\ => bsp_n_141,
      \CLKD_COUNTER_I_reg[7]_3\ => bsp_n_142,
      CLKM_EN_reg_0 => \^clkm_en\,
      CLKM_EN_reg_1 => clkdiv_n_9,
      IC_REG_BRPR(0) => IC_REG_BRPR(2),
      Q(3) => ic_reg_f_brpr_cdc_tig(0),
      Q(2) => ic_reg_f_brpr_cdc_tig(3),
      Q(1) => ic_reg_f_brpr_cdc_tig(5),
      Q(0) => ic_reg_f_brpr_cdc_tig(6),
      SYNC_RST_TL => SYNC_RST_TL,
      can_clk => can_clk,
      dest_arst => dest_arst
    );
\ic_reg_f_brpr_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(7),
      Q => ic_reg_f_brpr_cdc_tig(0),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_brpr_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(6),
      Q => ic_reg_f_brpr_cdc_tig(1),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_brpr_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(5),
      Q => ic_reg_f_brpr_cdc_tig(2),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_brpr_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(4),
      Q => ic_reg_f_brpr_cdc_tig(3),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_brpr_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(3),
      Q => ic_reg_f_brpr_cdc_tig(4),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_brpr_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(2),
      Q => ic_reg_f_brpr_cdc_tig(5),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_brpr_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(1),
      Q => ic_reg_f_brpr_cdc_tig(6),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_brpr_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(0),
      Q => ic_reg_f_brpr_cdc_tig(7),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_brpr_tdcoff_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(13),
      Q => ic_reg_f_brpr_tdcoff_cdc_tig(0),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_brpr_tdcoff_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(12),
      Q => ic_reg_f_brpr_tdcoff_cdc_tig(1),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_brpr_tdcoff_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(11),
      Q => ic_reg_f_brpr_tdcoff_cdc_tig(2),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_brpr_tdcoff_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(10),
      Q => ic_reg_f_brpr_tdcoff_cdc_tig(3),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_brpr_tdcoff_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(9),
      Q => ic_reg_f_brpr_tdcoff_cdc_tig(4),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_brpr_tdcoff_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \syncstages_ff_reg[0]\(8),
      Q => ic_reg_f_brpr_tdcoff_cdc_tig(5),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_btr_sjw_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\(3),
      Q => ic_reg_f_btr_sjw_cdc_tig(0),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_btr_sjw_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\(2),
      Q => ic_reg_f_btr_sjw_cdc_tig(1),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_btr_sjw_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\(1),
      Q => ic_reg_f_btr_sjw_cdc_tig(2),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_btr_sjw_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\(0),
      Q => ic_reg_f_btr_sjw_cdc_tig(3),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_btr_ts1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(4),
      Q => ic_reg_f_btr_ts1_cdc_tig(0),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_btr_ts1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(3),
      Q => ic_reg_f_btr_ts1_cdc_tig(1),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_btr_ts1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(2),
      Q => ic_reg_f_btr_ts1_cdc_tig(2),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_btr_ts1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(1),
      Q => ic_reg_f_btr_ts1_cdc_tig(3),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_btr_ts1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(0),
      Q => ic_reg_f_btr_ts1_cdc_tig(4),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_btr_ts2_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\(3),
      Q => ic_reg_f_btr_ts2_cdc_tig(0),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_btr_ts2_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\(2),
      Q => ic_reg_f_btr_ts2_cdc_tig(1),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_btr_ts2_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\(1),
      Q => ic_reg_f_btr_ts2_cdc_tig(2),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_f_btr_ts2_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\(0),
      Q => ic_reg_f_btr_ts2_cdc_tig(3),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_brpr_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_brpr_cdc_tig_reg[0]_0\(7),
      Q => ic_reg_n_brpr_cdc_tig(0),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_brpr_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_brpr_cdc_tig_reg[0]_0\(6),
      Q => ic_reg_n_brpr_cdc_tig(1),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_brpr_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_brpr_cdc_tig_reg[0]_0\(5),
      Q => ic_reg_n_brpr_cdc_tig(2),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_brpr_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_brpr_cdc_tig_reg[0]_0\(4),
      Q => ic_reg_n_brpr_cdc_tig(3),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_brpr_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_brpr_cdc_tig_reg[0]_0\(3),
      Q => ic_reg_n_brpr_cdc_tig(4),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_brpr_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_brpr_cdc_tig_reg[0]_0\(2),
      Q => ic_reg_n_brpr_cdc_tig(5),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_brpr_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_brpr_cdc_tig_reg[0]_0\(1),
      Q => ic_reg_n_brpr_cdc_tig(6),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_brpr_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_brpr_cdc_tig_reg[0]_0\(0),
      Q => ic_reg_n_brpr_cdc_tig(7),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_sjw_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(6),
      Q => ic_reg_n_btr_sjw_cdc_tig(0),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_sjw_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(5),
      Q => ic_reg_n_btr_sjw_cdc_tig(1),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_sjw_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(4),
      Q => ic_reg_n_btr_sjw_cdc_tig(2),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_sjw_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(3),
      Q => ic_reg_n_btr_sjw_cdc_tig(3),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_sjw_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(2),
      Q => ic_reg_n_btr_sjw_cdc_tig(4),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_sjw_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(1),
      Q => ic_reg_n_btr_sjw_cdc_tig(5),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_sjw_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(0),
      Q => ic_reg_n_btr_sjw_cdc_tig(6),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_ts1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(7),
      Q => ic_reg_n_btr_ts1_cdc_tig(0),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_ts1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(6),
      Q => ic_reg_n_btr_ts1_cdc_tig(1),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_ts1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(5),
      Q => ic_reg_n_btr_ts1_cdc_tig(2),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_ts1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(4),
      Q => ic_reg_n_btr_ts1_cdc_tig(3),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_ts1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(3),
      Q => ic_reg_n_btr_ts1_cdc_tig(4),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_ts1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(2),
      Q => ic_reg_n_btr_ts1_cdc_tig(5),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_ts1_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(1),
      Q => ic_reg_n_btr_ts1_cdc_tig(6),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_ts1_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(0),
      Q => ic_reg_n_btr_ts1_cdc_tig(7),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_ts2_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(6),
      Q => ic_reg_n_btr_ts2_cdc_tig(0),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_ts2_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(5),
      Q => ic_reg_n_btr_ts2_cdc_tig(1),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_ts2_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(4),
      Q => ic_reg_n_btr_ts2_cdc_tig(2),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_ts2_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(3),
      Q => ic_reg_n_btr_ts2_cdc_tig(3),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_ts2_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(2),
      Q => ic_reg_n_btr_ts2_cdc_tig(4),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_ts2_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(1),
      Q => ic_reg_n_btr_ts2_cdc_tig(5),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_n_btr_ts2_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(0),
      Q => ic_reg_n_btr_ts2_cdc_tig(6),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_wmr_rxfp_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(4),
      Q => ic_reg_wmr_rxfp_cdc_tig(0),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_wmr_rxfp_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(3),
      Q => ic_reg_wmr_rxfp_cdc_tig(1),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_wmr_rxfp_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(2),
      Q => ic_reg_wmr_rxfp_cdc_tig(2),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_wmr_rxfp_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(1),
      Q => ic_reg_wmr_rxfp_cdc_tig(3),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
\ic_reg_wmr_rxfp_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => can_clk,
      CE => '1',
      D => \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(0),
      Q => ic_reg_wmr_rxfp_cdc_tig(4),
      R => \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0)
    );
timestamp: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_timestamp
     port map (
      \CLKD_COUNTER_I_reg[3]_0\ => tlsync_n_11,
      CLKM_EN_D1 => CLKM_EN_D1,
      D(15 downto 0) => D(15 downto 0),
      IC_SYNC_ISR_MSGLST => IC_SYNC_ISR_MSGLST,
      IC_SYNC_ISR_MSGLST_F1 => IC_SYNC_ISR_MSGLST_F1,
      IC_SYNC_ISR_MSGLST_F1_reg_0 => IC_SYNC_ISR_MSGLST_F1_reg,
      IC_SYNC_ISR_MSGLST_reg_0 => IC_SYNC_ISR_MSGLST_reg,
      IC_SYNC_TSR_WEN => IC_SYNC_TSR_WEN,
      IC_TIMESTAMP_RST_P => IC_TIMESTAMP_RST_P,
      MATCH_RESULT_0_D1 => \^match_result_0_d1\,
      MATCH_RESULT_1_D1 => \^match_result_1_d1\,
      \MATCH_RESULT_1_D11__21\ => \MATCH_RESULT_1_D11__21\,
      MATCH_RESULT_1_D1_reg_0(4) => ic_reg_wmr_rxfp_cdc_tig(0),
      MATCH_RESULT_1_D1_reg_0(3) => ic_reg_wmr_rxfp_cdc_tig(1),
      MATCH_RESULT_1_D1_reg_0(2) => ic_reg_wmr_rxfp_cdc_tig(2),
      MATCH_RESULT_1_D1_reg_0(1) => ic_reg_wmr_rxfp_cdc_tig(3),
      MATCH_RESULT_1_D1_reg_0(0) => ic_reg_wmr_rxfp_cdc_tig(4),
      MATCH_RESULT_FS2_D1 => MATCH_RESULT_FS2_D1,
      MATCH_RESULT_TO_BSP => MATCH_RESULT_TO_BSP,
      MATCH_RESULT_TO_BSP0 => MATCH_RESULT_TO_BSP0,
      Q(7 downto 3) => data0(26 downto 22),
      Q(2) => bsp_n_65,
      Q(1) => \^rxe_sreg_i_reg[30]\(0),
      Q(0) => bsp_n_67,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(23 downto 8) => \RXE_DATA_STORED_AT_DLC_reg[0]\(31 downto 16),
      \RXE_DATA_STORED_AT_DLC_reg[0]\(7 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]\(7 downto 0),
      RXE_MSGVAL_EARLY_F0 => RXE_MSGVAL_EARLY_F0,
      RXE_MSGVAL_EARLY_F00 => RXE_MSGVAL_EARLY_F00,
      RXE_MSGVAL_EARLY_F1 => RXE_MSGVAL_EARLY_F1,
      RXE_MSGVAL_EARLY_F10 => RXE_MSGVAL_EARLY_F10,
      RXE_RXMSG_INVAL_F0 => RXE_RXMSG_INVAL_F0,
      RXE_RXMSG_INVAL_F00 => RXE_RXMSG_INVAL_F00,
      RXE_RXMSG_INVAL_F1 => RXE_RXMSG_INVAL_F1,
      RXE_RXMSG_INVAL_F10 => RXE_RXMSG_INVAL_F10,
      RXE_RXMSG_VAL_F0 => RXE_RXMSG_VAL_F0,
      RXE_RXMSG_VAL_F00 => RXE_RXMSG_VAL_F00,
      RXE_RXMSG_VAL_F0_reg_0 => RXE_RXMSG_VAL_F0_reg,
      RXE_RXMSG_VAL_F0_reg_1(0) => RXE_RXMSG_VAL_F0_reg_0(0),
      RXE_RXMSG_VAL_F1 => RXE_RXMSG_VAL_F1,
      RXE_RXMSG_VAL_F10 => RXE_RXMSG_VAL_F10,
      RXE_RXMSG_VAL_F1_reg_0 => RXE_RXMSG_VAL_F1_reg,
      RXE_RXMSG_VAL_F1_reg_1(0) => RXE_RXMSG_VAL_F1_reg_0(0),
      SYNC_RST_TL => SYNC_RST_TL,
      \TIME_STAMP_CNT_CAPTURE_reg[15]_0\(0) => \TIME_STAMP_CNT_CAPTURE_reg[15]\(0),
      TIME_STAMP_CNT_REG_WEN_reg_0 => TIME_STAMP_CNT_REG_WEN_reg,
      TS_COUNTER_SW_RST_D1 => TS_COUNTER_SW_RST_D1,
      TS_COUNTER_SW_RST_D2 => TS_COUNTER_SW_RST_D2,
      TS_RX_WDATA_F1(20 downto 0) => \^ts_rx_wdata_f1\(20 downto 0),
      TS_RX_WEN => \^ts_rx_wen\,
      TS_RX_WEN_F1_reg_0 => \^ts_rx_wen_f1\,
      can_clk => can_clk,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => bsp_n_125,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(10 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_1\(10 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_1_0\(15 downto 0) => \^rxe_sreg_i_reg[24]\(31 downto 16),
      \syncstages_ff_reg[0]\ => \syncstages_ff_reg[0]_8\,
      \syncstages_ff_reg[0][4]\(4 downto 0) => \syncstages_ff_reg[0][4]\(4 downto 0),
      \wr_index_i_reg[6]\(0) => \wr_index_i_reg[6]\(0),
      \wr_index_i_reg[6]_0\(0) => \wr_index_i_reg[6]_0\(0)
    );
tlom: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_om
     port map (
      BSP_IC_FRM_ERROR_I_i_4 => bsp_n_168,
      BSP_IC_FRM_ERROR_I_i_4_0 => bsp_n_176,
      BSP_IC_F_FRM_ERROR_I_reg => bsp_n_157,
      BSP_TXBIT_I02_in => BSP_TXBIT_I02_in,
      \BSP_TXBIT_I1262_out__0\ => \BSP_TXBIT_I1262_out__0\,
      BTL_SAMP_EN_D1_reg(0) => RXE_DLC_I0,
      CAN_PHY_TX_LP_i_17 => bsp_n_191,
      CO(0) => RXE_COUNTER_RST30_out,
      \COUNTER_I_reg[1]_0\ => bsp_n_182,
      CRC_CRCWORD_I1 => CRC_CRCWORD_I1,
      \CRC_CRCWORD_I1_reg[14]_0\(10) => CRC_CRCWORD(0),
      \CRC_CRCWORD_I1_reg[14]_0\(9) => CRC_CRCWORD(1),
      \CRC_CRCWORD_I1_reg[14]_0\(8) => CRC_CRCWORD(2),
      \CRC_CRCWORD_I1_reg[14]_0\(7) => CRC_CRCWORD(3),
      \CRC_CRCWORD_I1_reg[14]_0\(6) => CRC_CRCWORD(4),
      \CRC_CRCWORD_I1_reg[14]_0\(5) => CRC_CRCWORD(5),
      \CRC_CRCWORD_I1_reg[14]_0\(4) => CRC_CRCWORD(6),
      \CRC_CRCWORD_I1_reg[14]_0\(3) => CRC_CRCWORD(7),
      \CRC_CRCWORD_I1_reg[14]_0\(2) => CRC_CRCWORD(12),
      \CRC_CRCWORD_I1_reg[14]_0\(1) => CRC_CRCWORD(13),
      \CRC_CRCWORD_I1_reg[14]_0\(0) => CRC_CRCWORD(14),
      \CRC_CRCWORD_I1_reg[5]_0\ => tlom_n_21,
      D(0) => \^can_phy_rx_i1\,
      E(0) => \^btl_samp_en_fd1\,
      EMU_CTR_EVENT_I => \^emu_ctr_event_i\,
      EMU_CTR_FLG_I_reg_0 => \^emu_ctr_flg_i\,
      EMU_ERRWRN => EMU_ERRWRN,
      \EMU_OL_ECR_I_reg[0]_0\(15 downto 0) => \EMU_OL_ECR_I_reg[0]\(15 downto 0),
      \EMU_OL_ECR_I_reg[0]_1\(0) => bsp_n_94,
      \EMU_OL_ECR_I_reg[12]_0\ => bsp_n_155,
      \EMU_OL_ECR_I_reg[15]_0\(0) => bsp_n_57,
      EMU_OL_ECR_WEN_I_reg_0 => EMU_OL_ECR_WEN_I_reg,
      EMU_REC_ERRACT => \^emu_rec_erract\,
      \EMU_REC_I1117_out__0\ => \EMU_REC_I1117_out__0\,
      EMU_REC_I20_carry_0 => bsp_n_95,
      \EMU_REC_I_reg[7]_0\ => tlom_n_5,
      \EMU_REC_I_reg[7]_1\ => \^emu_rec_i_reg[7]_0\,
      EMU_STAT1 => EMU_STAT1,
      \EMU_TEC_I_reg[3]_0\ => tlom_n_55,
      \EMU_TEC_I_reg[7]_0\(0) => \^q\(0),
      IC_REG_MSR_DPEE_FS2_reg => tlom_n_15,
      IC_SYNC_ECR_WEN => IC_SYNC_ECR_WEN,
      \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0\(5) => CRC17_CRCWORD(0),
      \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0\(4) => CRC17_CRCWORD(1),
      \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0\(3) => CRC17_CRCWORD(6),
      \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0\(2) => CRC17_CRCWORD(7),
      \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0\(1) => CRC17_CRCWORD(8),
      \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0\(0) => CRC17_CRCWORD(9),
      \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[3]_0\ => tlom_n_33,
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_0\ => tlom_n_49,
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_1\(0) => CRC21_FD_CRCWORD_I10,
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[11]_0\ => tlom_n_48,
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0\(5) => CRC21_CRCWORD(0),
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0\(4) => CRC21_CRCWORD(1),
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0\(3) => CRC21_CRCWORD(2),
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0\(2) => CRC21_CRCWORD(3),
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0\(1) => CRC21_CRCWORD(4),
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0\(0) => CRC21_CRCWORD(5),
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0\ => tlom_n_50,
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1\ => \^btl_rxbit\,
      \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[7]_0\ => tlom_n_41,
      MSR_DPEE_FS2 => MSR_DPEE_FS2,
      MSR_SNOOP_FS2 => \^msr_snoop_fs2\,
      \PREV_COUNTER_I_reg[0]_0\(0) => \^btl_samp_en\,
      Q(0) => \^emu_rec_i_reg[7]\(0),
      RXE_CRC_EN => RXE_CRC_EN,
      \RXE_DLC_I_reg[3]\ => bsp_n_164,
      RXE_REC_DEC1 => RXE_REC_DEC1,
      SM_FLAG_I => SM_FLAG_I,
      SM_FLAG_I_FSB => SM_FLAG_I_FSB,
      SM_FLAG_I_FSB_reg_0 => \^sm_stuffbit\,
      SM_FLAG_I_FSB_reg_1 => tlom_n_14,
      SM_FLAG_I_FSB_reg_2 => tlom_n_17,
      SM_FLAG_I_FSB_reg_3 => tlom_n_18,
      SM_FLAG_I_FSB_reg_4 => tlom_n_19,
      SM_FLAG_I_FSB_reg_5 => bsp_n_181,
      SM_FLAG_I_reg_0 => bsp_n_149,
      \SM_REG_I_reg[0]_0\ => \^sm_reg_i_reg[0]\,
      \SM_REG_I_reg[1]_0\ => tlom_n_16,
      \SM_REG_I_reg[1]_1\ => tlom_n_51,
      \SM_STUFFBIT_I__11\ => \SM_STUFFBIT_I__11\,
      SM_STUFFBIT_PD => SM_STUFFBIT_PD,
      SM_STUFFERR => \^sm_stufferr\,
      SR(0) => btl_n_34,
      SYNC_RST_TL => SYNC_RST_TL,
      TXE_TEC_DEC1 => TXE_TEC_DEC1,
      TXE_TX_REN_I_CFD_D1_i_33 => bsp_n_220,
      TXE_TX_REN_I_CFD_D1_i_33_0 => bsp_n_187,
      TXE_TX_REN_I_CFD_D1_i_33_1 => bsp_n_193,
      TXE_TX_REN_I_CFD_D1_i_39 => \^txe_txing_reg\,
      TXE_TX_REN_I_CFD_D1_i_39_0(0) => bsp_n_68,
      can_clk => can_clk,
      dest_arst => dest_arst,
      p_1_in146_in => p_1_in146_in,
      \state[1]_i_9\ => bsp_n_194,
      \state[1]_i_9_0\(2) => bsp_n_146,
      \state[1]_i_9_0\(1) => bsp_n_147,
      \state[1]_i_9_0\(0) => bsp_n_148,
      \state[1]_i_9_1\ => bsp_n_109,
      \state_reg[0]\ => tlom_n_6,
      \syncstages_ff_reg[0]\ => \syncstages_ff_reg[0]_7\
    );
tlsync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_synch
     port map (
      CAN_PHY_RX_I => CAN_PHY_RX_I,
      CAN_PHY_RX_I_NEG_FLOP => CAN_PHY_RX_I_NEG_FLOP,
      CAN_PHY_TX_LP => \^can_phy_tx_lp\,
      D(0) => \^can_phy_rx_i1\,
      IC_REG_IFF_EN_FS2_reg_0 => \^iff_en_fs2\,
      IC_REG_MSR_DAR => IC_REG_MSR_DAR,
      IC_REG_MSR_LBACK => IC_REG_MSR_LBACK,
      IC_TIMESTAMP_RST_FS3_reg_0 => tlsync_n_11,
      IC_TIMESTAMP_RST_P => IC_TIMESTAMP_RST_P,
      IFF5_EN_FS2 => IFF5_EN_FS2,
      IFF6_EN_FS2 => IFF6_EN_FS2,
      MSR_BRSD_FS2 => MSR_BRSD_FS2,
      MSR_DAR_FS2 => MSR_DAR_FS2,
      MSR_DPEE_FS2 => MSR_DPEE_FS2,
      MSR_LBACK_FS2 => MSR_LBACK_FS2,
      MSR_SBR_FS2 => MSR_SBR_FS2,
      MSR_SLEEP_FS2 => MSR_SLEEP_FS2,
      MSR_SNOOP_FS2 => \^msr_snoop_fs2\,
      \SM_REG_I_reg[0]\ => \SM_REG_I_reg[0]_0\,
      SR(0) => \^sr\(0),
      SSP_EN => SSP_EN,
      SYNC_RST_TL => SYNC_RST_TL,
      TDC_EN_FS2 => TDC_EN_FS2,
      TS_COUNTER_SW_RST_D1 => TS_COUNTER_SW_RST_D1,
      can_clk => can_clk,
      dest_arst => dest_arst,
      \syncstages_ff_reg[0]\(0) => \syncstages_ff_reg[0]\(14),
      \syncstages_ff_reg[0]_0\ => \syncstages_ff_reg[0]_0\,
      \syncstages_ff_reg[0]_1\ => \syncstages_ff_reg[0]_1\,
      \syncstages_ff_reg[0]_2\(2 downto 0) => \syncstages_ff_reg[0]_2\(2 downto 0),
      \syncstages_ff_reg[0]_3\ => \syncstages_ff_reg[0]_3\,
      \syncstages_ff_reg[0]_4\ => \syncstages_ff_reg[0]_4\,
      \syncstages_ff_reg[0]_5\ => \syncstages_ff_reg[0]_5\,
      \syncstages_ff_reg[0]_6\ => \syncstages_ff_reg[0]_6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_top is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E_DATA_ACK : out STD_LOGIC;
    postpone_flag_2 : out STD_LOGIC;
    CANCEL_CONFIRMED_OL_D1 : out STD_LOGIC;
    MSG_ON_CAN_BUS_AXI_D1 : out STD_LOGIC;
    index_valid_sig : out STD_LOGIC;
    src_in : out STD_LOGIC;
    winning_or_locked_index_cancel_req_reg : out STD_LOGIC;
    TRR_REG_WRITE_PULSE : out STD_LOGIC;
    trigger_next_round : out STD_LOGIC;
    wea : out STD_LOGIC_VECTOR ( 0 to 0 );
    ACK_S_SIG_IMM : out STD_LOGIC;
    \arststages_ff_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    IC_REG_MSR_DAR : out STD_LOGIC;
    TXE_MSGVAL_D2 : out STD_LOGIC;
    TXEWM_SET : out STD_LOGIC;
    RXF_FULL_I_reg : out STD_LOGIC;
    TXE_MSGVAL_D1 : out STD_LOGIC;
    MATCH_RUNNING_SIG_reg : out STD_LOGIC;
    ID_MATCH_EN_D2 : out STD_LOGIC;
    RXMNF_SET : out STD_LOGIC;
    RXWM_SET : out STD_LOGIC;
    OL_RX_FIFO_FULL : out STD_LOGIC;
    RXWM_SET_F1 : out STD_LOGIC;
    OL_RX_FIFO_FULL_F1 : out STD_LOGIC;
    enb : out STD_LOGIC;
    host_req_reg : out STD_LOGIC;
    dest_arst : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_1\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_2\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_3\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_4\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_5\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_6\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_7\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_8\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_9\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_10\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_11\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_12\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d6_reg_0\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_13\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_14\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_15\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_16\ : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_17\ : out STD_LOGIC;
    IC_SYNC_ISR_MSGLST_TXE : out STD_LOGIC;
    IC_IPSIG_WRITE_I : out STD_LOGIC;
    IC_REG_SR_SLEEP_FS3 : out STD_LOGIC;
    IC_REG_MSR_LBACK : out STD_LOGIC;
    IC_REG_MSR_BRSD_I_reg : out STD_LOGIC;
    IC_REG_MSR_DPEE_I_reg : out STD_LOGIC;
    IC_REG_ISR_BSOFF_FS3 : out STD_LOGIC;
    IC_SYNC_ECR_WEN_FS3 : out STD_LOGIC;
    IC_REG_ESR_CRCER_FS3 : out STD_LOGIC;
    IC_REG_ESR_FMER_FS3 : out STD_LOGIC;
    IC_REG_ESR_STER_FS3 : out STD_LOGIC;
    IC_REG_ESR_BERR_FS3 : out STD_LOGIC;
    IC_REG_ESR_ACKER_FS3 : out STD_LOGIC;
    IC_REG_ESR_F_CRCER_FS3 : out STD_LOGIC;
    IC_REG_ESR_F_FMER_FS3 : out STD_LOGIC;
    IC_REG_ESR_F_STER_FS3 : out STD_LOGIC;
    IC_REG_ESR_F_BERR_FS3 : out STD_LOGIC;
    p_14_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    IC_REG_SR_SNOOP_I_reg : out STD_LOGIC;
    IC_REG_ISR_ARBLST_FS3 : out STD_LOGIC;
    IC_REG_ISR_TXOK_FS3 : out STD_LOGIC;
    RXOK_FS3 : out STD_LOGIC;
    IC_SYNC_TSR_WEN_FS3 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_FS3 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_FS3_F1 : out STD_LOGIC;
    IC_REG_ISR_MSGLST_FS3_TXE : out STD_LOGIC;
    ip2bus_intrevent : out STD_LOGIC;
    IC_REG_SBR_I_reg : out STD_LOGIC;
    IC_REG_MSR_SLEEP_reg : out STD_LOGIC;
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    IC_REG_SRR_SRST : out STD_LOGIC;
    BSP_IN_IFSPACE_OL : out STD_LOGIC;
    ID_MATCH_EN_FS_D1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalidate_buffer_i : out STD_LOGIC;
    addr_location_incr_count_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_s_gate_toggle : out STD_LOGIC;
    MATCH_RESULT_SIG_reg : out STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY : out STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY_F1 : out STD_LOGIC;
    addr_location_incr_count_reg_0_sp_1 : out STD_LOGIC;
    IC_REG_SRR_CEN_I : out STD_LOGIC;
    p_13_in : out STD_LOGIC_VECTOR ( 18 downto 0 );
    IC_REG_ESR_CRCER_I : out STD_LOGIC;
    IC_REG_ESR_FMER_I : out STD_LOGIC;
    IC_REG_ESR_STER_I : out STD_LOGIC;
    IC_REG_ESR_BERR_I : out STD_LOGIC;
    IC_REG_ESR_ACKER_I : out STD_LOGIC;
    IC_REG_ESR_F_CRCER_I : out STD_LOGIC;
    IC_REG_ESR_F_FMER_I : out STD_LOGIC;
    IC_REG_ESR_F_STER_I : out STD_LOGIC;
    IC_REG_ESR_F_BERR_I : out STD_LOGIC;
    IC_TIMESTAMP_RST_reg : out STD_LOGIC;
    IC_SYNC_ECR_ACK_I_reg : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    can_phy_rx_0 : out STD_LOGIC;
    \ADDR_RET_reg[9]\ : out STD_LOGIC;
    \ADDR_RET_reg[2]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    TRR_REG_WRITE_PULSE_reg : out STD_LOGIC;
    imm_cs : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_tbs_cs_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \arststages_ff_reg[1]_0\ : out STD_LOGIC;
    sync_tl_rst_n_d2_reg : out STD_LOGIC;
    \TXE_DATA_TS_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    TXE_BRAM_WEN : out STD_LOGIC;
    ADDR_M_CC : out STD_LOGIC_VECTOR ( 9 downto 0 );
    RX_ADDR_M_CC_F1 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    BTL_NTQ_I : out STD_LOGIC_VECTOR ( 2 downto 0 );
    MATCH_RESULT_TO_BSP0 : out STD_LOGIC;
    RXF_FULL_I_reg_0 : out STD_LOGIC;
    RXF_FULL_I_reg_1 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_DATA_RET_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \MATCHED_FILTER_INDEX_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \IC_REG_RXFP_I2_reg[0]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \IC_REG_IFF_EN_I_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \IC_REG_BRPR_I_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \IC_REG_F_BRPR_I_reg[15]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \IC_REG_F_BTR_TS1_I_reg[0]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \IC_REG_F_BTR_TS2_I_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \IC_REG_F_BTR_SJW_I_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \IC_REG_N_BTR_TS1_I_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \IC_REG_N_BTR_TS2_I_reg[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \IC_REG_N_BTR_SJW_I_reg[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ADDR_RET_reg[12]\ : out STD_LOGIC;
    \ADDR_RET_reg[7]\ : out STD_LOGIC;
    \ADDR_RET_reg[7]_0\ : out STD_LOGIC;
    \ADDR_RET_reg[7]_1\ : out STD_LOGIC;
    \ADDR_RET_reg[11]\ : out STD_LOGIC;
    addrb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ACF_VAL_I : out STD_LOGIC;
    \SINGLE_BIT.s_level_out_d4_reg_18\ : out STD_LOGIC;
    IC_REG_ISR_TSCNT_OFLW_I0 : out STD_LOGIC;
    TXTRS_SET : out STD_LOGIC;
    TXCRS_SET : out STD_LOGIC;
    host_req_reg_0 : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    src_arst : in STD_LOGIC;
    IC_SYNC_SR_RSTST : in STD_LOGIC;
    IC_SYNC_SR_PEE : in STD_LOGIC;
    IC_SYNC_SR_BSFR : in STD_LOGIC;
    IC_SYNC_SR_LBACK : in STD_LOGIC;
    IC_SYNC_SR_BIDLE : in STD_LOGIC;
    IC_SYNC_SR_ERRWRN : in STD_LOGIC;
    IC_SYNC_ESR_F_CRCER : in STD_LOGIC;
    IC_SYNC_ESR_F_FMER : in STD_LOGIC;
    IC_SYNC_ESR_F_STER : in STD_LOGIC;
    IC_SYNC_ESR_F_BERR : in STD_LOGIC;
    TDCV_CNT_REG_WEN : in STD_LOGIC;
    IC_SYNC_TSR_WEN : in STD_LOGIC;
    IC_SYNC_ECR_WEN : in STD_LOGIC;
    IC_SYNC_ESR_CRCER : in STD_LOGIC;
    IC_SYNC_ESR_FMER : in STD_LOGIC;
    IC_SYNC_ESR_STER : in STD_LOGIC;
    IC_SYNC_ESR_BERR : in STD_LOGIC;
    IC_SYNC_ESR_ACKER : in STD_LOGIC;
    IC_SYNC_SR_SLEEP : in STD_LOGIC;
    IC_SYNC_ISR_ARBLST : in STD_LOGIC;
    IC_SYNC_ISR_TXOK : in STD_LOGIC;
    IC_SYNC_ISR_RXOK : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_F1 : in STD_LOGIC;
    IC_SYNC_ISR_BSOFF : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL : in STD_LOGIC;
    BSP_IN_IFSPACE : in STD_LOGIC;
    BSP_IN_EOF : in STD_LOGIC;
    ID_MATCH_EN : in STD_LOGIC;
    MSG_ON_CAN_BUS : in STD_LOGIC;
    SYNC_RST_TL : in STD_LOGIC;
    postpone_flag_2_reg : in STD_LOGIC;
    invalidate_buffer_reg : in STD_LOGIC;
    INDEX_VALID_SIG_reg : in STD_LOGIC;
    addr_location_incr_count_reg_0 : in STD_LOGIC;
    IC_SYNC_ISR_MSGLST_reg : in STD_LOGIC;
    ack_s_gate_toggle_reg : in STD_LOGIC;
    MATCH_RESULT_SIG_reg_0 : in STD_LOGIC;
    MATCH_RUNNING_SIG_reg_0 : in STD_LOGIC;
    IC_REG_SRR_SRST_I_reg : in STD_LOGIC;
    IC_REG_SRR_CEN_I_reg : in STD_LOGIC;
    IC_REG_ISR_ARBLST_I_reg : in STD_LOGIC;
    IC_REG_ISR_TXOK_I_reg : in STD_LOGIC;
    IC_REG_ISR_PEE_I_reg : in STD_LOGIC;
    IC_REG_ISR_BSFRD_I_reg : in STD_LOGIC;
    IC_REG_ISR_RXOK_I_reg : in STD_LOGIC;
    IC_REG_ISR_TSCNT_OFLW_I_reg : in STD_LOGIC;
    IC_REG_ISR_MSGLST_I_reg : in STD_LOGIC;
    IC_REG_ISR_ERROR_I_reg : in STD_LOGIC;
    IC_REG_ISR_BSOFF_I_reg : in STD_LOGIC;
    IC_REG_ISR_SLEEP_I_reg : in STD_LOGIC;
    IC_REG_ISR_WKUP_I_reg : in STD_LOGIC;
    IC_REG_ISR_RXWM_I_reg : in STD_LOGIC;
    IC_REG_ISR_TXTRS_I_reg : in STD_LOGIC;
    IC_REG_ISR_TXCRS_I_reg : in STD_LOGIC;
    IC_REG_ISR_MSGLST_I_F1_reg : in STD_LOGIC;
    IC_REG_ISR_RXWM_I_F1_reg : in STD_LOGIC;
    IC_REG_ISR_RXMNF_I_reg : in STD_LOGIC;
    IC_REG_ISR_MSGLST_I_TXE_reg : in STD_LOGIC;
    IC_REG_ISR_TXEWM_I_reg : in STD_LOGIC;
    IC_REG_ESR_CRCER_I_reg : in STD_LOGIC;
    IC_REG_ESR_FMER_I_reg : in STD_LOGIC;
    IC_REG_ESR_STER_I_reg : in STD_LOGIC;
    IC_REG_ESR_BERR_I_reg : in STD_LOGIC;
    IC_REG_ESR_ACKER_I_reg : in STD_LOGIC;
    IC_REG_ESR_F_CRCER_I_reg : in STD_LOGIC;
    IC_REG_ESR_F_FMER_I_reg : in STD_LOGIC;
    IC_REG_ESR_F_STER_I_reg : in STD_LOGIC;
    IC_REG_ESR_F_BERR_I_reg : in STD_LOGIC;
    IC_TIMESTAMP_RST_reg_0 : in STD_LOGIC;
    Bus2IP_RNW : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    can_phy_rx : in STD_LOGIC;
    Bus2IP_CS : in STD_LOGIC;
    RXE_FDF_I : in STD_LOGIC;
    TS_RX_WEN : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F0 : in STD_LOGIC;
    TS_RX_WEN_F1 : in STD_LOGIC;
    RXE_MSGVAL_EARLY_F1 : in STD_LOGIC;
    RXE_RXMSG_INVAL_F1 : in STD_LOGIC;
    RXE_RXFIFO_WEN_FD2 : in STD_LOGIC;
    RXE_RXFIFO_WEN_FD1 : in STD_LOGIC;
    RXE_RXMSG_INVAL_F0 : in STD_LOGIC;
    TXE_MSGVAL_FD2 : in STD_LOGIC;
    TXE_MSGVAL_FD1 : in STD_LOGIC;
    \wr_index_i_reg[1]\ : in STD_LOGIC;
    RXE_RXMSG_VAL_F0 : in STD_LOGIC;
    \wr_index_i_reg[1]_0\ : in STD_LOGIC;
    RXE_RXMSG_VAL_F1 : in STD_LOGIC;
    \addr_location_incr_count_reg[4]\ : in STD_LOGIC;
    RXE_RXFIFO_WEN : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    BTL_COUNTER_I17_carry_i_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \MATCH_RESULT_1_D11__21\ : in STD_LOGIC;
    MATCH_RESULT_FS2_D1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \RD_DATA_S_D1_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \txe_id_data_i_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_sync_ecr_cdc_tig_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \time_stamp_cnt_cdc_tig_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IC_REG_TSR_I_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ic_reg_sr_tdcv_cdc_tig_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \id_for_match_cdc_tig_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_location_incr_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_index_i_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \RD_DATA_RET_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TS_RX_WDATA_F1 : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_top is
  signal ACK_RX : STD_LOGIC;
  signal ACK_RX_T : STD_LOGIC;
  signal \^ack_s_sig_imm\ : STD_LOGIC;
  signal ACK_TX_RD : STD_LOGIC;
  signal ACK_TX_WR : STD_LOGIC;
  signal \^addr_ret_reg[12]\ : STD_LOGIC;
  signal \^addr_ret_reg[2]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ADDR_S_SIG_IMM : STD_LOGIC_VECTOR ( 12 to 12 );
  signal BSP_IN_EOF_OL : STD_LOGIC;
  signal CANCEL_BUFFER_OL2TL_D1 : STD_LOGIC;
  signal CANCEL_CONFIRMED_OL : STD_LOGIC;
  signal CS_H0 : STD_LOGIC;
  signal CS_H00_out : STD_LOGIC;
  signal CS_RX : STD_LOGIC;
  signal CS_RX_T : STD_LOGIC;
  signal \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/IC_REG_WMR_I20\ : STD_LOGIC;
  signal \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RXF_FULL_AXI\ : STD_LOGIC;
  signal \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/addr_location_incr_count\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \GEN_FIFO_CNTL.rxmsg_fifo_cntl/RD_INDEX0\ : STD_LOGIC;
  signal \GEN_FIFO_CNTL.rxmsg_fifo_cntl/RXF_FULL_AXI\ : STD_LOGIC;
  signal \GEN_FIFO_CNTL.rxmsg_fifo_cntl/addr_location_incr_count\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_id_loc_reg\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \GEN_IMM.ol_imm/num_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal G_RST_SRST_CEN_I0 : STD_LOGIC;
  signal IC_IPIC_COUNTER_I : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ic_ipsig_write_i\ : STD_LOGIC;
  signal IC_IPSIG_WRITE_I0 : STD_LOGIC;
  signal IC_REG_AFR : STD_LOGIC_VECTOR ( 1 to 31 );
  signal IC_REG_AFR_I0 : STD_LOGIC;
  signal IC_REG_BRPR_I0 : STD_LOGIC;
  signal \^ic_reg_brpr_i_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal IC_REG_ECR_I : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \^ic_reg_esr_crcer_i\ : STD_LOGIC;
  signal \^ic_reg_esr_fmer_i\ : STD_LOGIC;
  signal \^ic_reg_esr_f_berr_i\ : STD_LOGIC;
  signal \^ic_reg_esr_f_ster_i\ : STD_LOGIC;
  signal IC_REG_FSR_I : STD_LOGIC_VECTOR ( 2 to 8 );
  signal IC_REG_FSR_I_F1 : STD_LOGIC_VECTOR ( 2 to 8 );
  signal \IC_REG_FSR_I_F1__0\ : STD_LOGIC_VECTOR ( 11 to 16 );
  signal IC_REG_FSR_I_TXE : STD_LOGIC_VECTOR ( 3 to 8 );
  signal \IC_REG_FSR_I_TXE__0\ : STD_LOGIC_VECTOR ( 12 to 15 );
  signal \IC_REG_FSR_I__0\ : STD_LOGIC_VECTOR ( 11 to 16 );
  signal IC_REG_F_BRPR_I0 : STD_LOGIC;
  signal \^ic_reg_f_brpr_i_reg[15]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^ic_reg_f_btr_sjw_i_reg[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal IC_REG_F_BTR_TS1_I0 : STD_LOGIC;
  signal \^ic_reg_f_btr_ts1_i_reg[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ic_reg_f_btr_ts2_i_reg[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal IC_REG_IECRS_I0 : STD_LOGIC;
  signal IC_REG_IER_I0 : STD_LOGIC;
  signal IC_REG_IETRS_I0 : STD_LOGIC;
  signal \^ic_reg_iff_en_i_reg[5]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ic_reg_msr_brsd_i_reg\ : STD_LOGIC;
  signal \^ic_reg_msr_dar\ : STD_LOGIC;
  signal \^ic_reg_msr_dpee_i_reg\ : STD_LOGIC;
  signal \^ic_reg_msr_lback\ : STD_LOGIC;
  signal IC_REG_MSR_LBACK_I0 : STD_LOGIC;
  signal IC_REG_MSR_SLEEP_I077_out : STD_LOGIC;
  signal \^ic_reg_n_btr_sjw_i_reg[0]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal IC_REG_N_BTR_TS1_I0 : STD_LOGIC;
  signal \^ic_reg_n_btr_ts1_i_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ic_reg_n_btr_ts2_i_reg[0]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^ic_reg_rxfp_i2_reg[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ic_reg_srr_cen_i\ : STD_LOGIC;
  signal \^ic_reg_srr_srst\ : STD_LOGIC;
  signal IC_REG_SR_BBSY_I : STD_LOGIC;
  signal IC_REG_SR_ERRWRN_I : STD_LOGIC;
  signal IC_REG_SR_ESTAT_I : STD_LOGIC_VECTOR ( 0 to 0 );
  signal IC_REG_SR_LBACK_I : STD_LOGIC;
  signal IC_REG_SR_RSTST_I : STD_LOGIC;
  signal \^ic_reg_sr_snoop_i_reg\ : STD_LOGIC;
  signal IC_REG_SR_TDCV_I : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal IC_REG_TCR_I : STD_LOGIC_VECTOR ( 0 to 31 );
  signal IC_REG_TRR_I : STD_LOGIC_VECTOR ( 0 to 30 );
  signal IC_REG_TSR_I : STD_LOGIC;
  signal IC_REG_WMR_I : STD_LOGIC_VECTOR ( 0 to 5 );
  signal IC_REG_WMR_I_F1 : STD_LOGIC_VECTOR ( 1 to 5 );
  signal IC_REG_WMR_I_TXE : STD_LOGIC_VECTOR ( 1 to 5 );
  signal \^ic_sync_isr_msglst_txe\ : STD_LOGIC;
  signal ID_MATCH_EN_OL : STD_LOGIC;
  signal IETCS : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal IETRS : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal MSG_ON_CAN_BUS_AXI : STD_LOGIC;
  signal \^msg_on_can_bus_axi_d1\ : STD_LOGIC;
  signal MSG_ON_CAN_BUS_OL : STD_LOGIC;
  signal MSG_ON_CAN_BUS_OL_D1 : STD_LOGIC;
  signal RD_DATA : STD_LOGIC_VECTOR ( 8 to 8 );
  signal RUNNING_FIFO_ID_LOC_reg : STD_LOGIC_VECTOR ( 1 to 8 );
  signal \^rxmnf_set\ : STD_LOGIC;
  signal RX_ADDR_M_CC : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_location_incr_count_reg_0_sn_1 : STD_LOGIC;
  signal \^arststages_ff_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal exclude_winning_or_locked_req : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ic_n_187 : STD_LOGIC;
  signal ic_n_195 : STD_LOGIC;
  signal ic_n_196 : STD_LOGIC;
  signal ic_n_197 : STD_LOGIC;
  signal ic_n_199 : STD_LOGIC;
  signal ic_n_200 : STD_LOGIC;
  signal ic_n_201 : STD_LOGIC;
  signal ic_n_202 : STD_LOGIC;
  signal ic_n_217 : STD_LOGIC;
  signal ic_n_218 : STD_LOGIC;
  signal ic_n_219 : STD_LOGIC;
  signal ic_n_220 : STD_LOGIC;
  signal ic_n_221 : STD_LOGIC;
  signal ic_n_222 : STD_LOGIC;
  signal ic_n_223 : STD_LOGIC;
  signal ic_n_224 : STD_LOGIC;
  signal ic_n_225 : STD_LOGIC;
  signal ic_n_226 : STD_LOGIC;
  signal ic_n_227 : STD_LOGIC;
  signal ic_n_228 : STD_LOGIC;
  signal ic_n_229 : STD_LOGIC;
  signal ic_n_230 : STD_LOGIC;
  signal ic_n_231 : STD_LOGIC;
  signal ic_n_232 : STD_LOGIC;
  signal ic_n_233 : STD_LOGIC;
  signal ic_n_234 : STD_LOGIC;
  signal ic_n_235 : STD_LOGIC;
  signal ic_n_236 : STD_LOGIC;
  signal ic_n_237 : STD_LOGIC;
  signal ic_n_241 : STD_LOGIC;
  signal ic_n_255 : STD_LOGIC;
  signal ic_n_256 : STD_LOGIC;
  signal ic_n_257 : STD_LOGIC;
  signal ic_n_258 : STD_LOGIC;
  signal ic_n_259 : STD_LOGIC;
  signal ic_n_260 : STD_LOGIC;
  signal ic_n_261 : STD_LOGIC;
  signal ic_n_262 : STD_LOGIC;
  signal ic_n_263 : STD_LOGIC;
  signal ic_n_264 : STD_LOGIC;
  signal ic_n_265 : STD_LOGIC;
  signal ic_n_266 : STD_LOGIC;
  signal ic_n_267 : STD_LOGIC;
  signal ic_n_268 : STD_LOGIC;
  signal ic_n_269 : STD_LOGIC;
  signal ic_n_270 : STD_LOGIC;
  signal ic_n_271 : STD_LOGIC;
  signal ic_n_272 : STD_LOGIC;
  signal ic_n_273 : STD_LOGIC;
  signal ic_n_274 : STD_LOGIC;
  signal ic_n_93 : STD_LOGIC;
  signal ic_n_94 : STD_LOGIC;
  signal id_for_match_cdc_tig : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ol_adec_n_1 : STD_LOGIC;
  signal ol_adec_n_16 : STD_LOGIC;
  signal ol_adec_n_17 : STD_LOGIC;
  signal ol_adec_n_18 : STD_LOGIC;
  signal ol_adec_n_19 : STD_LOGIC;
  signal ol_adec_n_20 : STD_LOGIC;
  signal ol_adec_n_23 : STD_LOGIC;
  signal ol_adec_n_24 : STD_LOGIC;
  signal ol_adec_n_30 : STD_LOGIC;
  signal ol_adec_n_31 : STD_LOGIC;
  signal ol_adec_n_32 : STD_LOGIC;
  signal ol_adec_n_45 : STD_LOGIC;
  signal ol_adec_n_46 : STD_LOGIC;
  signal ol_adec_n_47 : STD_LOGIC;
  signal ol_adec_n_48 : STD_LOGIC;
  signal ol_adec_n_49 : STD_LOGIC;
  signal ol_adec_n_50 : STD_LOGIC;
  signal ol_adec_n_51 : STD_LOGIC;
  signal ol_adec_n_52 : STD_LOGIC;
  signal ol_adec_n_55 : STD_LOGIC;
  signal ol_fifo_rst_n : STD_LOGIC;
  signal ol_rbmm_n_100 : STD_LOGIC;
  signal ol_rbmm_n_101 : STD_LOGIC;
  signal ol_rbmm_n_102 : STD_LOGIC;
  signal ol_rbmm_n_103 : STD_LOGIC;
  signal ol_rbmm_n_104 : STD_LOGIC;
  signal ol_rbmm_n_105 : STD_LOGIC;
  signal ol_rbmm_n_106 : STD_LOGIC;
  signal ol_rbmm_n_108 : STD_LOGIC;
  signal ol_rbmm_n_109 : STD_LOGIC;
  signal ol_rbmm_n_110 : STD_LOGIC;
  signal ol_rbmm_n_111 : STD_LOGIC;
  signal ol_rbmm_n_112 : STD_LOGIC;
  signal ol_rbmm_n_113 : STD_LOGIC;
  signal ol_rbmm_n_122 : STD_LOGIC;
  signal ol_rbmm_n_129 : STD_LOGIC;
  signal ol_rbmm_n_135 : STD_LOGIC;
  signal ol_rbmm_n_136 : STD_LOGIC;
  signal ol_rbmm_n_137 : STD_LOGIC;
  signal ol_rbmm_n_138 : STD_LOGIC;
  signal ol_rbmm_n_139 : STD_LOGIC;
  signal ol_rbmm_n_140 : STD_LOGIC;
  signal ol_rbmm_n_141 : STD_LOGIC;
  signal ol_rbmm_n_142 : STD_LOGIC;
  signal ol_rbmm_n_143 : STD_LOGIC;
  signal ol_rbmm_n_144 : STD_LOGIC;
  signal ol_rbmm_n_145 : STD_LOGIC;
  signal ol_rbmm_n_44 : STD_LOGIC;
  signal ol_rbmm_n_50 : STD_LOGIC;
  signal ol_rbmm_n_51 : STD_LOGIC;
  signal ol_rbmm_n_6 : STD_LOGIC;
  signal ol_rbmm_n_66 : STD_LOGIC;
  signal ol_rbmm_n_83 : STD_LOGIC;
  signal ol_rbmm_n_84 : STD_LOGIC;
  signal ol_rbmm_n_85 : STD_LOGIC;
  signal ol_rbmm_n_91 : STD_LOGIC;
  signal ol_rbmm_n_92 : STD_LOGIC;
  signal ol_rbmm_n_93 : STD_LOGIC;
  signal ol_rbmm_n_94 : STD_LOGIC;
  signal ol_rbmm_n_95 : STD_LOGIC;
  signal ol_rbmm_n_96 : STD_LOGIC;
  signal ol_rbmm_n_97 : STD_LOGIC;
  signal ol_rbmm_n_98 : STD_LOGIC;
  signal ol_rbmm_n_99 : STD_LOGIC;
  signal \ol_tac/CS_H_D1\ : STD_LOGIC;
  signal \ol_tac/CS_H_INTERNAL\ : STD_LOGIC;
  signal \ol_tac_nf/CS_H_D1\ : STD_LOGIC;
  signal \ol_tac_nf/CS_H_INTERNAL\ : STD_LOGIC;
  signal \ol_tac_rd/CS_H_D1\ : STD_LOGIC;
  signal \ol_tac_rd/CS_H_INTERNAL\ : STD_LOGIC;
  signal \ol_tac_rd/pr1_rd_req0\ : STD_LOGIC;
  signal \ol_tac_wr/CS_H_D1\ : STD_LOGIC;
  signal \ol_tac_wr/CS_H_INTERNAL\ : STD_LOGIC;
  signal ol_tbmm_n_132 : STD_LOGIC;
  signal ol_tbmm_n_133 : STD_LOGIC;
  signal ol_tbmm_n_134 : STD_LOGIC;
  signal ol_tbmm_n_135 : STD_LOGIC;
  signal ol_tbmm_n_136 : STD_LOGIC;
  signal ol_tbmm_n_137 : STD_LOGIC;
  signal ol_tbmm_n_138 : STD_LOGIC;
  signal ol_tbmm_n_139 : STD_LOGIC;
  signal ol_tbmm_n_140 : STD_LOGIC;
  signal ol_tbmm_n_141 : STD_LOGIC;
  signal ol_tbmm_n_142 : STD_LOGIC;
  signal ol_tbmm_n_143 : STD_LOGIC;
  signal ol_tbmm_n_144 : STD_LOGIC;
  signal ol_tbmm_n_158 : STD_LOGIC;
  signal ol_tbmm_n_159 : STD_LOGIC;
  signal ol_tbmm_n_160 : STD_LOGIC;
  signal ol_tbmm_n_161 : STD_LOGIC;
  signal ol_tbmm_n_162 : STD_LOGIC;
  signal ol_tbmm_n_163 : STD_LOGIC;
  signal ol_tbmm_n_164 : STD_LOGIC;
  signal ol_tbmm_n_165 : STD_LOGIC;
  signal ol_tbmm_n_166 : STD_LOGIC;
  signal ol_tbmm_n_167 : STD_LOGIC;
  signal ol_tbmm_n_168 : STD_LOGIC;
  signal ol_tbmm_n_169 : STD_LOGIC;
  signal ol_tbmm_n_170 : STD_LOGIC;
  signal ol_tbmm_n_171 : STD_LOGIC;
  signal ol_tbmm_n_172 : STD_LOGIC;
  signal ol_tbmm_n_173 : STD_LOGIC;
  signal ol_tbmm_n_174 : STD_LOGIC;
  signal ol_tbmm_n_190 : STD_LOGIC;
  signal ol_tbmm_n_197 : STD_LOGIC;
  signal ol_tbmm_n_198 : STD_LOGIC;
  signal ol_tbmm_n_199 : STD_LOGIC;
  signal ol_tbmm_n_52 : STD_LOGIC;
  signal ol_tbmm_n_67 : STD_LOGIC;
  signal \ol_txreg/TRR_REG_WRITE_PULSE0\ : STD_LOGIC;
  signal olglue_n_13 : STD_LOGIC;
  signal olglue_n_15 : STD_LOGIC;
  signal olglue_n_22 : STD_LOGIC;
  signal olglue_n_23 : STD_LOGIC;
  signal olglue_n_25 : STD_LOGIC;
  signal olglue_n_26 : STD_LOGIC;
  signal olglue_n_28 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \^p_13_in\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \p_13_in__0\ : STD_LOGIC;
  signal \^p_14_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_14_in__0\ : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_3_in__0\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \tx_event_fifo_cntl/IC_REG_WMR_I20\ : STD_LOGIC;
  signal \tx_event_fifo_cntl/RD_INDEX0\ : STD_LOGIC;
  signal \tx_event_fifo_cntl/RXF_FULL_AXI\ : STD_LOGIC;
  signal \^winning_or_locked_index_cancel_req_reg\ : STD_LOGIC;
begin
  ACK_S_SIG_IMM <= \^ack_s_sig_imm\;
  \ADDR_RET_reg[12]\ <= \^addr_ret_reg[12]\;
  \ADDR_RET_reg[2]\(10 downto 0) <= \^addr_ret_reg[2]\(10 downto 0);
  IC_IPSIG_WRITE_I <= \^ic_ipsig_write_i\;
  \IC_REG_BRPR_I_reg[0]\(7 downto 0) <= \^ic_reg_brpr_i_reg[0]\(7 downto 0);
  IC_REG_ESR_CRCER_I <= \^ic_reg_esr_crcer_i\;
  IC_REG_ESR_FMER_I <= \^ic_reg_esr_fmer_i\;
  IC_REG_ESR_F_BERR_I <= \^ic_reg_esr_f_berr_i\;
  IC_REG_ESR_F_STER_I <= \^ic_reg_esr_f_ster_i\;
  \IC_REG_F_BRPR_I_reg[15]\(14 downto 0) <= \^ic_reg_f_brpr_i_reg[15]\(14 downto 0);
  \IC_REG_F_BTR_SJW_I_reg[0]\(3 downto 0) <= \^ic_reg_f_btr_sjw_i_reg[0]\(3 downto 0);
  \IC_REG_F_BTR_TS1_I_reg[0]\(4 downto 0) <= \^ic_reg_f_btr_ts1_i_reg[0]\(4 downto 0);
  \IC_REG_F_BTR_TS2_I_reg[0]\(3 downto 0) <= \^ic_reg_f_btr_ts2_i_reg[0]\(3 downto 0);
  \IC_REG_IFF_EN_I_reg[5]\(2 downto 0) <= \^ic_reg_iff_en_i_reg[5]\(2 downto 0);
  IC_REG_MSR_BRSD_I_reg <= \^ic_reg_msr_brsd_i_reg\;
  IC_REG_MSR_DAR <= \^ic_reg_msr_dar\;
  IC_REG_MSR_DPEE_I_reg <= \^ic_reg_msr_dpee_i_reg\;
  IC_REG_MSR_LBACK <= \^ic_reg_msr_lback\;
  \IC_REG_N_BTR_SJW_I_reg[0]\(6 downto 0) <= \^ic_reg_n_btr_sjw_i_reg[0]\(6 downto 0);
  \IC_REG_N_BTR_TS1_I_reg[0]\(7 downto 0) <= \^ic_reg_n_btr_ts1_i_reg[0]\(7 downto 0);
  \IC_REG_N_BTR_TS2_I_reg[0]\(6 downto 0) <= \^ic_reg_n_btr_ts2_i_reg[0]\(6 downto 0);
  \IC_REG_RXFP_I2_reg[0]\(4 downto 0) <= \^ic_reg_rxfp_i2_reg[0]\(4 downto 0);
  IC_REG_SRR_CEN_I <= \^ic_reg_srr_cen_i\;
  IC_REG_SRR_SRST <= \^ic_reg_srr_srst\;
  IC_REG_SR_SNOOP_I_reg <= \^ic_reg_sr_snoop_i_reg\;
  IC_SYNC_ISR_MSGLST_TXE <= \^ic_sync_isr_msglst_txe\;
  MSG_ON_CAN_BUS_AXI_D1 <= \^msg_on_can_bus_axi_d1\;
  RXMNF_SET <= \^rxmnf_set\;
  SR(0) <= \^sr\(0);
  addr_location_incr_count_reg_0_sp_1 <= addr_location_incr_count_reg_0_sn_1;
  \arststages_ff_reg[1]\(0) <= \^arststages_ff_reg[1]\(0);
  p_13_in(18 downto 0) <= \^p_13_in\(18 downto 0);
  p_14_in(1 downto 0) <= \^p_14_in\(1 downto 0);
  winning_or_locked_index_cancel_req_reg <= \^winning_or_locked_index_cancel_req_reg\;
CANCEL_BUFFER_OL2TL_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^winning_or_locked_index_cancel_req_reg\,
      Q => CANCEL_BUFFER_OL2TL_D1,
      R => \^sr\(0)
    );
MSG_ON_CAN_BUS_AXI_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => MSG_ON_CAN_BUS_AXI,
      Q => \^msg_on_can_bus_axi_d1\,
      R => \^sr\(0)
    );
MSG_ON_CAN_BUS_AXI_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => olglue_n_28,
      Q => MSG_ON_CAN_BUS_AXI,
      R => '0'
    );
MSG_ON_CAN_BUS_OL_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => MSG_ON_CAN_BUS_OL,
      Q => MSG_ON_CAN_BUS_OL_D1,
      R => \^sr\(0)
    );
ic: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ic_main
     port map (
      Bus2IP_CS => Bus2IP_CS,
      CANCEL_BUFFER_OL2TL_D1 => CANCEL_BUFFER_OL2TL_D1,
      E(0) => IC_REG_MSR_LBACK_I0,
      E_INTR_reg_0 => \^addr_ret_reg[12]\,
      \FSM_sequential_imm_cs_reg[0]\(4 downto 0) => \GEN_IMM.ol_imm/num_reg\(4 downto 0),
      G_RST_SRST_CEN_I0 => G_RST_SRST_CEN_I0,
      IC_IPIC_COUNTER_I(1 downto 0) => IC_IPIC_COUNTER_I(1 downto 0),
      \IC_IPIC_COUNTER_I_reg[0]_0\ => ol_adec_n_23,
      \IC_IPIC_COUNTER_I_reg[1]_0\ => ic_n_93,
      \IC_IPIC_COUNTER_I_reg[1]_1\ => ol_adec_n_24,
      \IC_IPIC_COUNTER_I_reg[1]_2\ => ol_adec_n_30,
      IC_IPSIG_WRITE_I0 => IC_IPSIG_WRITE_I0,
      IC_IPSIG_WRITE_I_reg_0 => \^ic_ipsig_write_i\,
      \IC_REG_BRPR_I_reg[0]_0\(7 downto 0) => \^ic_reg_brpr_i_reg[0]\(7 downto 0),
      \IC_REG_BRPR_I_reg[0]_1\(0) => IC_REG_BRPR_I0,
      \IC_REG_ECR_I_reg[0]_0\(15) => IC_REG_ECR_I(0),
      \IC_REG_ECR_I_reg[0]_0\(14) => IC_REG_ECR_I(1),
      \IC_REG_ECR_I_reg[0]_0\(13) => IC_REG_ECR_I(2),
      \IC_REG_ECR_I_reg[0]_0\(12) => IC_REG_ECR_I(3),
      \IC_REG_ECR_I_reg[0]_0\(11) => IC_REG_ECR_I(4),
      \IC_REG_ECR_I_reg[0]_0\(10) => IC_REG_ECR_I(5),
      \IC_REG_ECR_I_reg[0]_0\(9) => IC_REG_ECR_I(6),
      \IC_REG_ECR_I_reg[0]_0\(8) => IC_REG_ECR_I(7),
      \IC_REG_ECR_I_reg[0]_0\(7) => IC_REG_ECR_I(8),
      \IC_REG_ECR_I_reg[0]_0\(6) => IC_REG_ECR_I(9),
      \IC_REG_ECR_I_reg[0]_0\(5) => IC_REG_ECR_I(10),
      \IC_REG_ECR_I_reg[0]_0\(4) => IC_REG_ECR_I(11),
      \IC_REG_ECR_I_reg[0]_0\(3) => IC_REG_ECR_I(12),
      \IC_REG_ECR_I_reg[0]_0\(2) => IC_REG_ECR_I(13),
      \IC_REG_ECR_I_reg[0]_0\(1) => IC_REG_ECR_I(14),
      \IC_REG_ECR_I_reg[0]_0\(0) => IC_REG_ECR_I(15),
      \IC_REG_ECR_I_reg[15]_0\(0) => E(0),
      IC_REG_ESR_ACKER_FS3 => IC_REG_ESR_ACKER_FS3,
      IC_REG_ESR_ACKER_I => IC_REG_ESR_ACKER_I,
      IC_REG_ESR_ACKER_I_reg_0 => IC_REG_ESR_ACKER_I_reg,
      IC_REG_ESR_BERR_FS3 => IC_REG_ESR_BERR_FS3,
      IC_REG_ESR_BERR_I => IC_REG_ESR_BERR_I,
      IC_REG_ESR_BERR_I_reg_0 => IC_REG_ESR_BERR_I_reg,
      IC_REG_ESR_CRCER_FS3 => IC_REG_ESR_CRCER_FS3,
      IC_REG_ESR_CRCER_I => \^ic_reg_esr_crcer_i\,
      IC_REG_ESR_CRCER_I_reg_0 => IC_REG_ESR_CRCER_I_reg,
      IC_REG_ESR_FMER_FS3 => IC_REG_ESR_FMER_FS3,
      IC_REG_ESR_FMER_I => \^ic_reg_esr_fmer_i\,
      IC_REG_ESR_FMER_I_reg_0 => IC_REG_ESR_FMER_I_reg,
      IC_REG_ESR_F_BERR_FS3 => IC_REG_ESR_F_BERR_FS3,
      IC_REG_ESR_F_BERR_I => \^ic_reg_esr_f_berr_i\,
      IC_REG_ESR_F_BERR_I_reg_0 => IC_REG_ESR_F_BERR_I_reg,
      IC_REG_ESR_F_CRCER_FS3 => IC_REG_ESR_F_CRCER_FS3,
      IC_REG_ESR_F_CRCER_I => IC_REG_ESR_F_CRCER_I,
      IC_REG_ESR_F_CRCER_I_reg_0 => IC_REG_ESR_F_CRCER_I_reg,
      IC_REG_ESR_F_FMER_FS3 => IC_REG_ESR_F_FMER_FS3,
      IC_REG_ESR_F_FMER_I => IC_REG_ESR_F_FMER_I,
      IC_REG_ESR_F_FMER_I_reg_0 => IC_REG_ESR_F_FMER_I_reg,
      IC_REG_ESR_F_STER_FS3 => IC_REG_ESR_F_STER_FS3,
      IC_REG_ESR_F_STER_I => \^ic_reg_esr_f_ster_i\,
      IC_REG_ESR_F_STER_I_reg_0 => IC_REG_ESR_F_STER_I_reg,
      IC_REG_ESR_STER_FS3 => IC_REG_ESR_STER_FS3,
      IC_REG_ESR_STER_I => IC_REG_ESR_STER_I,
      IC_REG_ESR_STER_I_reg_0 => IC_REG_ESR_STER_I_reg,
      \IC_REG_F_BRPR_I_reg[15]_0\(14 downto 0) => \^ic_reg_f_brpr_i_reg[15]\(14 downto 0),
      \IC_REG_F_BRPR_I_reg[15]_1\(0) => IC_REG_F_BRPR_I0,
      \IC_REG_F_BTR_SJW_I_reg[0]_0\(3 downto 0) => \^ic_reg_f_btr_sjw_i_reg[0]\(3 downto 0),
      \IC_REG_F_BTR_TS1_I_reg[0]_0\(4 downto 0) => \^ic_reg_f_btr_ts1_i_reg[0]\(4 downto 0),
      \IC_REG_F_BTR_TS1_I_reg[0]_1\(0) => IC_REG_F_BTR_TS1_I0,
      \IC_REG_F_BTR_TS2_I_reg[0]_0\(3 downto 0) => \^ic_reg_f_btr_ts2_i_reg[0]\(3 downto 0),
      \IC_REG_IECRS_I_reg[0]_0\ => ic_n_94,
      \IC_REG_IECRS_I_reg[0]_1\(0) => IC_REG_IECRS_I0,
      \IC_REG_IECRS_I_reg[12]_0\ => ic_n_217,
      \IC_REG_IECRS_I_reg[17]_0\ => ic_n_187,
      \IC_REG_IECRS_I_reg[18]_0\ => ic_n_195,
      \IC_REG_IECRS_I_reg[2]_0\ => ic_n_202,
      \IC_REG_IETRS_I_reg[0]_0\(31 downto 0) => IETRS(31 downto 0),
      \IC_REG_IETRS_I_reg[0]_1\(0) => IC_REG_IETRS_I0,
      \IC_REG_IFF_EN_I_reg[0]_0\(7) => ic_n_270,
      \IC_REG_IFF_EN_I_reg[0]_0\(6) => ic_n_271,
      \IC_REG_IFF_EN_I_reg[0]_0\(5) => ic_n_272,
      \IC_REG_IFF_EN_I_reg[0]_0\(4) => ic_n_273,
      \IC_REG_IFF_EN_I_reg[0]_0\(3) => ic_n_274,
      \IC_REG_IFF_EN_I_reg[0]_0\(2 downto 0) => \^ic_reg_iff_en_i_reg[5]\(2 downto 0),
      IC_REG_ISR_ARBLST_FS3 => IC_REG_ISR_ARBLST_FS3,
      IC_REG_ISR_ARBLST_I_reg_0 => \^p_13_in\(0),
      IC_REG_ISR_ARBLST_I_reg_1 => IC_REG_ISR_ARBLST_I_reg,
      IC_REG_ISR_BSFRD_I_reg_0 => \^p_13_in\(3),
      IC_REG_ISR_BSFRD_I_reg_1 => IC_REG_ISR_BSFRD_I_reg,
      IC_REG_ISR_BSOFF_FS3 => IC_REG_ISR_BSOFF_FS3,
      IC_REG_ISR_BSOFF_I_reg_0 => \^p_13_in\(8),
      IC_REG_ISR_BSOFF_I_reg_1 => ic_n_196,
      IC_REG_ISR_BSOFF_I_reg_2 => IC_REG_ISR_BSOFF_I_reg,
      IC_REG_ISR_ERROR_I_reg_0 => \^p_13_in\(7),
      IC_REG_ISR_ERROR_I_reg_1 => ic_n_197,
      IC_REG_ISR_ERROR_I_reg_2 => IC_REG_ISR_ERROR_I_reg,
      IC_REG_ISR_MSGLST_FS3 => IC_REG_ISR_MSGLST_FS3,
      IC_REG_ISR_MSGLST_FS3_F1 => IC_REG_ISR_MSGLST_FS3_F1,
      IC_REG_ISR_MSGLST_FS3_TXE => IC_REG_ISR_MSGLST_FS3_TXE,
      IC_REG_ISR_MSGLST_I_F1_reg_0 => \^p_13_in\(14),
      IC_REG_ISR_MSGLST_I_F1_reg_1 => IC_REG_ISR_MSGLST_I_F1_reg,
      IC_REG_ISR_MSGLST_I_TXE_reg_0 => \^p_13_in\(17),
      IC_REG_ISR_MSGLST_I_TXE_reg_1 => IC_REG_ISR_MSGLST_I_TXE_reg,
      IC_REG_ISR_MSGLST_I_reg_0 => \^p_13_in\(6),
      IC_REG_ISR_MSGLST_I_reg_1 => IC_REG_ISR_MSGLST_I_reg,
      IC_REG_ISR_PEE_I_reg_0 => \^p_13_in\(2),
      IC_REG_ISR_PEE_I_reg_1 => IC_REG_ISR_PEE_I_reg,
      IC_REG_ISR_RXMNF_I_reg_0 => \^p_13_in\(16),
      IC_REG_ISR_RXMNF_I_reg_1 => IC_REG_ISR_RXMNF_I_reg,
      IC_REG_ISR_RXOK_I_reg_0 => \^p_13_in\(4),
      IC_REG_ISR_RXOK_I_reg_1 => ic_n_199,
      IC_REG_ISR_RXOK_I_reg_2 => IC_REG_ISR_RXOK_I_reg,
      IC_REG_ISR_RXWM_I_F1_reg_0 => \^p_13_in\(15),
      IC_REG_ISR_RXWM_I_F1_reg_1 => IC_REG_ISR_RXWM_I_F1_reg,
      IC_REG_ISR_RXWM_I_reg_0 => \^p_13_in\(11),
      IC_REG_ISR_RXWM_I_reg_1 => IC_REG_ISR_RXWM_I_reg,
      IC_REG_ISR_SLEEP_I_reg_0 => \^p_13_in\(9),
      IC_REG_ISR_SLEEP_I_reg_1 => IC_REG_ISR_SLEEP_I_reg,
      IC_REG_ISR_TSCNT_OFLW_I0 => IC_REG_ISR_TSCNT_OFLW_I0,
      IC_REG_ISR_TSCNT_OFLW_I_reg_0 => \^p_13_in\(5),
      IC_REG_ISR_TSCNT_OFLW_I_reg_1 => IC_REG_ISR_TSCNT_OFLW_I_reg,
      IC_REG_ISR_TXCRS_I_reg_0 => \^p_13_in\(13),
      IC_REG_ISR_TXCRS_I_reg_1 => IC_REG_ISR_TXCRS_I_reg,
      IC_REG_ISR_TXEWM_I_reg_0 => \^p_13_in\(18),
      IC_REG_ISR_TXEWM_I_reg_1 => IC_REG_ISR_TXEWM_I_reg,
      IC_REG_ISR_TXOK_FS3 => IC_REG_ISR_TXOK_FS3,
      IC_REG_ISR_TXOK_I_reg_0 => \^p_13_in\(1),
      IC_REG_ISR_TXOK_I_reg_1 => IC_REG_ISR_TXOK_I_reg,
      IC_REG_ISR_TXTRS_I_reg_0 => \^p_13_in\(12),
      IC_REG_ISR_TXTRS_I_reg_1 => IC_REG_ISR_TXTRS_I_reg,
      IC_REG_ISR_WKUP_I_reg_0 => \^p_13_in\(10),
      IC_REG_ISR_WKUP_I_reg_1 => IC_REG_ISR_WKUP_I_reg,
      IC_REG_MSR_BRSD_I_reg_0 => \^ic_reg_msr_brsd_i_reg\,
      IC_REG_MSR_DAR_I_reg_0 => \^ic_reg_msr_dar\,
      IC_REG_MSR_DAR_I_reg_1 => ic_n_236,
      IC_REG_MSR_DPEE_I_reg_0 => \^ic_reg_msr_dpee_i_reg\,
      IC_REG_MSR_LBACK_I_reg_0 => \^ic_reg_msr_lback\,
      IC_REG_MSR_SLEEP_I077_out => IC_REG_MSR_SLEEP_I077_out,
      IC_REG_MSR_SLEEP_reg_0 => IC_REG_MSR_SLEEP_reg,
      \IC_REG_N_BTR_SJW_I_reg[0]_0\(6 downto 0) => \^ic_reg_n_btr_sjw_i_reg[0]\(6 downto 0),
      \IC_REG_N_BTR_TS1_I_reg[0]_0\(7 downto 0) => \^ic_reg_n_btr_ts1_i_reg[0]\(7 downto 0),
      \IC_REG_N_BTR_TS1_I_reg[0]_1\(0) => IC_REG_N_BTR_TS1_I0,
      \IC_REG_N_BTR_TS2_I_reg[0]_0\(6 downto 0) => \^ic_reg_n_btr_ts2_i_reg[0]\(6 downto 0),
      IC_REG_SBR_I_reg_0 => IC_REG_SBR_I_reg,
      IC_REG_SRR_CEN_I_reg_0 => \^ic_reg_srr_cen_i\,
      IC_REG_SRR_CEN_I_reg_1 => IC_REG_SRR_CEN_I_reg,
      IC_REG_SRR_SRST_I_reg_0 => \^ic_reg_srr_srst\,
      IC_REG_SRR_SRST_I_reg_1 => IC_REG_SRR_SRST_I_reg,
      IC_REG_SR_BBSY_I => IC_REG_SR_BBSY_I,
      IC_REG_SR_ERRWRN_I => IC_REG_SR_ERRWRN_I,
      \IC_REG_SR_ESTAT_I_reg[0]_0\(0) => IC_REG_SR_ESTAT_I(0),
      IC_REG_SR_LBACK_I => IC_REG_SR_LBACK_I,
      IC_REG_SR_RSTST_I => IC_REG_SR_RSTST_I,
      IC_REG_SR_SLEEP_FS3 => IC_REG_SR_SLEEP_FS3,
      IC_REG_SR_SNOOP_I_reg_0 => \^ic_reg_sr_snoop_i_reg\,
      IC_REG_SR_SNOOP_I_reg_1 => ic_n_241,
      \IC_REG_SR_TDCV_I_reg[6]_0\(6 downto 0) => IC_REG_SR_TDCV_I(6 downto 0),
      IC_REG_TCR_I(1) => IC_REG_TCR_I(0),
      IC_REG_TCR_I(0) => IC_REG_TCR_I(18),
      IC_REG_TRR_I(13) => IC_REG_TRR_I(0),
      IC_REG_TRR_I(12) => IC_REG_TRR_I(1),
      IC_REG_TRR_I(11) => IC_REG_TRR_I(2),
      IC_REG_TRR_I(10) => IC_REG_TRR_I(3),
      IC_REG_TRR_I(9) => IC_REG_TRR_I(5),
      IC_REG_TRR_I(8) => IC_REG_TRR_I(6),
      IC_REG_TRR_I(7) => IC_REG_TRR_I(8),
      IC_REG_TRR_I(6) => IC_REG_TRR_I(12),
      IC_REG_TRR_I(5) => IC_REG_TRR_I(13),
      IC_REG_TRR_I(4) => IC_REG_TRR_I(17),
      IC_REG_TRR_I(3) => IC_REG_TRR_I(19),
      IC_REG_TRR_I(2) => IC_REG_TRR_I(21),
      IC_REG_TRR_I(1) => IC_REG_TRR_I(23),
      IC_REG_TRR_I(0) => IC_REG_TRR_I(30),
      \IC_REG_TSR_I_reg[0]_0\(13 downto 12) => p_11_in(31 downto 30),
      \IC_REG_TSR_I_reg[0]_0\(11 downto 3) => p_11_in(28 downto 20),
      \IC_REG_TSR_I_reg[0]_0\(2 downto 0) => p_11_in(18 downto 16),
      \IC_REG_TSR_I_reg[15]_0\(0) => \IC_REG_TSR_I_reg[15]\(0),
      IC_SYNC_ECR_ACK_I_reg_0 => IC_SYNC_ECR_ACK_I_reg,
      IC_SYNC_ECR_WEN => IC_SYNC_ECR_WEN,
      IC_SYNC_ECR_WEN_FS3 => IC_SYNC_ECR_WEN_FS3,
      IC_SYNC_ESR_ACKER => IC_SYNC_ESR_ACKER,
      IC_SYNC_ESR_BERR => IC_SYNC_ESR_BERR,
      IC_SYNC_ESR_CRCER => IC_SYNC_ESR_CRCER,
      IC_SYNC_ESR_FMER => IC_SYNC_ESR_FMER,
      IC_SYNC_ESR_F_BERR => IC_SYNC_ESR_F_BERR,
      IC_SYNC_ESR_F_CRCER => IC_SYNC_ESR_F_CRCER,
      IC_SYNC_ESR_F_FMER => IC_SYNC_ESR_F_FMER,
      IC_SYNC_ESR_F_STER => IC_SYNC_ESR_F_STER,
      IC_SYNC_ESR_STER => IC_SYNC_ESR_STER,
      IC_SYNC_ISR_ARBLST => IC_SYNC_ISR_ARBLST,
      IC_SYNC_ISR_BSOFF => IC_SYNC_ISR_BSOFF,
      IC_SYNC_ISR_MSGLST => IC_SYNC_ISR_MSGLST,
      IC_SYNC_ISR_MSGLST_F1 => IC_SYNC_ISR_MSGLST_F1,
      IC_SYNC_ISR_MSGLST_TXE => \^ic_sync_isr_msglst_txe\,
      IC_SYNC_ISR_RXOK => IC_SYNC_ISR_RXOK,
      IC_SYNC_ISR_TXOK => IC_SYNC_ISR_TXOK,
      IC_SYNC_SR_BIDLE => IC_SYNC_SR_BIDLE,
      IC_SYNC_SR_BSFR => IC_SYNC_SR_BSFR,
      IC_SYNC_SR_ERRWRN => IC_SYNC_SR_ERRWRN,
      IC_SYNC_SR_LBACK => IC_SYNC_SR_LBACK,
      IC_SYNC_SR_PEE => IC_SYNC_SR_PEE,
      IC_SYNC_SR_RSTST => IC_SYNC_SR_RSTST,
      IC_SYNC_SR_SLEEP => IC_SYNC_SR_SLEEP,
      IC_SYNC_TSR_WEN => IC_SYNC_TSR_WEN,
      IC_SYNC_TSR_WEN_FS3 => IC_SYNC_TSR_WEN_FS3,
      IC_TIMESTAMP_RST_reg_0 => IC_TIMESTAMP_RST_reg,
      IC_TIMESTAMP_RST_reg_1 => IC_TIMESTAMP_RST_reg_0,
      MSG_ON_CAN_BUS_AXI => MSG_ON_CAN_BUS_AXI,
      \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\(0) => \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\(0),
      Q(31 downto 0) => IETCS(31 downto 0),
      \RD_DATA_RET[17]_i_4\ => ol_adec_n_45,
      \RD_DATA_RET[17]_i_4_0\ => ol_adec_n_16,
      \RD_DATA_RET[17]_i_4_1\ => ol_adec_n_17,
      \RD_DATA_RET[2]_i_3\ => ol_adec_n_47,
      \RD_DATA_RET_reg[0]\ => ol_adec_n_51,
      \RD_DATA_RET_reg[0]_0\ => ol_adec_n_52,
      \RD_DATA_RET_reg[12]\ => ol_adec_n_46,
      \RD_DATA_RET_reg[12]_0\ => ol_adec_n_50,
      \RD_DATA_RET_reg[12]_1\ => ol_adec_n_18,
      RXOK_FS3 => RXOK_FS3,
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0\(0) => IC_REG_AFR_I0,
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(27) => IC_REG_AFR(1),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(26) => IC_REG_AFR(2),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(25) => IC_REG_AFR(3),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(24) => IC_REG_AFR(4),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(23) => IC_REG_AFR(5),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(22) => IC_REG_AFR(6),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(21) => IC_REG_AFR(7),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(20) => IC_REG_AFR(8),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(19) => IC_REG_AFR(9),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(18) => IC_REG_AFR(10),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(17) => IC_REG_AFR(11),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(16) => IC_REG_AFR(13),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(15) => IC_REG_AFR(14),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(14) => IC_REG_AFR(15),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(13) => IC_REG_AFR(16),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(12) => IC_REG_AFR(19),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(11) => IC_REG_AFR(20),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(10) => IC_REG_AFR(21),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(9) => IC_REG_AFR(22),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(8) => IC_REG_AFR(23),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(7) => IC_REG_AFR(24),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(6) => IC_REG_AFR(25),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(5) => IC_REG_AFR(26),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(4) => IC_REG_AFR(27),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(3) => IC_REG_AFR(28),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(2) => IC_REG_AFR(29),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(1) => IC_REG_AFR(30),
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0\(0) => IC_REG_AFR(31),
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(13) => p_0_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(12) => p_1_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(11) => p_2_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(10) => \p_3_in__0\,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(9) => p_4_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(8) => p_5_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(7) => p_6_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(6) => p_7_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(5) => p_8_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(4) => p_9_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(3) => \p_13_in__0\,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(2) => \p_14_in__0\,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(1) => p_18_in,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0\(0) => ic_n_255,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1\(0) => IC_REG_IER_I0,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[28]_0\ => ic_n_200,
      \RX_FIFO_IERBUF.IC_REG_IER_I_reg[29]_0\ => ic_n_201,
      \SINGLE_BIT.s_level_out_d4_reg\ => \SINGLE_BIT.s_level_out_d4_reg\,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \SINGLE_BIT.s_level_out_d4_reg_0\,
      \SINGLE_BIT.s_level_out_d4_reg_1\ => \SINGLE_BIT.s_level_out_d4_reg_2\,
      \SINGLE_BIT.s_level_out_d4_reg_10\ => \SINGLE_BIT.s_level_out_d4_reg_11\,
      \SINGLE_BIT.s_level_out_d4_reg_11\ => \SINGLE_BIT.s_level_out_d4_reg_12\,
      \SINGLE_BIT.s_level_out_d4_reg_12\ => \SINGLE_BIT.s_level_out_d4_reg_13\,
      \SINGLE_BIT.s_level_out_d4_reg_13\ => \SINGLE_BIT.s_level_out_d4_reg_14\,
      \SINGLE_BIT.s_level_out_d4_reg_14\ => \SINGLE_BIT.s_level_out_d4_reg_15\,
      \SINGLE_BIT.s_level_out_d4_reg_15\ => \SINGLE_BIT.s_level_out_d4_reg_16\,
      \SINGLE_BIT.s_level_out_d4_reg_16\ => \SINGLE_BIT.s_level_out_d4_reg_17\,
      \SINGLE_BIT.s_level_out_d4_reg_17\ => \SINGLE_BIT.s_level_out_d4_reg_18\,
      \SINGLE_BIT.s_level_out_d4_reg_2\ => \SINGLE_BIT.s_level_out_d4_reg_3\,
      \SINGLE_BIT.s_level_out_d4_reg_3\ => \SINGLE_BIT.s_level_out_d4_reg_4\,
      \SINGLE_BIT.s_level_out_d4_reg_4\ => \SINGLE_BIT.s_level_out_d4_reg_5\,
      \SINGLE_BIT.s_level_out_d4_reg_5\ => \SINGLE_BIT.s_level_out_d4_reg_6\,
      \SINGLE_BIT.s_level_out_d4_reg_6\ => \SINGLE_BIT.s_level_out_d4_reg_7\,
      \SINGLE_BIT.s_level_out_d4_reg_7\ => \SINGLE_BIT.s_level_out_d4_reg_8\,
      \SINGLE_BIT.s_level_out_d4_reg_8\ => \SINGLE_BIT.s_level_out_d4_reg_9\,
      \SINGLE_BIT.s_level_out_d4_reg_9\ => \SINGLE_BIT.s_level_out_d4_reg_10\,
      \SINGLE_BIT.s_level_out_d6_reg\ => \SINGLE_BIT.s_level_out_d6_reg\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \SINGLE_BIT.s_level_out_d6_reg_0\,
      \SINGLE_BIT.s_level_out_d6_reg_1\ => \^sr\(0),
      SR(0) => IC_REG_TSR_I,
      TDCV_CNT_REG_WEN => TDCV_CNT_REG_WEN,
      TRR_REG_WRITE_PULSE0 => \ol_txreg/TRR_REG_WRITE_PULSE0\,
      \TRR_i_reg[10]\ => ol_tbmm_n_142,
      \TRR_i_reg[12]\ => ol_tbmm_n_141,
      \TRR_i_reg[14]\ => ol_tbmm_n_67,
      \TRR_i_reg[18]\ => ol_tbmm_n_132,
      \TRR_i_reg[19]\ => ol_tbmm_n_133,
      \TRR_i_reg[1]\ => ol_tbmm_n_144,
      \TRR_i_reg[23]\ => ol_tbmm_n_134,
      \TRR_i_reg[25]\ => ol_tbmm_n_135,
      \TRR_i_reg[26]\ => ol_tbmm_n_136,
      \TRR_i_reg[28]\ => ol_tbmm_n_137,
      \TRR_i_reg[29]\ => ol_tbmm_n_138,
      \TRR_i_reg[30]\ => ol_tbmm_n_139,
      \TRR_i_reg[31]\ => ol_tbmm_n_140,
      \TRR_i_reg[8]\ => ol_tbmm_n_143,
      exclude_winning_or_locked_req(31 downto 0) => exclude_winning_or_locked_req(31 downto 0),
      \exclude_winning_or_locked_req_reg[0]\ => ic_n_235,
      \exclude_winning_or_locked_req_reg[0]_0\ => \^msg_on_can_bus_axi_d1\,
      \exclude_winning_or_locked_req_reg[11]\ => ic_n_227,
      \exclude_winning_or_locked_req_reg[13]\ => ic_n_226,
      \exclude_winning_or_locked_req_reg[15]\ => ic_n_218,
      \exclude_winning_or_locked_req_reg[16]\ => ic_n_219,
      \exclude_winning_or_locked_req_reg[17]\ => ic_n_220,
      \exclude_winning_or_locked_req_reg[20]\ => ic_n_221,
      \exclude_winning_or_locked_req_reg[21]\ => ic_n_222,
      \exclude_winning_or_locked_req_reg[22]\ => ic_n_223,
      \exclude_winning_or_locked_req_reg[24]\ => ic_n_224,
      \exclude_winning_or_locked_req_reg[27]\ => ic_n_225,
      \exclude_winning_or_locked_req_reg[2]\ => ic_n_234,
      \exclude_winning_or_locked_req_reg[3]\ => ic_n_233,
      \exclude_winning_or_locked_req_reg[4]\ => ic_n_232,
      \exclude_winning_or_locked_req_reg[5]\ => ic_n_231,
      \exclude_winning_or_locked_req_reg[6]\ => ic_n_230,
      \exclude_winning_or_locked_req_reg[7]\ => ic_n_229,
      \exclude_winning_or_locked_req_reg[9]\ => ic_n_228,
      \ic_reg_sr_tdcv_cdc_tig_reg[6]_0\(6 downto 0) => \ic_reg_sr_tdcv_cdc_tig_reg[6]\(6 downto 0),
      \ic_sync_ecr_cdc_tig_reg[0]_0\(15 downto 0) => \ic_sync_ecr_cdc_tig_reg[0]\(15 downto 0),
      ip2bus_intrevent => ip2bus_intrevent,
      \num_reg_reg[4]\ => ic_n_237,
      \out\ => \SINGLE_BIT.s_level_out_d4_reg_1\,
      p_14_in(1 downto 0) => \^p_14_in\(1 downto 0),
      p_3_in(3 downto 2) => p_3_in(7 downto 6),
      p_3_in(1) => p_3_in(2),
      p_3_in(0) => p_3_in(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wdata_10_sp_1 => ic_n_267,
      s_axi_wdata_12_sp_1 => ic_n_266,
      s_axi_wdata_14_sp_1 => ic_n_265,
      s_axi_wdata_18_sp_1 => ic_n_264,
      s_axi_wdata_19_sp_1 => ic_n_263,
      s_axi_wdata_1_sp_1 => ic_n_269,
      s_axi_wdata_23_sp_1 => ic_n_262,
      s_axi_wdata_25_sp_1 => ic_n_261,
      s_axi_wdata_26_sp_1 => ic_n_260,
      s_axi_wdata_28_sp_1 => ic_n_259,
      s_axi_wdata_29_sp_1 => ic_n_258,
      s_axi_wdata_30_sp_1 => ic_n_257,
      s_axi_wdata_31_sp_1 => ic_n_256,
      s_axi_wdata_8_sp_1 => ic_n_268,
      \time_stamp_cnt_cdc_tig_reg[0]_0\(15 downto 0) => \time_stamp_cnt_cdc_tig_reg[0]\(15 downto 0)
    );
\id_for_match_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(31),
      Q => id_for_match_cdc_tig(0),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(21),
      Q => id_for_match_cdc_tig(10),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(20),
      Q => id_for_match_cdc_tig(11),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(19),
      Q => id_for_match_cdc_tig(12),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(18),
      Q => id_for_match_cdc_tig(13),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(17),
      Q => id_for_match_cdc_tig(14),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(16),
      Q => id_for_match_cdc_tig(15),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(15),
      Q => id_for_match_cdc_tig(16),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(14),
      Q => id_for_match_cdc_tig(17),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(13),
      Q => id_for_match_cdc_tig(18),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(12),
      Q => id_for_match_cdc_tig(19),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(30),
      Q => id_for_match_cdc_tig(1),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(11),
      Q => id_for_match_cdc_tig(20),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(10),
      Q => id_for_match_cdc_tig(21),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(9),
      Q => id_for_match_cdc_tig(22),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(8),
      Q => id_for_match_cdc_tig(23),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(7),
      Q => id_for_match_cdc_tig(24),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(6),
      Q => id_for_match_cdc_tig(25),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(5),
      Q => id_for_match_cdc_tig(26),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(4),
      Q => id_for_match_cdc_tig(27),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(3),
      Q => id_for_match_cdc_tig(28),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(2),
      Q => id_for_match_cdc_tig(29),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(29),
      Q => id_for_match_cdc_tig(2),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(1),
      Q => id_for_match_cdc_tig(30),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(0),
      Q => id_for_match_cdc_tig(31),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(28),
      Q => id_for_match_cdc_tig(3),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(27),
      Q => id_for_match_cdc_tig(4),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(26),
      Q => id_for_match_cdc_tig(5),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(25),
      Q => id_for_match_cdc_tig(6),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(24),
      Q => id_for_match_cdc_tig(7),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(23),
      Q => id_for_match_cdc_tig(8),
      R => \^sr\(0)
    );
\id_for_match_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \id_for_match_cdc_tig_reg[0]_0\(22),
      Q => id_for_match_cdc_tig(9),
      R => \^sr\(0)
    );
ol_adec: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_adec
     port map (
      ACK_H_reg => ol_adec_n_1,
      ACK_RET_reg_0 => \^sr\(0),
      ACK_RET_reg_1 => ol_tbmm_n_173,
      ACK_RX => ACK_RX,
      ACK_RX_T => ACK_RX_T,
      ACK_TX_RD => ACK_TX_RD,
      ACK_TX_WR => ACK_TX_WR,
      \ADDR_RET_reg[0]_0\ => ol_adec_n_30,
      \ADDR_RET_reg[0]_1\(12 downto 0) => D(12 downto 0),
      \ADDR_RET_reg[10]_0\ => ol_adec_n_31,
      \ADDR_RET_reg[10]_1\(0) => IC_REG_IER_I0,
      \ADDR_RET_reg[11]_0\ => ol_adec_n_17,
      \ADDR_RET_reg[11]_1\ => ol_adec_n_19,
      \ADDR_RET_reg[11]_2\ => \ADDR_RET_reg[11]\,
      \ADDR_RET_reg[11]_3\(0) => \GEN_FIFO_CNTL.rxmsg_fifo_cntl/RD_INDEX0\,
      \ADDR_RET_reg[12]_0\ => \^addr_ret_reg[12]\,
      \ADDR_RET_reg[12]_1\ => ol_adec_n_49,
      \ADDR_RET_reg[12]_2\ => ol_adec_n_50,
      \ADDR_RET_reg[12]_3\ => ol_adec_n_52,
      \ADDR_RET_reg[12]_4\(0) => IC_REG_IECRS_I0,
      \ADDR_RET_reg[12]_5\ => ol_adec_n_55,
      \ADDR_RET_reg[4]_0\ => ol_adec_n_24,
      \ADDR_RET_reg[7]_0\ => ol_adec_n_16,
      \ADDR_RET_reg[7]_1\ => \ADDR_RET_reg[7]\,
      \ADDR_RET_reg[7]_2\(0) => IC_REG_IETRS_I0,
      \ADDR_RET_reg[7]_3\ => \ADDR_RET_reg[7]_0\,
      \ADDR_RET_reg[7]_4\ => \ADDR_RET_reg[7]_1\,
      \ADDR_RET_reg[7]_5\(0) => IC_REG_F_BRPR_I0,
      \ADDR_RET_reg[7]_6\ => ol_adec_n_45,
      \ADDR_RET_reg[7]_7\ => ol_adec_n_48,
      \ADDR_RET_reg[8]_0\ => ol_adec_n_18,
      \ADDR_RET_reg[8]_1\ => ol_adec_n_46,
      \ADDR_RET_reg[8]_2\ => ol_adec_n_47,
      \ADDR_RET_reg[8]_3\ => ol_adec_n_51,
      \ADDR_RET_reg[8]_4\(0) => IC_REG_AFR_I0,
      \ADDR_RET_reg[9]_0\ => \ADDR_RET_reg[9]\,
      \ADDR_RET_reg[9]_1\ => ol_adec_n_20,
      Bus2IP_CS => Bus2IP_CS,
      Bus2IP_RNW => Bus2IP_RNW,
      CS_H0 => CS_H0,
      CS_H00_out => CS_H00_out,
      CS_H_D1 => \ol_tac_rd/CS_H_D1\,
      CS_H_D1_3 => \ol_tac_wr/CS_H_D1\,
      CS_H_D1_4 => \ol_tac_nf/CS_H_D1\,
      CS_H_D1_5 => \ol_tac/CS_H_D1\,
      CS_H_INTERNAL => \ol_tac_rd/CS_H_INTERNAL\,
      CS_H_INTERNAL_0 => \ol_tac_wr/CS_H_INTERNAL\,
      CS_H_INTERNAL_1 => \ol_tac_nf/CS_H_INTERNAL\,
      CS_H_INTERNAL_2 => \ol_tac/CS_H_INTERNAL\,
      CS_RX => CS_RX,
      CS_RX_T => CS_RX_T,
      D(0) => RD_DATA(8),
      E(0) => IC_REG_MSR_LBACK_I0,
      E_DATA_ACK => E_DATA_ACK,
      IC_IPIC_COUNTER_I(1 downto 0) => IC_IPIC_COUNTER_I(1 downto 0),
      \IC_IPIC_COUNTER_I_reg[0]\ => ol_adec_n_23,
      IC_IPSIG_WRITE_I0 => IC_IPSIG_WRITE_I0,
      IC_IPSIG_WRITE_I_reg(0) => IC_REG_BRPR_I0,
      IC_IPSIG_WRITE_I_reg_0(0) => \tx_event_fifo_cntl/RD_INDEX0\,
      IC_REG_ESR_CRCER_I => \^ic_reg_esr_crcer_i\,
      IC_REG_ESR_FMER_I => \^ic_reg_esr_fmer_i\,
      IC_REG_ESR_F_BERR_I => \^ic_reg_esr_f_berr_i\,
      IC_REG_ESR_F_STER_I => \^ic_reg_esr_f_ster_i\,
      IC_REG_MSR_DAR => \^ic_reg_msr_dar\,
      IC_REG_MSR_LBACK => \^ic_reg_msr_lback\,
      IC_REG_MSR_SLEEP_I077_out => IC_REG_MSR_SLEEP_I077_out,
      IC_REG_SRR_CEN_I_reg(0) => \tx_event_fifo_cntl/IC_REG_WMR_I20\,
      IC_REG_SRR_CEN_I_reg_0(0) => IC_REG_N_BTR_TS1_I0,
      IC_REG_SRR_CEN_I_reg_1(0) => IC_REG_F_BTR_TS1_I0,
      IC_REG_SRR_CEN_I_reg_2(0) => \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/IC_REG_WMR_I20\,
      IC_REG_SRR_SRST => \^ic_reg_srr_srst\,
      IC_REG_SR_BBSY_I => IC_REG_SR_BBSY_I,
      IC_REG_SR_ERRWRN_I => IC_REG_SR_ERRWRN_I,
      IC_REG_SR_LBACK_I => IC_REG_SR_LBACK_I,
      IC_REG_SR_RSTST_I => IC_REG_SR_RSTST_I,
      IC_REG_TCR_I(29) => IC_REG_TCR_I(1),
      IC_REG_TCR_I(28) => IC_REG_TCR_I(2),
      IC_REG_TCR_I(27) => IC_REG_TCR_I(3),
      IC_REG_TCR_I(26) => IC_REG_TCR_I(4),
      IC_REG_TCR_I(25) => IC_REG_TCR_I(5),
      IC_REG_TCR_I(24) => IC_REG_TCR_I(6),
      IC_REG_TCR_I(23) => IC_REG_TCR_I(7),
      IC_REG_TCR_I(22) => IC_REG_TCR_I(8),
      IC_REG_TCR_I(21) => IC_REG_TCR_I(9),
      IC_REG_TCR_I(20) => IC_REG_TCR_I(10),
      IC_REG_TCR_I(19) => IC_REG_TCR_I(11),
      IC_REG_TCR_I(18) => IC_REG_TCR_I(12),
      IC_REG_TCR_I(17) => IC_REG_TCR_I(13),
      IC_REG_TCR_I(16) => IC_REG_TCR_I(14),
      IC_REG_TCR_I(15) => IC_REG_TCR_I(15),
      IC_REG_TCR_I(14) => IC_REG_TCR_I(16),
      IC_REG_TCR_I(13) => IC_REG_TCR_I(17),
      IC_REG_TCR_I(12) => IC_REG_TCR_I(19),
      IC_REG_TCR_I(11) => IC_REG_TCR_I(20),
      IC_REG_TCR_I(10) => IC_REG_TCR_I(21),
      IC_REG_TCR_I(9) => IC_REG_TCR_I(22),
      IC_REG_TCR_I(8) => IC_REG_TCR_I(23),
      IC_REG_TCR_I(7) => IC_REG_TCR_I(24),
      IC_REG_TCR_I(6) => IC_REG_TCR_I(25),
      IC_REG_TCR_I(5) => IC_REG_TCR_I(26),
      IC_REG_TCR_I(4) => IC_REG_TCR_I(27),
      IC_REG_TCR_I(3) => IC_REG_TCR_I(28),
      IC_REG_TCR_I(2) => IC_REG_TCR_I(29),
      IC_REG_TCR_I(1) => IC_REG_TCR_I(30),
      IC_REG_TCR_I(0) => IC_REG_TCR_I(31),
      IC_REG_TRR_I(30) => IC_REG_TRR_I(0),
      IC_REG_TRR_I(29) => IC_REG_TRR_I(1),
      IC_REG_TRR_I(28) => IC_REG_TRR_I(2),
      IC_REG_TRR_I(27) => IC_REG_TRR_I(3),
      IC_REG_TRR_I(26) => IC_REG_TRR_I(4),
      IC_REG_TRR_I(25) => IC_REG_TRR_I(5),
      IC_REG_TRR_I(24) => IC_REG_TRR_I(6),
      IC_REG_TRR_I(23) => IC_REG_TRR_I(7),
      IC_REG_TRR_I(22) => IC_REG_TRR_I(8),
      IC_REG_TRR_I(21) => IC_REG_TRR_I(9),
      IC_REG_TRR_I(20) => IC_REG_TRR_I(10),
      IC_REG_TRR_I(19) => IC_REG_TRR_I(11),
      IC_REG_TRR_I(18) => IC_REG_TRR_I(12),
      IC_REG_TRR_I(17) => IC_REG_TRR_I(13),
      IC_REG_TRR_I(16) => IC_REG_TRR_I(14),
      IC_REG_TRR_I(15) => IC_REG_TRR_I(15),
      IC_REG_TRR_I(14) => IC_REG_TRR_I(16),
      IC_REG_TRR_I(13) => IC_REG_TRR_I(17),
      IC_REG_TRR_I(12) => IC_REG_TRR_I(18),
      IC_REG_TRR_I(11) => IC_REG_TRR_I(19),
      IC_REG_TRR_I(10) => IC_REG_TRR_I(20),
      IC_REG_TRR_I(9) => IC_REG_TRR_I(21),
      IC_REG_TRR_I(8) => IC_REG_TRR_I(22),
      IC_REG_TRR_I(7) => IC_REG_TRR_I(23),
      IC_REG_TRR_I(6) => IC_REG_TRR_I(24),
      IC_REG_TRR_I(5) => IC_REG_TRR_I(25),
      IC_REG_TRR_I(4) => IC_REG_TRR_I(26),
      IC_REG_TRR_I(3) => IC_REG_TRR_I(27),
      IC_REG_TRR_I(2) => IC_REG_TRR_I(28),
      IC_REG_TRR_I(1) => IC_REG_TRR_I(29),
      IC_REG_TRR_I(0) => IC_REG_TRR_I(30),
      \IC_REG_WMR_I2_reg[0]\ => \^ic_ipsig_write_i\,
      \IC_REG_WMR_I2_reg[0]_0\ => \^ic_reg_srr_cen_i\,
      Q(10 downto 0) => \^addr_ret_reg[2]\(10 downto 0),
      \RD_DATA_RET[0]_i_6_0\(13 downto 12) => p_11_in(31 downto 30),
      \RD_DATA_RET[0]_i_6_0\(11 downto 3) => p_11_in(28 downto 20),
      \RD_DATA_RET[0]_i_6_0\(2 downto 0) => p_11_in(18 downto 16),
      \RD_DATA_RET[11]_i_4_0\(4 downto 0) => \^ic_reg_rxfp_i2_reg[0]\(4 downto 0),
      \RD_DATA_RET[15]_i_3_0\(14 downto 0) => \^ic_reg_f_brpr_i_reg[15]\(14 downto 0),
      \RD_DATA_RET[17]_i_3_0\ => ic_n_187,
      \RD_DATA_RET[17]_i_3_1\(5) => IC_REG_FSR_I(2),
      \RD_DATA_RET[17]_i_3_1\(4) => IC_REG_FSR_I(4),
      \RD_DATA_RET[17]_i_3_1\(3) => IC_REG_FSR_I(5),
      \RD_DATA_RET[17]_i_3_1\(2) => IC_REG_FSR_I(6),
      \RD_DATA_RET[17]_i_3_1\(1) => IC_REG_FSR_I(7),
      \RD_DATA_RET[17]_i_3_1\(0) => IC_REG_FSR_I(8),
      \RD_DATA_RET[19]_i_3_0\(4) => IC_REG_WMR_I_F1(1),
      \RD_DATA_RET[19]_i_3_0\(3) => IC_REG_WMR_I_F1(2),
      \RD_DATA_RET[19]_i_3_0\(2) => IC_REG_WMR_I_F1(3),
      \RD_DATA_RET[19]_i_3_0\(1) => IC_REG_WMR_I_F1(4),
      \RD_DATA_RET[19]_i_3_0\(0) => IC_REG_WMR_I_F1(5),
      \RD_DATA_RET[19]_i_6_0\(4 downto 0) => \^ic_reg_n_btr_ts2_i_reg[0]\(4 downto 0),
      \RD_DATA_RET[19]_i_6_1\(4) => IC_REG_FSR_I_TXE(4),
      \RD_DATA_RET[19]_i_6_1\(3) => IC_REG_FSR_I_TXE(5),
      \RD_DATA_RET[19]_i_6_1\(2) => IC_REG_FSR_I_TXE(6),
      \RD_DATA_RET[19]_i_6_1\(1) => IC_REG_FSR_I_TXE(7),
      \RD_DATA_RET[19]_i_6_1\(0) => IC_REG_FSR_I_TXE(8),
      \RD_DATA_RET[1]_i_5_0\(28) => IETRS(30),
      \RD_DATA_RET[1]_i_5_0\(27 downto 13) => IETRS(28 downto 14),
      \RD_DATA_RET[1]_i_5_0\(12 downto 0) => IETRS(12 downto 0),
      \RD_DATA_RET[1]_i_5_1\(6) => IC_REG_FSR_I_F1(2),
      \RD_DATA_RET[1]_i_5_1\(5) => IC_REG_FSR_I_F1(3),
      \RD_DATA_RET[1]_i_5_1\(4) => IC_REG_FSR_I_F1(4),
      \RD_DATA_RET[1]_i_5_1\(3) => IC_REG_FSR_I_F1(5),
      \RD_DATA_RET[1]_i_5_1\(2) => IC_REG_FSR_I_F1(6),
      \RD_DATA_RET[1]_i_5_1\(1) => IC_REG_FSR_I_F1(7),
      \RD_DATA_RET[1]_i_5_1\(0) => IC_REG_FSR_I_F1(8),
      \RD_DATA_RET[20]_i_4_0\(3 downto 0) => \^ic_reg_f_btr_ts2_i_reg[0]\(3 downto 0),
      \RD_DATA_RET[24]_i_6_0\(0) => IC_REG_SR_ESTAT_I(0),
      \RD_DATA_RET[26]_i_9_0\(5) => \IC_REG_FSR_I__0\(11),
      \RD_DATA_RET[26]_i_9_0\(4) => \IC_REG_FSR_I__0\(12),
      \RD_DATA_RET[26]_i_9_0\(3) => \IC_REG_FSR_I__0\(13),
      \RD_DATA_RET[26]_i_9_0\(2) => \IC_REG_FSR_I__0\(14),
      \RD_DATA_RET[26]_i_9_0\(1) => \IC_REG_FSR_I__0\(15),
      \RD_DATA_RET[26]_i_9_0\(0) => \IC_REG_FSR_I__0\(16),
      \RD_DATA_RET[27]_i_10_0\(3) => \IC_REG_FSR_I_TXE__0\(12),
      \RD_DATA_RET[27]_i_10_0\(2) => \IC_REG_FSR_I_TXE__0\(13),
      \RD_DATA_RET[27]_i_10_0\(1) => \IC_REG_FSR_I_TXE__0\(14),
      \RD_DATA_RET[27]_i_10_0\(0) => \IC_REG_FSR_I_TXE__0\(15),
      \RD_DATA_RET[27]_i_4_0\(4 downto 0) => \^ic_reg_f_btr_ts1_i_reg[0]\(4 downto 0),
      \RD_DATA_RET[9]_i_3_0\(6 downto 0) => \^ic_reg_n_btr_sjw_i_reg[0]\(6 downto 0),
      \RD_DATA_RET_reg[0]_0\(31 downto 0) => \RD_DATA_RET_reg[0]\(31 downto 0),
      \RD_DATA_RET_reg[0]_1\ => ol_tbmm_n_158,
      \RD_DATA_RET_reg[0]_2\ => ic_n_94,
      \RD_DATA_RET_reg[0]_3\(13) => p_0_in,
      \RD_DATA_RET_reg[0]_3\(12) => p_1_in,
      \RD_DATA_RET_reg[0]_3\(11) => p_2_in,
      \RD_DATA_RET_reg[0]_3\(10) => \p_3_in__0\,
      \RD_DATA_RET_reg[0]_3\(9) => p_4_in,
      \RD_DATA_RET_reg[0]_3\(8) => p_5_in,
      \RD_DATA_RET_reg[0]_3\(7) => p_6_in,
      \RD_DATA_RET_reg[0]_3\(6) => p_7_in,
      \RD_DATA_RET_reg[0]_3\(5) => p_8_in,
      \RD_DATA_RET_reg[0]_3\(4) => p_9_in,
      \RD_DATA_RET_reg[0]_3\(3) => \p_13_in__0\,
      \RD_DATA_RET_reg[0]_3\(2) => \p_14_in__0\,
      \RD_DATA_RET_reg[0]_3\(1) => p_18_in,
      \RD_DATA_RET_reg[0]_3\(0) => ic_n_255,
      \RD_DATA_RET_reg[10]_0\(5) => \IC_REG_FSR_I_F1__0\(11),
      \RD_DATA_RET_reg[10]_0\(4) => \IC_REG_FSR_I_F1__0\(12),
      \RD_DATA_RET_reg[10]_0\(3) => \IC_REG_FSR_I_F1__0\(13),
      \RD_DATA_RET_reg[10]_0\(2) => \IC_REG_FSR_I_F1__0\(14),
      \RD_DATA_RET_reg[10]_0\(1) => \IC_REG_FSR_I_F1__0\(15),
      \RD_DATA_RET_reg[10]_0\(0) => \IC_REG_FSR_I_F1__0\(16),
      \RD_DATA_RET_reg[10]_1\ => ol_rbmm_n_96,
      \RD_DATA_RET_reg[11]_0\ => ol_rbmm_n_95,
      \RD_DATA_RET_reg[12]_0\ => ol_rbmm_n_94,
      \RD_DATA_RET_reg[12]_1\ => ic_n_217,
      \RD_DATA_RET_reg[12]_2\(3 downto 0) => \^ic_reg_f_btr_sjw_i_reg[0]\(3 downto 0),
      \RD_DATA_RET_reg[13]_0\ => ol_rbmm_n_93,
      \RD_DATA_RET_reg[14]_0\ => ol_rbmm_n_92,
      \RD_DATA_RET_reg[15]_0\ => ol_rbmm_n_91,
      \RD_DATA_RET_reg[15]_1\ => ol_tbmm_n_52,
      \RD_DATA_RET_reg[16]_0\(13) => IC_REG_ECR_I(0),
      \RD_DATA_RET_reg[16]_0\(12) => IC_REG_ECR_I(1),
      \RD_DATA_RET_reg[16]_0\(11) => IC_REG_ECR_I(2),
      \RD_DATA_RET_reg[16]_0\(10) => IC_REG_ECR_I(4),
      \RD_DATA_RET_reg[16]_0\(9) => IC_REG_ECR_I(6),
      \RD_DATA_RET_reg[16]_0\(8) => IC_REG_ECR_I(7),
      \RD_DATA_RET_reg[16]_0\(7) => IC_REG_ECR_I(8),
      \RD_DATA_RET_reg[16]_0\(6) => IC_REG_ECR_I(9),
      \RD_DATA_RET_reg[16]_0\(5) => IC_REG_ECR_I(10),
      \RD_DATA_RET_reg[16]_0\(4) => IC_REG_ECR_I(11),
      \RD_DATA_RET_reg[16]_0\(3) => IC_REG_ECR_I(12),
      \RD_DATA_RET_reg[16]_0\(2) => IC_REG_ECR_I(13),
      \RD_DATA_RET_reg[16]_0\(1) => IC_REG_ECR_I(14),
      \RD_DATA_RET_reg[16]_0\(0) => IC_REG_ECR_I(15),
      \RD_DATA_RET_reg[16]_1\ => ol_tbmm_n_159,
      \RD_DATA_RET_reg[16]_2\(7) => ic_n_270,
      \RD_DATA_RET_reg[16]_2\(6) => ic_n_271,
      \RD_DATA_RET_reg[16]_2\(5) => ic_n_272,
      \RD_DATA_RET_reg[16]_2\(4) => ic_n_273,
      \RD_DATA_RET_reg[16]_2\(3) => ic_n_274,
      \RD_DATA_RET_reg[16]_2\(2 downto 0) => \^ic_reg_iff_en_i_reg[5]\(2 downto 0),
      \RD_DATA_RET_reg[17]_0\ => ol_tbmm_n_160,
      \RD_DATA_RET_reg[18]_0\ => ol_tbmm_n_161,
      \RD_DATA_RET_reg[18]_1\ => ol_rbmm_n_85,
      \RD_DATA_RET_reg[18]_2\ => ic_n_195,
      \RD_DATA_RET_reg[19]_0\ => ol_rbmm_n_84,
      \RD_DATA_RET_reg[19]_1\ => \^ic_reg_sr_snoop_i_reg\,
      \RD_DATA_RET_reg[1]_0\(13 downto 7) => \RD_DATA_S_D1_reg[0]\(30 downto 24),
      \RD_DATA_RET_reg[1]_0\(6 downto 0) => \RD_DATA_S_D1_reg[0]\(22 downto 16),
      \RD_DATA_RET_reg[1]_1\ => ol_rbmm_n_105,
      \RD_DATA_RET_reg[1]_2\ => ic_n_93,
      \RD_DATA_RET_reg[1]_3\(27) => IC_REG_AFR(1),
      \RD_DATA_RET_reg[1]_3\(26) => IC_REG_AFR(2),
      \RD_DATA_RET_reg[1]_3\(25) => IC_REG_AFR(3),
      \RD_DATA_RET_reg[1]_3\(24) => IC_REG_AFR(4),
      \RD_DATA_RET_reg[1]_3\(23) => IC_REG_AFR(5),
      \RD_DATA_RET_reg[1]_3\(22) => IC_REG_AFR(6),
      \RD_DATA_RET_reg[1]_3\(21) => IC_REG_AFR(7),
      \RD_DATA_RET_reg[1]_3\(20) => IC_REG_AFR(8),
      \RD_DATA_RET_reg[1]_3\(19) => IC_REG_AFR(9),
      \RD_DATA_RET_reg[1]_3\(18) => IC_REG_AFR(10),
      \RD_DATA_RET_reg[1]_3\(17) => IC_REG_AFR(11),
      \RD_DATA_RET_reg[1]_3\(16) => IC_REG_AFR(13),
      \RD_DATA_RET_reg[1]_3\(15) => IC_REG_AFR(14),
      \RD_DATA_RET_reg[1]_3\(14) => IC_REG_AFR(15),
      \RD_DATA_RET_reg[1]_3\(13) => IC_REG_AFR(16),
      \RD_DATA_RET_reg[1]_3\(12) => IC_REG_AFR(19),
      \RD_DATA_RET_reg[1]_3\(11) => IC_REG_AFR(20),
      \RD_DATA_RET_reg[1]_3\(10) => IC_REG_AFR(21),
      \RD_DATA_RET_reg[1]_3\(9) => IC_REG_AFR(22),
      \RD_DATA_RET_reg[1]_3\(8) => IC_REG_AFR(23),
      \RD_DATA_RET_reg[1]_3\(7) => IC_REG_AFR(24),
      \RD_DATA_RET_reg[1]_3\(6) => IC_REG_AFR(25),
      \RD_DATA_RET_reg[1]_3\(5) => IC_REG_AFR(26),
      \RD_DATA_RET_reg[1]_3\(4) => IC_REG_AFR(27),
      \RD_DATA_RET_reg[1]_3\(3) => IC_REG_AFR(28),
      \RD_DATA_RET_reg[1]_3\(2) => IC_REG_AFR(29),
      \RD_DATA_RET_reg[1]_3\(1) => IC_REG_AFR(30),
      \RD_DATA_RET_reg[1]_3\(0) => IC_REG_AFR(31),
      \RD_DATA_RET_reg[1]_4\(26) => IETCS(30),
      \RD_DATA_RET_reg[1]_4\(25 downto 17) => IETCS(28 downto 20),
      \RD_DATA_RET_reg[1]_4\(16 downto 13) => IETCS(18 downto 15),
      \RD_DATA_RET_reg[1]_4\(12 downto 0) => IETCS(12 downto 0),
      \RD_DATA_RET_reg[20]_0\ => ol_tbmm_n_162,
      \RD_DATA_RET_reg[21]_0\ => ol_rbmm_n_83,
      \RD_DATA_RET_reg[22]_0\ => ol_tbmm_n_163,
      \RD_DATA_RET_reg[22]_1\ => ic_n_196,
      \RD_DATA_RET_reg[23]_0\ => ol_tbmm_n_164,
      \RD_DATA_RET_reg[23]_1\ => ic_n_197,
      \RD_DATA_RET_reg[24]_0\(7 downto 0) => \^ic_reg_brpr_i_reg[0]\(7 downto 0),
      \RD_DATA_RET_reg[24]_1\ => ol_tbmm_n_165,
      \RD_DATA_RET_reg[24]_2\(7 downto 0) => \^ic_reg_n_btr_ts1_i_reg[0]\(7 downto 0),
      \RD_DATA_RET_reg[25]_0\ => ol_tbmm_n_166,
      \RD_DATA_RET_reg[26]_0\ => ol_tbmm_n_167,
      \RD_DATA_RET_reg[26]_1\ => \^ic_reg_msr_dpee_i_reg\,
      \RD_DATA_RET_reg[26]_2\(5) => IC_REG_WMR_I(0),
      \RD_DATA_RET_reg[26]_2\(4) => IC_REG_WMR_I(1),
      \RD_DATA_RET_reg[26]_2\(3) => IC_REG_WMR_I(2),
      \RD_DATA_RET_reg[26]_2\(2) => IC_REG_WMR_I(3),
      \RD_DATA_RET_reg[26]_2\(1) => IC_REG_WMR_I(4),
      \RD_DATA_RET_reg[26]_2\(0) => IC_REG_WMR_I(5),
      \RD_DATA_RET_reg[27]_0\(4) => IC_REG_WMR_I_TXE(1),
      \RD_DATA_RET_reg[27]_0\(3) => IC_REG_WMR_I_TXE(2),
      \RD_DATA_RET_reg[27]_0\(2) => IC_REG_WMR_I_TXE(3),
      \RD_DATA_RET_reg[27]_0\(1) => IC_REG_WMR_I_TXE(4),
      \RD_DATA_RET_reg[27]_0\(0) => IC_REG_WMR_I_TXE(5),
      \RD_DATA_RET_reg[27]_1\ => ol_tbmm_n_168,
      \RD_DATA_RET_reg[27]_2\ => ic_n_199,
      \RD_DATA_RET_reg[28]_0\ => \^ic_reg_msr_brsd_i_reg\,
      \RD_DATA_RET_reg[28]_1\ => ol_tbmm_n_169,
      \RD_DATA_RET_reg[28]_2\ => ic_n_200,
      \RD_DATA_RET_reg[29]_0\ => ol_tbmm_n_170,
      \RD_DATA_RET_reg[29]_1\ => ic_n_201,
      \RD_DATA_RET_reg[2]_0\ => ol_rbmm_n_104,
      \RD_DATA_RET_reg[2]_1\ => ic_n_202,
      \RD_DATA_RET_reg[30]_0\ => ol_tbmm_n_171,
      \RD_DATA_RET_reg[31]_0\ => ol_tbmm_n_172,
      \RD_DATA_RET_reg[31]_1\ => ol_tbmm_n_174,
      \RD_DATA_RET_reg[3]_0\ => ol_rbmm_n_103,
      \RD_DATA_RET_reg[4]_0\ => ol_rbmm_n_102,
      \RD_DATA_RET_reg[5]_0\ => ol_rbmm_n_101,
      \RD_DATA_RET_reg[6]_0\ => ol_rbmm_n_100,
      \RD_DATA_RET_reg[7]_0\ => ol_rbmm_n_99,
      \RD_DATA_RET_reg[9]_0\ => ol_rbmm_n_97,
      \RD_DATA_RET_reg[9]_1\(6 downto 0) => IC_REG_SR_TDCV_I(6 downto 0),
      \RD_INDEX_reg[5]\ => ol_tbmm_n_190,
      \RD_INDEX_reg[6]\ => ol_rbmm_n_129,
      \RX_FIFO_AFR.IC_REG_AFR_I_reg[8]\ => ol_adec_n_32,
      TRR_REG_WRITE_PULSE0 => \ol_txreg/TRR_REG_WRITE_PULSE0\,
      p_13_in(13 downto 4) => \^p_13_in\(18 downto 9),
      p_13_in(3 downto 2) => \^p_13_in\(6 downto 5),
      p_13_in(1 downto 0) => \^p_13_in\(1 downto 0),
      p_14_in(0) => \^p_14_in\(1),
      p_3_in(3 downto 2) => p_3_in(7 downto 6),
      p_3_in(1) => p_3_in(2),
      p_3_in(0) => p_3_in(0),
      pr1_rd_req0 => \ol_tac_rd/pr1_rd_req0\,
      pr1_rd_req_reg => ol_rbmm_n_106,
      s_axi_aclk => s_axi_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_wdata(1) => s_axi_wdata(23),
      s_axi_wdata(0) => s_axi_wdata(7),
      s_axi_wready => s_axi_wready
    );
ol_rbmm: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_rbmm
     port map (
      ACF_VAL_I => ACF_VAL_I,
      ACK_H_reg => ol_rbmm_n_91,
      ACK_H_reg_0 => ol_rbmm_n_92,
      ACK_H_reg_1 => ol_rbmm_n_93,
      ACK_H_reg_10 => ol_rbmm_n_102,
      ACK_H_reg_11 => ol_rbmm_n_103,
      ACK_H_reg_12 => ol_rbmm_n_104,
      ACK_H_reg_13 => ol_rbmm_n_105,
      ACK_H_reg_14 => \^sr\(0),
      ACK_H_reg_2 => ol_rbmm_n_94,
      ACK_H_reg_3 => ol_rbmm_n_95,
      ACK_H_reg_4 => ol_rbmm_n_96,
      ACK_H_reg_5 => ol_rbmm_n_97,
      ACK_H_reg_6 => ol_rbmm_n_98,
      ACK_H_reg_7 => ol_rbmm_n_99,
      ACK_H_reg_8 => ol_rbmm_n_100,
      ACK_H_reg_9 => ol_rbmm_n_101,
      ACK_RX => ACK_RX,
      ACK_RX_T => ACK_RX_T,
      CS_H_D1 => \ol_tac/CS_H_D1\,
      CS_H_D1_1 => \ol_tac_nf/CS_H_D1\,
      CS_H_INTERNAL => \ol_tac/CS_H_INTERNAL\,
      CS_H_INTERNAL_3 => \ol_tac_nf/CS_H_INTERNAL\,
      CS_RX => CS_RX,
      CS_RX_T => CS_RX_T,
      D(0) => ADDR_S_SIG_IMM(12),
      E(0) => \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/IC_REG_WMR_I20\,
      \FILL_LEVEL_reg[5]\ => ol_rbmm_n_129,
      \FILL_LEVEL_reg[5]_0\(0) => olglue_n_25,
      \FILL_LEVEL_reg[5]_1\(0) => olglue_n_26,
      \FILL_LEVEL_reg[6]\(6) => IC_REG_FSR_I_F1(2),
      \FILL_LEVEL_reg[6]\(5) => IC_REG_FSR_I_F1(3),
      \FILL_LEVEL_reg[6]\(4) => IC_REG_FSR_I_F1(4),
      \FILL_LEVEL_reg[6]\(3) => IC_REG_FSR_I_F1(5),
      \FILL_LEVEL_reg[6]\(2) => IC_REG_FSR_I_F1(6),
      \FILL_LEVEL_reg[6]\(1) => IC_REG_FSR_I_F1(7),
      \FILL_LEVEL_reg[6]\(0) => IC_REG_FSR_I_F1(8),
      \FILTER_ID_DATA_reg[0]\(31 downto 0) => \RD_DATA_S_D1_reg[0]\(31 downto 0),
      \FSM_sequential_imm_cs_reg[0]\ => ol_rbmm_n_51,
      \FSM_sequential_imm_cs_reg[0]_0\ => imm_cs(0),
      \FSM_sequential_imm_cs_reg[0]_1\ => ol_rbmm_n_111,
      \FSM_sequential_imm_cs_reg[0]_2\ => ic_n_237,
      \FSM_sequential_imm_cs_reg[1]\ => ol_rbmm_n_50,
      \FSM_sequential_imm_cs_reg[1]_0\ => imm_cs(1),
      \FSM_sequential_imm_cs_reg[1]_1\ => ol_rbmm_n_66,
      \FSM_sequential_imm_cs_reg[1]_2\ => ol_rbmm_n_106,
      \FSM_sequential_imm_cs_reg[1]_3\ => ol_rbmm_n_110,
      \FSM_sequential_imm_cs_reg[1]_4\ => ol_rbmm_n_112,
      \FSM_sequential_imm_cs_reg[1]_5\ => ol_rbmm_n_113,
      \FSM_sequential_imm_cs_reg[1]_6\ => olglue_n_23,
      \IC_REG_N_BTR_TS2_I_reg[1]\ => ol_rbmm_n_85,
      \IC_REG_RXFP_I2_reg[0]\(4 downto 0) => \^ic_reg_rxfp_i2_reg[0]\(4 downto 0),
      \IC_REG_WMR_I2_reg[0]\(5) => IC_REG_WMR_I(0),
      \IC_REG_WMR_I2_reg[0]\(4) => IC_REG_WMR_I(1),
      \IC_REG_WMR_I2_reg[0]\(3) => IC_REG_WMR_I(2),
      \IC_REG_WMR_I2_reg[0]\(2) => IC_REG_WMR_I(3),
      \IC_REG_WMR_I2_reg[0]\(1) => IC_REG_WMR_I(4),
      \IC_REG_WMR_I2_reg[0]\(0) => IC_REG_WMR_I(5),
      \IC_REG_WMR_I2_reg[1]\(4) => IC_REG_WMR_I_F1(1),
      \IC_REG_WMR_I2_reg[1]\(3) => IC_REG_WMR_I_F1(2),
      \IC_REG_WMR_I2_reg[1]\(2) => IC_REG_WMR_I_F1(3),
      \IC_REG_WMR_I2_reg[1]\(1) => IC_REG_WMR_I_F1(4),
      \IC_REG_WMR_I2_reg[1]\(0) => IC_REG_WMR_I_F1(5),
      ID_MATCH_EN_D2_reg => ID_MATCH_EN_D2,
      ID_MATCH_EN_OL => ID_MATCH_EN_OL,
      \MATCHED_FILTER_INDEX_reg[0]\ => \^ack_s_sig_imm\,
      \MATCHED_FILTER_INDEX_reg[4]\(4 downto 0) => \MATCHED_FILTER_INDEX_reg[4]\(4 downto 0),
      \MATCH_RESULT_1_D11__21\ => \MATCH_RESULT_1_D11__21\,
      MATCH_RESULT_FS2_D1 => MATCH_RESULT_FS2_D1,
      MATCH_RESULT_SIG_reg => MATCH_RESULT_SIG_reg,
      MATCH_RESULT_SIG_reg_0 => MATCH_RESULT_SIG_reg_0,
      MATCH_RESULT_TO_BSP0 => MATCH_RESULT_TO_BSP0,
      MATCH_RUNNING_SIG_reg => MATCH_RUNNING_SIG_reg,
      MATCH_RUNNING_SIG_reg_0 => MATCH_RUNNING_SIG_reg_0,
      Q(5) => IC_REG_FSR_I(2),
      Q(4) => IC_REG_FSR_I(4),
      Q(3) => IC_REG_FSR_I(5),
      Q(2) => IC_REG_FSR_I(6),
      Q(1) => IC_REG_FSR_I(7),
      Q(0) => IC_REG_FSR_I(8),
      \RD_DATA_RET[18]_i_2\(0) => \^ic_reg_n_btr_ts2_i_reg[0]\(5),
      \RD_DATA_RET[18]_i_2_0\(0) => IC_REG_FSR_I_TXE(3),
      \RD_DATA_RET[18]_i_2_1\ => ol_adec_n_52,
      \RD_DATA_RET[18]_i_2_2\ => ol_adec_n_51,
      \RD_DATA_RET_reg[19]\(1) => IC_REG_ECR_I(3),
      \RD_DATA_RET_reg[19]\(0) => IC_REG_ECR_I(5),
      \RD_DATA_RET_reg[1]\(16 downto 2) => \RD_DATA_RET_reg[0]_0\(30 downto 16),
      \RD_DATA_RET_reg[1]\(1) => \RD_DATA_RET_reg[0]_0\(12),
      \RD_DATA_RET_reg[1]\(0) => \RD_DATA_RET_reg[0]_0\(10),
      \RD_DATA_RET_reg[21]\ => ol_tbmm_n_52,
      \RD_DATA_RET_reg[21]_0\ => ol_adec_n_31,
      \RD_DATA_RET_reg[3]\ => ol_adec_n_1,
      \RD_INDEX_reg[1]\(5) => \IC_REG_FSR_I__0\(11),
      \RD_INDEX_reg[1]\(4) => \IC_REG_FSR_I__0\(12),
      \RD_INDEX_reg[1]\(3) => \IC_REG_FSR_I__0\(13),
      \RD_INDEX_reg[1]\(2) => \IC_REG_FSR_I__0\(14),
      \RD_INDEX_reg[1]\(1) => \IC_REG_FSR_I__0\(15),
      \RD_INDEX_reg[1]\(0) => \IC_REG_FSR_I__0\(16),
      \RD_INDEX_reg[1]_0\(5) => \IC_REG_FSR_I_F1__0\(11),
      \RD_INDEX_reg[1]_0\(4) => \IC_REG_FSR_I_F1__0\(12),
      \RD_INDEX_reg[1]_0\(3) => \IC_REG_FSR_I_F1__0\(13),
      \RD_INDEX_reg[1]_0\(2) => \IC_REG_FSR_I_F1__0\(14),
      \RD_INDEX_reg[1]_0\(1) => \IC_REG_FSR_I_F1__0\(15),
      \RD_INDEX_reg[1]_0\(0) => \IC_REG_FSR_I_F1__0\(16),
      \RD_INDEX_reg[6]\ => ol_adec_n_19,
      \RD_INDEX_reg[6]_0\ => ol_adec_n_20,
      \RD_INDEX_reg[6]_1\(0) => \GEN_FIFO_CNTL.rxmsg_fifo_cntl/RD_INDEX0\,
      \RUNNING_FIFO_ID_LOC_reg_reg[1]\(4) => RUNNING_FIFO_ID_LOC_reg(1),
      \RUNNING_FIFO_ID_LOC_reg_reg[1]\(3) => RUNNING_FIFO_ID_LOC_reg(3),
      \RUNNING_FIFO_ID_LOC_reg_reg[1]\(2) => RUNNING_FIFO_ID_LOC_reg(4),
      \RUNNING_FIFO_ID_LOC_reg_reg[1]\(1) => RUNNING_FIFO_ID_LOC_reg(5),
      \RUNNING_FIFO_ID_LOC_reg_reg[1]\(0) => RUNNING_FIFO_ID_LOC_reg(8),
      \RUNNING_FIFO_ID_LOC_reg_reg[6]\ => ol_rbmm_n_44,
      \RUNNING_FIFO_ID_LOC_reg_reg[6]_0\ => ol_rbmm_n_109,
      \RUNNING_FIFO_ID_LOC_reg_reg[7]\ => ol_rbmm_n_108,
      \RUNNING_FIFO_ID_LOC_reg_reg[7]_0\ => ol_rbmm_n_122,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(10) => ol_rbmm_n_135,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(9) => ol_rbmm_n_136,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(8) => ol_rbmm_n_137,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(7) => ol_rbmm_n_138,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(6) => ol_rbmm_n_139,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(5) => ol_rbmm_n_140,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(4) => ol_rbmm_n_141,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(3) => ol_rbmm_n_142,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(2) => ol_rbmm_n_143,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(1) => ol_rbmm_n_144,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(0) => ol_rbmm_n_145,
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(10 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]\(10 downto 0),
      \RXE_DATA_STORED_AT_DLC_reg[0]_1\(10 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(31 downto 21),
      RXE_MSGVAL_EARLY_F0 => RXE_MSGVAL_EARLY_F0,
      RXE_MSGVAL_EARLY_F1 => RXE_MSGVAL_EARLY_F1,
      RXE_RXFIFO_WEN => RXE_RXFIFO_WEN,
      RXE_RXFIFO_WEN_FD1 => RXE_RXFIFO_WEN_FD1,
      RXE_RXFIFO_WEN_FD2 => RXE_RXFIFO_WEN_FD2,
      RXE_RXMSG_VAL_F0 => RXE_RXMSG_VAL_F0,
      RXE_RXMSG_VAL_F1 => RXE_RXMSG_VAL_F1,
      RXF_FULL_AT_MSG_BOUNDARY_reg => RXF_FULL_AT_MSG_BOUNDARY,
      RXF_FULL_AT_MSG_BOUNDARY_reg_0 => RXF_FULL_AT_MSG_BOUNDARY_F1,
      RXF_FULL_AT_MSG_BOUNDARY_reg_1 => olglue_n_15,
      RXF_FULL_AT_MSG_BOUNDARY_reg_2 => olglue_n_13,
      RXF_FULL_AXI => \GEN_FIFO_CNTL.rxmsg_fifo_cntl/RXF_FULL_AXI\,
      RXF_FULL_AXI_0 => \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RXF_FULL_AXI\,
      RXF_FULL_I_reg => OL_RX_FIFO_FULL,
      RXF_FULL_I_reg_0 => OL_RX_FIFO_FULL_F1,
      RXF_FULL_I_reg_1 => RXF_FULL_I_reg_0,
      RXF_FULL_I_reg_2 => RXF_FULL_I_reg_1,
      RXMNF_SET => \^rxmnf_set\,
      RXWM_SET => RXWM_SET,
      RXWM_SET_F1 => RXWM_SET_F1,
      RX_ADDR_M_CC_F1(9 downto 0) => RX_ADDR_M_CC_F1(9 downto 0),
      SR(0) => \^arststages_ff_reg[1]\(0),
      TS_RX_WEN => TS_RX_WEN,
      TS_RX_WEN_F1 => TS_RX_WEN_F1,
      ack_s_gate_toggle_reg => ack_s_gate_toggle,
      ack_s_gate_toggle_reg_0 => ack_s_gate_toggle_reg,
      addr_location_incr_count(0) => \GEN_FIFO_CNTL.rxmsg_fifo_cntl/addr_location_incr_count\(4),
      addr_location_incr_count_2(0) => \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/addr_location_incr_count\(4),
      \addr_location_incr_count_reg[0]\ => addr_location_incr_count_reg_0_sn_1,
      \addr_location_incr_count_reg[1]\ => ol_rbmm_n_6,
      addrb(1) => addrb(9),
      addrb(0) => addrb(7),
      can_clk => can_clk,
      dest_arst => ol_fifo_rst_n,
      doutb(16 downto 2) => doutb(30 downto 16),
      doutb(1) => doutb(12),
      doutb(0) => doutb(10),
      enb => enb,
      \gen_wr_a.gen_word_narrow.mem_reg\ => ol_rbmm_n_83,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => ol_rbmm_n_84,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => ol_tbmm_n_199,
      \gen_wr_a.gen_word_narrow.mem_reg_2\ => ol_tbmm_n_197,
      \gen_wr_a.gen_word_narrow.mem_reg_3\ => ol_tbmm_n_198,
      host_req_reg => host_req_reg,
      \num5_carry__0\(31) => id_for_match_cdc_tig(0),
      \num5_carry__0\(30) => id_for_match_cdc_tig(1),
      \num5_carry__0\(29) => id_for_match_cdc_tig(2),
      \num5_carry__0\(28) => id_for_match_cdc_tig(3),
      \num5_carry__0\(27) => id_for_match_cdc_tig(4),
      \num5_carry__0\(26) => id_for_match_cdc_tig(5),
      \num5_carry__0\(25) => id_for_match_cdc_tig(6),
      \num5_carry__0\(24) => id_for_match_cdc_tig(7),
      \num5_carry__0\(23) => id_for_match_cdc_tig(8),
      \num5_carry__0\(22) => id_for_match_cdc_tig(9),
      \num5_carry__0\(21) => id_for_match_cdc_tig(10),
      \num5_carry__0\(20) => id_for_match_cdc_tig(11),
      \num5_carry__0\(19) => id_for_match_cdc_tig(12),
      \num5_carry__0\(18) => id_for_match_cdc_tig(13),
      \num5_carry__0\(17) => id_for_match_cdc_tig(14),
      \num5_carry__0\(16) => id_for_match_cdc_tig(15),
      \num5_carry__0\(15) => id_for_match_cdc_tig(16),
      \num5_carry__0\(14) => id_for_match_cdc_tig(17),
      \num5_carry__0\(13) => id_for_match_cdc_tig(18),
      \num5_carry__0\(12) => id_for_match_cdc_tig(19),
      \num5_carry__0\(11) => id_for_match_cdc_tig(20),
      \num5_carry__0\(10) => id_for_match_cdc_tig(21),
      \num5_carry__0\(9) => id_for_match_cdc_tig(22),
      \num5_carry__0\(8) => id_for_match_cdc_tig(23),
      \num5_carry__0\(7) => id_for_match_cdc_tig(24),
      \num5_carry__0\(6) => id_for_match_cdc_tig(25),
      \num5_carry__0\(5) => id_for_match_cdc_tig(26),
      \num5_carry__0\(4) => id_for_match_cdc_tig(27),
      \num5_carry__0\(3) => id_for_match_cdc_tig(28),
      \num5_carry__0\(2) => id_for_match_cdc_tig(29),
      \num5_carry__0\(1) => id_for_match_cdc_tig(30),
      \num5_carry__0\(0) => id_for_match_cdc_tig(31),
      \num_reg_reg[4]\(4 downto 0) => \GEN_IMM.ol_imm/num_reg\(4 downto 0),
      \out\ => BSP_IN_EOF_OL,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(16 downto 12) => s_axi_wdata(20 downto 16),
      s_axi_wdata(11 downto 6) => s_axi_wdata(13 downto 8),
      s_axi_wdata(5 downto 0) => s_axi_wdata(5 downto 0),
      \wr_index_i_reg[1]\ => \wr_index_i_reg[1]\,
      \wr_index_i_reg[1]_0\ => \wr_index_i_reg[1]_0\,
      \wr_index_i_reg[6]\(0) => Q(0),
      \wr_index_i_reg[6]_0\(0) => \wr_index_i_reg[6]\(0),
      \wr_index_i_reg[6]_1\(0) => \wr_index_i_reg[6]_0\(0),
      \wr_index_i_reg[6]_2\(0) => \wr_index_i_reg[6]_1\(0),
      \wr_index_id_loc_reg[0]\(9 downto 1) => RX_ADDR_M_CC(12 downto 4),
      \wr_index_id_loc_reg[0]\(0) => RX_ADDR_M_CC(2),
      \wr_index_id_loc_reg[9]\(0) => \GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_id_loc_reg\(9)
    );
ol_tbmm: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbmm
     port map (
      ACK_H_reg => ol_tbmm_n_52,
      ACK_H_reg_0 => ol_tbmm_n_173,
      ACK_RX => ACK_RX,
      ACK_RX_T => ACK_RX_T,
      ACK_S_SIG_IMM => \^ack_s_sig_imm\,
      ACK_TX_RD => ACK_TX_RD,
      ACK_TX_WR => ACK_TX_WR,
      ADDR_M_CC(9 downto 0) => ADDR_M_CC(9 downto 0),
      \ADDR_RET_reg[5]\ => ol_tbmm_n_197,
      BUFFER_LOCKED_D1_reg => \^msg_on_can_bus_axi_d1\,
      CANCEL_CONFIRMED_OL_D1_SIG_reg => CANCEL_CONFIRMED_OL_D1,
      CS_H0 => CS_H0,
      CS_H00_out => CS_H00_out,
      CS_H_D1 => \ol_tac_wr/CS_H_D1\,
      CS_H_D1_0 => \ol_tac_rd/CS_H_D1\,
      CS_H_INTERNAL => \ol_tac_wr/CS_H_INTERNAL\,
      CS_H_INTERNAL_1 => \ol_tac_rd/CS_H_INTERNAL\,
      D(0) => RD_DATA(8),
      E(0) => \tx_event_fifo_cntl/IC_REG_WMR_I20\,
      \FILL_LEVEL_reg[1]\ => ol_tbmm_n_190,
      \FILL_LEVEL_reg[4]\(0) => olglue_n_22,
      \FILL_LEVEL_reg[5]\(5) => IC_REG_FSR_I_TXE(3),
      \FILL_LEVEL_reg[5]\(4) => IC_REG_FSR_I_TXE(4),
      \FILL_LEVEL_reg[5]\(3) => IC_REG_FSR_I_TXE(5),
      \FILL_LEVEL_reg[5]\(2) => IC_REG_FSR_I_TXE(6),
      \FILL_LEVEL_reg[5]\(1) => IC_REG_FSR_I_TXE(7),
      \FILL_LEVEL_reg[5]\(0) => IC_REG_FSR_I_TXE(8),
      IC_REG_ISR_TXCRS_I_i_17(31 downto 0) => IETCS(31 downto 0),
      IC_REG_ISR_TXTRS_I_i_8(31 downto 0) => IETRS(31 downto 0),
      IC_REG_MSR_DAR => \^ic_reg_msr_dar\,
      IC_REG_TCR_I(0 to 31) => IC_REG_TCR_I(0 to 31),
      \IC_REG_WMR_I2_reg[0]\(4) => IC_REG_WMR_I_TXE(1),
      \IC_REG_WMR_I2_reg[0]\(3) => IC_REG_WMR_I_TXE(2),
      \IC_REG_WMR_I2_reg[0]\(2) => IC_REG_WMR_I_TXE(3),
      \IC_REG_WMR_I2_reg[0]\(1) => IC_REG_WMR_I_TXE(4),
      \IC_REG_WMR_I2_reg[0]\(0) => IC_REG_WMR_I_TXE(5),
      IC_SYNC_ISR_MSGLST_TXE => \^ic_sync_isr_msglst_txe\,
      IC_SYNC_ISR_MSGLST_reg => IC_SYNC_ISR_MSGLST_reg,
      INDEX_VALID_SIG_reg => index_valid_sig,
      INDEX_VALID_SIG_reg_0 => INDEX_VALID_SIG_reg,
      \MULTI_BIT.s_level_out_bus_d5_reg[0]\ => \^sr\(0),
      Q(1 downto 0) => \FSM_sequential_tbs_cs_reg[1]\(1 downto 0),
      \RD_DATA_RET[31]_i_4\ => ol_adec_n_49,
      \RD_DATA_RET[31]_i_4_0\ => ol_adec_n_48,
      \RD_DATA_RET_reg[0]\(14) => \RD_DATA_RET_reg[0]_0\(31),
      \RD_DATA_RET_reg[0]\(13 downto 11) => \RD_DATA_RET_reg[0]_0\(15 downto 13),
      \RD_DATA_RET_reg[0]\(10) => \RD_DATA_RET_reg[0]_0\(11),
      \RD_DATA_RET_reg[0]\(9 downto 0) => \RD_DATA_RET_reg[0]_0\(9 downto 0),
      \RD_DATA_RET_reg[8]\ => ol_adec_n_1,
      \RD_DATA_RET_reg[8]_0\ => ol_rbmm_n_98,
      \RD_DATA_RET_reg[8]_1\ => ol_adec_n_32,
      \RD_DATA_S_D1_reg[0]\(31 downto 0) => \RD_DATA_S_D1_reg[0]\(31 downto 0),
      \RD_INDEX_reg[1]\(3) => \IC_REG_FSR_I_TXE__0\(12),
      \RD_INDEX_reg[1]\(2) => \IC_REG_FSR_I_TXE__0\(13),
      \RD_INDEX_reg[1]\(1) => \IC_REG_FSR_I_TXE__0\(14),
      \RD_INDEX_reg[1]\(0) => \IC_REG_FSR_I_TXE__0\(15),
      \RD_INDEX_reg[5]\(0) => \tx_event_fifo_cntl/RD_INDEX0\,
      \RUNNING_ID_LOC_reg_reg[0]\ => ol_tbmm_n_198,
      RXF_FULL_AXI => \tx_event_fifo_cntl/RXF_FULL_AXI\,
      RXF_FULL_I_reg => RXF_FULL_I_reg,
      SR(0) => \^arststages_ff_reg[1]\(0),
      TBS_RUNNING_SIG_reg => ol_tbmm_n_67,
      TBS_RUNNING_SIG_reg_0 => ol_tbmm_n_132,
      TBS_RUNNING_SIG_reg_1 => ol_tbmm_n_133,
      TBS_RUNNING_SIG_reg_10 => ol_tbmm_n_142,
      TBS_RUNNING_SIG_reg_11 => ol_tbmm_n_143,
      TBS_RUNNING_SIG_reg_12 => ol_tbmm_n_144,
      TBS_RUNNING_SIG_reg_2 => ol_tbmm_n_134,
      TBS_RUNNING_SIG_reg_3 => ol_tbmm_n_135,
      TBS_RUNNING_SIG_reg_4 => ol_tbmm_n_136,
      TBS_RUNNING_SIG_reg_5 => ol_tbmm_n_137,
      TBS_RUNNING_SIG_reg_6 => ol_tbmm_n_138,
      TBS_RUNNING_SIG_reg_7 => ol_tbmm_n_139,
      TBS_RUNNING_SIG_reg_8 => ol_tbmm_n_140,
      TBS_RUNNING_SIG_reg_9 => ol_tbmm_n_141,
      \TCR_i_reg[0]\ => ol_adec_n_55,
      TRR_REG_WRITE_PULSE0 => \ol_txreg/TRR_REG_WRITE_PULSE0\,
      TRR_REG_WRITE_PULSE_reg => TRR_REG_WRITE_PULSE,
      TRR_REG_WRITE_PULSE_reg_0 => TRR_REG_WRITE_PULSE_reg,
      \TRR_i_reg[0]\ => ol_tbmm_n_174,
      \TRR_i_reg[0]_0\ => ic_n_241,
      \TRR_i_reg[0]_1\ => ic_n_235,
      \TRR_i_reg[10]\ => ic_n_267,
      \TRR_i_reg[11]\ => ic_n_227,
      \TRR_i_reg[12]\ => ic_n_266,
      \TRR_i_reg[13]\ => ic_n_226,
      \TRR_i_reg[14]\ => ic_n_265,
      \TRR_i_reg[15]\ => ic_n_218,
      \TRR_i_reg[16]\ => ic_n_219,
      \TRR_i_reg[17]\ => ic_n_220,
      \TRR_i_reg[18]\ => ic_n_264,
      \TRR_i_reg[19]\ => ic_n_263,
      \TRR_i_reg[1]\ => ic_n_269,
      \TRR_i_reg[20]\ => ic_n_221,
      \TRR_i_reg[21]\ => ic_n_222,
      \TRR_i_reg[22]\ => ic_n_223,
      \TRR_i_reg[23]\ => ic_n_262,
      \TRR_i_reg[24]\ => ic_n_224,
      \TRR_i_reg[25]\ => ic_n_261,
      \TRR_i_reg[26]\ => ic_n_260,
      \TRR_i_reg[27]\ => ic_n_225,
      \TRR_i_reg[28]\ => ic_n_259,
      \TRR_i_reg[29]\ => ic_n_258,
      \TRR_i_reg[2]\ => ic_n_234,
      \TRR_i_reg[30]\ => ic_n_257,
      \TRR_i_reg[31]\(30) => IC_REG_TRR_I(0),
      \TRR_i_reg[31]\(29) => IC_REG_TRR_I(1),
      \TRR_i_reg[31]\(28) => IC_REG_TRR_I(2),
      \TRR_i_reg[31]\(27) => IC_REG_TRR_I(3),
      \TRR_i_reg[31]\(26) => IC_REG_TRR_I(4),
      \TRR_i_reg[31]\(25) => IC_REG_TRR_I(5),
      \TRR_i_reg[31]\(24) => IC_REG_TRR_I(6),
      \TRR_i_reg[31]\(23) => IC_REG_TRR_I(7),
      \TRR_i_reg[31]\(22) => IC_REG_TRR_I(8),
      \TRR_i_reg[31]\(21) => IC_REG_TRR_I(9),
      \TRR_i_reg[31]\(20) => IC_REG_TRR_I(10),
      \TRR_i_reg[31]\(19) => IC_REG_TRR_I(11),
      \TRR_i_reg[31]\(18) => IC_REG_TRR_I(12),
      \TRR_i_reg[31]\(17) => IC_REG_TRR_I(13),
      \TRR_i_reg[31]\(16) => IC_REG_TRR_I(14),
      \TRR_i_reg[31]\(15) => IC_REG_TRR_I(15),
      \TRR_i_reg[31]\(14) => IC_REG_TRR_I(16),
      \TRR_i_reg[31]\(13) => IC_REG_TRR_I(17),
      \TRR_i_reg[31]\(12) => IC_REG_TRR_I(18),
      \TRR_i_reg[31]\(11) => IC_REG_TRR_I(19),
      \TRR_i_reg[31]\(10) => IC_REG_TRR_I(20),
      \TRR_i_reg[31]\(9) => IC_REG_TRR_I(21),
      \TRR_i_reg[31]\(8) => IC_REG_TRR_I(22),
      \TRR_i_reg[31]\(7) => IC_REG_TRR_I(23),
      \TRR_i_reg[31]\(6) => IC_REG_TRR_I(24),
      \TRR_i_reg[31]\(5) => IC_REG_TRR_I(25),
      \TRR_i_reg[31]\(4) => IC_REG_TRR_I(26),
      \TRR_i_reg[31]\(3) => IC_REG_TRR_I(27),
      \TRR_i_reg[31]\(2) => IC_REG_TRR_I(28),
      \TRR_i_reg[31]\(1) => IC_REG_TRR_I(29),
      \TRR_i_reg[31]\(0) => IC_REG_TRR_I(30),
      \TRR_i_reg[31]_0\ => ic_n_256,
      \TRR_i_reg[3]\ => ic_n_233,
      \TRR_i_reg[4]\ => ic_n_232,
      \TRR_i_reg[5]\ => ic_n_231,
      \TRR_i_reg[6]\ => ic_n_230,
      \TRR_i_reg[7]\ => ic_n_229,
      \TRR_i_reg[8]\ => ic_n_268,
      \TRR_i_reg[9]\ => ic_n_228,
      TS_RX_WDATA_F1(20 downto 0) => TS_RX_WDATA_F1(20 downto 0),
      TS_RX_WEN => TS_RX_WEN,
      TXCRS_SET => TXCRS_SET,
      TXEWM_SET => TXEWM_SET,
      TXE_BRAM_WEN => TXE_BRAM_WEN,
      \TXE_DATA_TS_reg[7]\(0) => \TXE_DATA_TS_reg[7]\(0),
      TXE_MSGVAL_D1_reg => TXE_MSGVAL_D1,
      TXE_MSGVAL_D2_reg => TXE_MSGVAL_D2,
      TXE_MSGVAL_FD1 => TXE_MSGVAL_FD1,
      TXE_MSGVAL_FD2 => TXE_MSGVAL_FD2,
      TXTRS_SET => TXTRS_SET,
      addr_location_incr_count_reg(0) => addr_location_incr_count_reg(0),
      \addr_location_incr_count_reg[0]\(0) => \addr_location_incr_count_reg[0]_0\(0),
      \addr_location_incr_count_reg[4]\ => \addr_location_incr_count_reg[4]\,
      addr_location_incr_count_reg_0 => addr_location_incr_count_reg_0,
      addra(10 downto 0) => addra(10 downto 0),
      addrb(7) => addrb(8),
      addrb(6 downto 0) => addrb(6 downto 0),
      can_clk => can_clk,
      dest_arst => ol_fifo_rst_n,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(14) => doutb(31),
      doutb(13 downto 11) => doutb(15 downto 13),
      doutb(10) => doutb(11),
      doutb(9 downto 0) => doutb(9 downto 0),
      exclude_winning_or_locked_req(31 downto 0) => exclude_winning_or_locked_req(31 downto 0),
      \exclude_winning_or_locked_req_reg[0]\ => ic_n_236,
      \gen_wr_a.gen_word_narrow.mem_reg\ => ol_tbmm_n_158,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => ol_tbmm_n_159,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => ol_tbmm_n_160,
      \gen_wr_a.gen_word_narrow.mem_reg_10\ => ol_tbmm_n_169,
      \gen_wr_a.gen_word_narrow.mem_reg_11\ => ol_tbmm_n_170,
      \gen_wr_a.gen_word_narrow.mem_reg_12\ => ol_tbmm_n_171,
      \gen_wr_a.gen_word_narrow.mem_reg_13\ => ol_tbmm_n_172,
      \gen_wr_a.gen_word_narrow.mem_reg_14\ => ol_rbmm_n_51,
      \gen_wr_a.gen_word_narrow.mem_reg_15\ => ol_rbmm_n_66,
      \gen_wr_a.gen_word_narrow.mem_reg_16\ => ol_rbmm_n_44,
      \gen_wr_a.gen_word_narrow.mem_reg_17\ => ol_rbmm_n_50,
      \gen_wr_a.gen_word_narrow.mem_reg_18\(4) => RUNNING_FIFO_ID_LOC_reg(1),
      \gen_wr_a.gen_word_narrow.mem_reg_18\(3) => RUNNING_FIFO_ID_LOC_reg(3),
      \gen_wr_a.gen_word_narrow.mem_reg_18\(2) => RUNNING_FIFO_ID_LOC_reg(4),
      \gen_wr_a.gen_word_narrow.mem_reg_18\(1) => RUNNING_FIFO_ID_LOC_reg(5),
      \gen_wr_a.gen_word_narrow.mem_reg_18\(0) => RUNNING_FIFO_ID_LOC_reg(8),
      \gen_wr_a.gen_word_narrow.mem_reg_19\ => ol_rbmm_n_108,
      \gen_wr_a.gen_word_narrow.mem_reg_1_0\(9 downto 1) => RX_ADDR_M_CC(12 downto 4),
      \gen_wr_a.gen_word_narrow.mem_reg_1_0\(0) => RX_ADDR_M_CC(2),
      \gen_wr_a.gen_word_narrow.mem_reg_1_1\(0) => \GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_id_loc_reg\(9),
      \gen_wr_a.gen_word_narrow.mem_reg_1_2\ => ol_rbmm_n_6,
      \gen_wr_a.gen_word_narrow.mem_reg_1_3\(10) => ol_rbmm_n_135,
      \gen_wr_a.gen_word_narrow.mem_reg_1_3\(9) => ol_rbmm_n_136,
      \gen_wr_a.gen_word_narrow.mem_reg_1_3\(8) => ol_rbmm_n_137,
      \gen_wr_a.gen_word_narrow.mem_reg_1_3\(7) => ol_rbmm_n_138,
      \gen_wr_a.gen_word_narrow.mem_reg_1_3\(6) => ol_rbmm_n_139,
      \gen_wr_a.gen_word_narrow.mem_reg_1_3\(5) => ol_rbmm_n_140,
      \gen_wr_a.gen_word_narrow.mem_reg_1_3\(4) => ol_rbmm_n_141,
      \gen_wr_a.gen_word_narrow.mem_reg_1_3\(3) => ol_rbmm_n_142,
      \gen_wr_a.gen_word_narrow.mem_reg_1_3\(2) => ol_rbmm_n_143,
      \gen_wr_a.gen_word_narrow.mem_reg_1_3\(1) => ol_rbmm_n_144,
      \gen_wr_a.gen_word_narrow.mem_reg_1_3\(0) => ol_rbmm_n_145,
      \gen_wr_a.gen_word_narrow.mem_reg_1_4\(31 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]_0\(31 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_2\ => ol_tbmm_n_161,
      \gen_wr_a.gen_word_narrow.mem_reg_20\ => ol_rbmm_n_122,
      \gen_wr_a.gen_word_narrow.mem_reg_21\ => ol_rbmm_n_109,
      \gen_wr_a.gen_word_narrow.mem_reg_22\ => ol_rbmm_n_110,
      \gen_wr_a.gen_word_narrow.mem_reg_23\ => ol_rbmm_n_111,
      \gen_wr_a.gen_word_narrow.mem_reg_24\ => ol_rbmm_n_112,
      \gen_wr_a.gen_word_narrow.mem_reg_25\ => ol_rbmm_n_113,
      \gen_wr_a.gen_word_narrow.mem_reg_26\(9 downto 0) => \^addr_ret_reg[2]\(9 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_27\(0) => ADDR_S_SIG_IMM(12),
      \gen_wr_a.gen_word_narrow.mem_reg_3\ => ol_tbmm_n_162,
      \gen_wr_a.gen_word_narrow.mem_reg_4\ => ol_tbmm_n_163,
      \gen_wr_a.gen_word_narrow.mem_reg_5\ => ol_tbmm_n_164,
      \gen_wr_a.gen_word_narrow.mem_reg_6\ => ol_tbmm_n_165,
      \gen_wr_a.gen_word_narrow.mem_reg_7\ => ol_tbmm_n_166,
      \gen_wr_a.gen_word_narrow.mem_reg_8\ => ol_tbmm_n_167,
      \gen_wr_a.gen_word_narrow.mem_reg_9\ => ol_tbmm_n_168,
      host_req_reg => host_req_reg_0,
      invalidate_buffer_i => invalidate_buffer_i,
      invalidate_buffer_reg => invalidate_buffer_reg,
      \out\ => CANCEL_CONFIRMED_OL,
      postpone_flag_2_reg => postpone_flag_2,
      postpone_flag_2_reg_0 => postpone_flag_2_reg,
      pr1_rd_req0 => \ol_tac_rd/pr1_rd_req0\,
      pr2_rd_req_reg => ol_tbmm_n_199,
      pr2_rd_req_reg_0 => ol_rbmm_n_106,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      src_in => src_in,
      trigger_next_round => trigger_next_round,
      \txe_id_data_i_reg[0]\(31 downto 0) => \txe_id_data_i_reg[0]\(31 downto 0),
      wea(0) => wea(0),
      winning_or_locked_index_cancel_req_reg => \^winning_or_locked_index_cancel_req_reg\
    );
olglue: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_glue
     port map (
      BSP_IN_EOF => BSP_IN_EOF,
      BSP_IN_IFSPACE => BSP_IN_IFSPACE,
      BSP_IN_IFSPACE_OL => BSP_IN_IFSPACE_OL,
      BTL_COUNTER_I17_carry_i_6(1 downto 0) => BTL_COUNTER_I17_carry_i_6(1 downto 0),
      BTL_NTQ_I(2 downto 0) => BTL_NTQ_I(2 downto 0),
      CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL => CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
      CO(0) => CO(0),
      E_RST_I_reg_0 => \^sr\(0),
      E_RST_I_reg_1(0) => olglue_n_22,
      E_RST_I_reg_2(0) => olglue_n_25,
      E_RST_I_reg_3(0) => olglue_n_26,
      G_RST_SRST_CEN_I0 => G_RST_SRST_CEN_I0,
      IC_REG_SRR_CEN_I => \^ic_reg_srr_cen_i\,
      IC_REG_SRR_SRST => \^ic_reg_srr_srst\,
      ID_MATCH_EN => ID_MATCH_EN,
      ID_MATCH_EN_FS_D1 => ID_MATCH_EN_FS_D1,
      ID_MATCH_EN_FS_D1_reg_0 => olglue_n_23,
      ID_MATCH_EN_OL => ID_MATCH_EN_OL,
      MSG_ON_CAN_BUS => MSG_ON_CAN_BUS,
      MSG_ON_CAN_BUS_AXI => MSG_ON_CAN_BUS_AXI,
      MSG_ON_CAN_BUS_AXI_reg => olglue_n_28,
      MSG_ON_CAN_BUS_OL_D1 => MSG_ON_CAN_BUS_OL_D1,
      O(0) => O(0),
      RXE_FDF_I => RXE_FDF_I,
      RXE_MSGVAL_EARLY_F0 => RXE_MSGVAL_EARLY_F0,
      RXE_MSGVAL_EARLY_F1 => RXE_MSGVAL_EARLY_F1,
      RXE_RXMSG_INVAL_F0 => RXE_RXMSG_INVAL_F0,
      RXE_RXMSG_INVAL_F1 => RXE_RXMSG_INVAL_F1,
      RXF_FULL_AXI => \tx_event_fifo_cntl/RXF_FULL_AXI\,
      RXF_FULL_AXI_1 => \GEN_FIFO_CNTL.rxmsg_fifo_cntl/RXF_FULL_AXI\,
      RXF_FULL_AXI_2 => \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RXF_FULL_AXI\,
      RXMNF_SET => \^rxmnf_set\,
      S(0) => S(0),
      \SINGLE_BIT.s_level_out_d4_reg\ => BSP_IN_EOF_OL,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \out\,
      \SINGLE_BIT.s_level_out_d4_reg_1\ => MSG_ON_CAN_BUS_OL,
      SR(0) => IC_REG_TSR_I,
      SYNC_RST_TL => SYNC_RST_TL,
      TS_RX_WEN => TS_RX_WEN,
      TS_RX_WEN_F1 => TS_RX_WEN_F1,
      addr_location_incr_count(0) => \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/addr_location_incr_count\(4),
      addr_location_incr_count_0(0) => \GEN_FIFO_CNTL.rxmsg_fifo_cntl/addr_location_incr_count\(4),
      \arststages_ff_reg[1]\ => dest_arst,
      \arststages_ff_reg[1]_0\ => \arststages_ff_reg[1]_0\,
      \arststages_ff_reg[1]_1\ => olglue_n_13,
      \arststages_ff_reg[1]_2\ => olglue_n_15,
      \arststages_ff_reg[1]_3\(0) => \^arststages_ff_reg[1]\(0),
      can_clk => can_clk,
      can_phy_rx => can_phy_rx,
      can_phy_rx_0 => can_phy_rx_0,
      dest_arst => ol_fifo_rst_n,
      dest_rst => dest_rst,
      \out\ => CANCEL_CONFIRMED_OL,
      s_axi_aclk => s_axi_aclk,
      src_arst => src_arst,
      sync_tl_rst_n_d2_reg_0 => sync_tl_rst_n_d2_reg,
      \syncstages_ff_reg[3]\ => \syncstages_ff_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cantop is
  port (
    E_RST_I_reg : out STD_LOGIC;
    E_DATA_ACK : out STD_LOGIC;
    wea : out STD_LOGIC_VECTOR ( 0 to 0 );
    enb : out STD_LOGIC;
    host_req_reg : out STD_LOGIC;
    ip2bus_intrevent : out STD_LOGIC;
    Bus2IP_Reset : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    RX_ADDR_M_CC_F1 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    addra : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \RD_DATA_RET_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addrb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    host_req_reg_0 : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ena : out STD_LOGIC;
    TXE_TX_REN_D1_reg : out STD_LOGIC;
    RXF_FULL_AT_MSG_BOUNDARY_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RXE_DATA_STORED_AT_DLC_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDR_M_CC : out STD_LOGIC_VECTOR ( 9 downto 0 );
    can_phy_tx : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    can_clk : in STD_LOGIC;
    src_arst : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    can_clk_x2 : in STD_LOGIC;
    Bus2IP_RNW : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    can_phy_rx : in STD_LOGIC;
    Bus2IP_CS : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \RD_DATA_S_D1_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \TXE_DLC_I_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \RD_DATA_RET_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cantop;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cantop is
  signal ACK_S_SIG_IMM : STD_LOGIC;
  signal BIS_HSYNC_FLG_I : STD_LOGIC;
  signal BIS_HSYNC_FLG_I_i_1_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CANFD_FLG_i_1_n_0 : STD_LOGIC;
  signal BSP_CRCERR_I_CAN_FLG_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_ACK_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_BIT_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_CRC_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_FRM_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_F_BIT_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_F_CRC_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_F_FRM_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_F_STUFF_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IC_STUFF_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal BSP_IN_EOF : STD_LOGIC;
  signal BSP_IN_ID_STATE : STD_LOGIC;
  signal BSP_IN_IFSPACE : STD_LOGIC;
  signal BSP_IN_IFSPACE_OL : STD_LOGIC;
  signal BSP_TXBIT_D1_i_1_n_0 : STD_LOGIC;
  signal BSP_TXBIT_FD : STD_LOGIC;
  signal BSP_TXBIT_FD_i_1_n_0 : STD_LOGIC;
  signal BSP_TXBIT_I : STD_LOGIC;
  signal BTL_RXBIT : STD_LOGIC;
  signal BTL_RXBIT_I_i_1_n_0 : STD_LOGIC;
  signal BTL_SAMP_EN : STD_LOGIC;
  signal BTL_SAMP_EN_FD1 : STD_LOGIC;
  signal BTL_SAMP_EN_FD2 : STD_LOGIC;
  signal BUFFER_IS_READY : STD_LOGIC;
  signal CANCEL_CONFIRMED_TL2OL_I_i_1_n_0 : STD_LOGIC;
  signal CANCEL_OR_INVALIDATE_BUFFER_OL2TL : STD_LOGIC;
  signal CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL : STD_LOGIC;
  signal CAN_PHY_RX_I1 : STD_LOGIC;
  signal CAN_PHY_RX_I_NEG_FLOP : STD_LOGIC;
  signal CAN_PHY_RX_I_NEG_FLOP_X2_reg_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_LP : STD_LOGIC;
  signal CAN_PHY_TX_LP_i_1_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_X2_i_1_n_0 : STD_LOGIC;
  signal CAN_PHY_TX_POS_FLOP_i_1_n_0 : STD_LOGIC;
  signal CLKM_EN : STD_LOGIC;
  signal EMU_CTR_EVENT_I : STD_LOGIC;
  signal EMU_OL_ECR_WEN_I_i_1_n_0 : STD_LOGIC;
  signal EMU_REC_ERRACT : STD_LOGIC;
  signal ERR_ACKERRPASS_I_i_2_n_0 : STD_LOGIC;
  signal HSYNC_FLG_I_i_1_n_0 : STD_LOGIC;
  signal IC_IPSIG_WRITE_I : STD_LOGIC;
  signal IC_REG_BRPR : STD_LOGIC_VECTOR ( 0 to 7 );
  signal IC_REG_ESR_ACKER_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ESR_BERR_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ESR_CRCER_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ESR_FMER_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ESR_F_BERR_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ESR_F_CRCER_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ESR_F_FMER_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ESR_F_STER_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ESR_STER_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_F_BRPR : STD_LOGIC_VECTOR ( 0 to 7 );
  signal IC_REG_F_BRPR_TDCOFF : STD_LOGIC_VECTOR ( 0 to 5 );
  signal IC_REG_F_BRPR_TDC_EN : STD_LOGIC;
  signal IC_REG_F_BTR_SJW : STD_LOGIC_VECTOR ( 0 to 3 );
  signal IC_REG_F_BTR_TS1 : STD_LOGIC_VECTOR ( 0 to 4 );
  signal IC_REG_F_BTR_TS2 : STD_LOGIC_VECTOR ( 0 to 3 );
  signal IC_REG_IFF_EN : STD_LOGIC_VECTOR ( 5 to 7 );
  signal IC_REG_ISR_ARBLST_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_BSFRD_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_BSOFF_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_ERROR_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_MSGLST_I_F1_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_MSGLST_I_TXE_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_MSGLST_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_PEE_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_RXMNF_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_RXOK_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_RXWM_I_F1_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_RXWM_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_SLEEP_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TSCNT_OFLW_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXCRS_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXEWM_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXOK_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_TXTRS_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_ISR_WKUP_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_MSR_BRSD : STD_LOGIC;
  signal IC_REG_MSR_DAR : STD_LOGIC;
  signal IC_REG_MSR_DPEE : STD_LOGIC;
  signal IC_REG_MSR_LBACK : STD_LOGIC;
  signal IC_REG_MSR_SLEEP : STD_LOGIC;
  signal IC_REG_MSR_SNOOP : STD_LOGIC;
  signal IC_REG_N_BTR_SJW : STD_LOGIC_VECTOR ( 0 to 6 );
  signal IC_REG_N_BTR_TS1 : STD_LOGIC_VECTOR ( 0 to 7 );
  signal IC_REG_N_BTR_TS2 : STD_LOGIC_VECTOR ( 0 to 6 );
  signal IC_REG_SBR : STD_LOGIC;
  signal IC_REG_SRR_CEN_I : STD_LOGIC;
  signal IC_REG_SRR_CEN_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_SRR_SRST : STD_LOGIC;
  signal IC_REG_SRR_SRST_I_i_1_n_0 : STD_LOGIC;
  signal IC_REG_SR_TDCV : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal IC_REG_WMR_RXFP : STD_LOGIC_VECTOR ( 0 to 4 );
  signal IC_SYNC_ECR : STD_LOGIC_VECTOR ( 0 to 15 );
  signal IC_SYNC_ECR_ACK : STD_LOGIC;
  signal IC_SYNC_ECR_WEN : STD_LOGIC;
  signal IC_SYNC_ESR_ACKER : STD_LOGIC;
  signal IC_SYNC_ESR_BERR : STD_LOGIC;
  signal IC_SYNC_ESR_CRCER : STD_LOGIC;
  signal IC_SYNC_ESR_FMER : STD_LOGIC;
  signal IC_SYNC_ESR_F_BERR : STD_LOGIC;
  signal IC_SYNC_ESR_F_CRCER : STD_LOGIC;
  signal IC_SYNC_ESR_F_FMER : STD_LOGIC;
  signal IC_SYNC_ESR_F_STER : STD_LOGIC;
  signal IC_SYNC_ESR_STER : STD_LOGIC;
  signal IC_SYNC_ISR_ARBLST : STD_LOGIC;
  signal IC_SYNC_ISR_BSOFF : STD_LOGIC;
  signal IC_SYNC_ISR_MSGLST : STD_LOGIC;
  signal IC_SYNC_ISR_MSGLST_F1 : STD_LOGIC;
  signal IC_SYNC_ISR_MSGLST_F1_i_1_n_0 : STD_LOGIC;
  signal IC_SYNC_ISR_MSGLST_TXE : STD_LOGIC;
  signal \IC_SYNC_ISR_MSGLST_i_1__0_n_0\ : STD_LOGIC;
  signal IC_SYNC_ISR_MSGLST_i_1_n_0 : STD_LOGIC;
  signal IC_SYNC_ISR_RXOK : STD_LOGIC;
  signal IC_SYNC_ISR_TXOK : STD_LOGIC;
  signal IC_SYNC_SR_BIDLE : STD_LOGIC;
  signal IC_SYNC_SR_BSFR : STD_LOGIC;
  signal IC_SYNC_SR_ERRWRN : STD_LOGIC;
  signal IC_SYNC_SR_ESTAT : STD_LOGIC_VECTOR ( 1 to 1 );
  signal IC_SYNC_SR_LBACK : STD_LOGIC;
  signal IC_SYNC_SR_PEE : STD_LOGIC;
  signal IC_SYNC_SR_RSTST : STD_LOGIC;
  signal IC_SYNC_SR_SLEEP : STD_LOGIC;
  signal IC_SYNC_TSR_WEN : STD_LOGIC;
  signal IC_TIMESTAMP_RST : STD_LOGIC;
  signal IC_TIMESTAMP_RST_i_1_n_0 : STD_LOGIC;
  signal ID_FOR_MATCH : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ID_MATCH_EN : STD_LOGIC;
  signal ID_MATCH_EN_i_1_n_0 : STD_LOGIC;
  signal ID_MATCH_EN_i_2_n_0 : STD_LOGIC;
  signal IFF6_EN_FS2 : STD_LOGIC;
  signal IFF_EN_FS2 : STD_LOGIC;
  signal INDEX_VALID_SIG_i_1_n_0 : STD_LOGIC;
  signal MATCHED_FILTER_INDEX : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal MATCH_RESULT : STD_LOGIC;
  signal MATCH_RESULT_SIG_i_1_n_0 : STD_LOGIC;
  signal MATCH_RUNNING_SIG_i_1_n_0 : STD_LOGIC;
  signal MSG_ON_CAN_BUS : STD_LOGIC;
  signal MSG_ON_CAN_BUS_AXI_D1 : STD_LOGIC;
  signal MSG_ON_CAN_BUS_i_1_n_0 : STD_LOGIC;
  signal MSR_SNOOP_FS2 : STD_LOGIC;
  signal OL_FIFO_RST : STD_LOGIC;
  signal OL_RX_FIFO_FULL : STD_LOGIC;
  signal OL_RX_FIFO_FULL_F1 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal RXE_BRS_I_i_1_n_0 : STD_LOGIC;
  signal RXE_DOUT : STD_LOGIC_VECTOR ( 0 to 31 );
  signal RXE_ESI_I_i_1_n_0 : STD_LOGIC;
  signal RXE_FDF_I_i_1_n_0 : STD_LOGIC;
  signal RXE_IC_RXOK_I_i_1_n_0 : STD_LOGIC;
  signal RXE_IDE_I_i_1_n_0 : STD_LOGIC;
  signal RXE_MSGVAL_EARLY_F0 : STD_LOGIC;
  signal RXE_MSGVAL_EARLY_F1 : STD_LOGIC;
  signal RXE_PASSFLG_I_i_2_n_0 : STD_LOGIC;
  signal RXE_RTR_I_i_1_n_0 : STD_LOGIC;
  signal RXE_RXFIFO_WEN : STD_LOGIC;
  signal RXE_RXMSG_INVAL_F0 : STD_LOGIC;
  signal RXE_RXMSG_INVAL_F1 : STD_LOGIC;
  signal RXE_RXMSG_VAL_F0 : STD_LOGIC;
  signal RXE_RXMSG_VAL_F1 : STD_LOGIC;
  signal RXF_FULL_AT_MSG_BOUNDARY : STD_LOGIC;
  signal RXF_FULL_AT_MSG_BOUNDARY_F1 : STD_LOGIC;
  signal RXMNF_SET : STD_LOGIC;
  signal RXOK_FS2 : STD_LOGIC;
  signal RXOK_FS3 : STD_LOGIC;
  signal RXWM_SET : STD_LOGIC;
  signal RXWM_SET_F1 : STD_LOGIC;
  signal SM_STUFFBIT : STD_LOGIC;
  signal SM_STUFFERR : STD_LOGIC;
  signal SSP_BTL_TXBIT_I_i_1_n_0 : STD_LOGIC;
  signal SSP_RCVD_RXBIT_i_1_n_0 : STD_LOGIC;
  signal SYNC_RST_TL : STD_LOGIC;
  signal TDCV_CNT_REG_WEN : STD_LOGIC;
  signal TDCV_CNT_REG_WEN_i_1_n_0 : STD_LOGIC;
  signal TIME_STAMP_CNT : STD_LOGIC_VECTOR ( 0 to 15 );
  signal TIME_STAMP_CNT_REG_WEN_i_1_n_0 : STD_LOGIC;
  signal TS_RX_WDATA_F1 : STD_LOGIC_VECTOR ( 11 to 31 );
  signal TS_RX_WEN : STD_LOGIC;
  signal TS_RX_WEN_F1 : STD_LOGIC;
  signal TXCRS_SET : STD_LOGIC;
  signal TXEWM_SET : STD_LOGIC;
  signal TXE_BRAM_ADDR : STD_LOGIC_VECTOR ( 10 to 10 );
  signal TXE_BRAM_WEN : STD_LOGIC;
  signal TXE_IC_ARBLSS_I_i_1_n_0 : STD_LOGIC;
  signal TXE_IC_TXOK_I_i_1_n_0 : STD_LOGIC;
  signal TXE_PASSTX_I_i_1_n_0 : STD_LOGIC;
  signal TXE_PREFETCH_FD_i_2_n_0 : STD_LOGIC;
  signal TXE_TRNSMT_FLG_i_2_n_0 : STD_LOGIC;
  signal TXE_TXING15_out : STD_LOGIC;
  signal TXE_TXING_i_1_n_0 : STD_LOGIC;
  signal TXE_TX_REN_D1_i_1_n_0 : STD_LOGIC;
  signal \^txe_tx_ren_d1_reg\ : STD_LOGIC;
  signal TXING_BRS_EN_BTR : STD_LOGIC;
  signal TXTRS_SET : STD_LOGIC;
  signal ack_s_gate_toggle_i_1_n_0 : STD_LOGIC;
  signal addr_location_incr_count_i_1_n_0 : STD_LOGIC;
  signal \bsp/BRS_EN_I_FLAG\ : STD_LOGIC;
  signal \bsp/BSP_CRCERR_I_CANFD_FLG\ : STD_LOGIC;
  signal \bsp/BSP_CRCERR_I_CANFD_FLG0\ : STD_LOGIC;
  signal \bsp/BSP_CRCERR_I_CANFD__1\ : STD_LOGIC;
  signal \bsp/BSP_CRCERR_I_CAN_FLG\ : STD_LOGIC;
  signal \bsp/BSP_CRCERR_I_CAN_FLG0\ : STD_LOGIC;
  signal \bsp/BSP_IDVALID_FD1\ : STD_LOGIC;
  signal \bsp/BSP_IDVALID_FD2\ : STD_LOGIC;
  signal \bsp/BSP_IN_ID_STATE_D1\ : STD_LOGIC;
  signal \bsp/BSP_IN_ID_STATE_I\ : STD_LOGIC;
  signal \bsp/CANCEL_BUFFER\ : STD_LOGIC;
  signal \bsp/ERR_ACKERRPASS_I\ : STD_LOGIC;
  signal \bsp/ERR_EXTERR_I__1\ : STD_LOGIC;
  signal \bsp/ERR_TXBERR_I_FD_F__3\ : STD_LOGIC;
  signal \bsp/RXE_BRS_I\ : STD_LOGIC;
  signal \bsp/RXE_FDF_I\ : STD_LOGIC;
  signal \bsp/RXE_IDE_I\ : STD_LOGIC;
  signal \bsp/RXE_MSGVAL_FD1\ : STD_LOGIC;
  signal \bsp/RXE_MSGVAL_FD2\ : STD_LOGIC;
  signal \bsp/RXE_PASSFLG_I\ : STD_LOGIC;
  signal \bsp/RXE_RTR_I\ : STD_LOGIC;
  signal \bsp/RXE_RTR_I0\ : STD_LOGIC;
  signal \bsp/RXE_RXFIFO_WEN_FD1\ : STD_LOGIC;
  signal \bsp/RXE_RXFIFO_WEN_FD2\ : STD_LOGIC;
  signal \bsp/TXE_IC_ARBLSS_I\ : STD_LOGIC;
  signal \bsp/TXE_MSGINVAL_I\ : STD_LOGIC;
  signal \bsp/TXE_MSGVAL_FD1\ : STD_LOGIC;
  signal \bsp/TXE_MSGVAL_FD2\ : STD_LOGIC;
  signal \bsp/TXE_PASSTX_I\ : STD_LOGIC;
  signal \bsp/TXE_PREFETCH_FD\ : STD_LOGIC;
  signal \bsp/TXE_TRNSMT_FLG_SET\ : STD_LOGIC;
  signal \bsp/TXE_TX_REN_D1\ : STD_LOGIC;
  signal \bsp/TXE_TX_REN_I\ : STD_LOGIC;
  signal \bsp/p_0_in26_in\ : STD_LOGIC;
  signal \bsp/p_0_in58_in\ : STD_LOGIC;
  signal \bsp/p_0_in61_in\ : STD_LOGIC;
  signal \bsp/p_1_in119_in\ : STD_LOGIC;
  signal \bsp/p_1_in25_in\ : STD_LOGIC;
  signal \bsp/p_1_in57_in\ : STD_LOGIC;
  signal \bsp/p_1_in62_in\ : STD_LOGIC;
  signal \bsp/p_78_in\ : STD_LOGIC;
  signal \btl/BTL_NTQ_I\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \btl/CAN_PHY_RX_D\ : STD_LOGIC;
  signal \btl/CAN_PHY_TX_POS_FLOP_X2\ : STD_LOGIC;
  signal \btl/CAN_PHY_TX_POS_FLOP_X2135_out__0\ : STD_LOGIC;
  signal \btl/CNTR_EQ_NTQ_I\ : STD_LOGIC;
  signal \btl/HSYNC_FLG_I\ : STD_LOGIC;
  signal \btl/HSYNC_FLG_I0\ : STD_LOGIC;
  signal \btl/HSYNC_OCCR_I\ : STD_LOGIC;
  signal \btl/SSP_BTL_TXBIT_I\ : STD_LOGIC;
  signal \btl/SSP_RCVD_RXBIT\ : STD_LOGIC;
  signal \btl/tdc/TDC_SSP_SAMP_PT\ : STD_LOGIC;
  signal \ic/IC_REG_ECR_I0\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_ACKER_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_ACKER_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_ACKER_I\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_BERR_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_BERR_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_BERR_I\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_CRCER_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_CRCER_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_CRCER_I\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_FMER_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_FMER_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_FMER_I\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_BERR_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_BERR_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_BERR_I\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_CRCER_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_CRCER_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_CRCER_I\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_FMER_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_FMER_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_FMER_I\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_STER_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_STER_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_F_STER_I\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_STER_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_STER_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ESR_STER_I\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_ARBLST_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_ARBLST_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_BSOFF_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_BSOFF_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_MSGLST_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_MSGLST_FS2_F1\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_MSGLST_FS2_TXE\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_MSGLST_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_MSGLST_FS3_F1\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_MSGLST_FS3_TXE\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_TSCNT_OFLW_I0\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_TXOK_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_ISR_TXOK_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_SR_BSFR_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_SR_PEE_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_SR_SLEEP_FS2\ : STD_LOGIC;
  signal \ic/IC_REG_SR_SLEEP_FS3\ : STD_LOGIC;
  signal \ic/IC_REG_TSR_I0\ : STD_LOGIC;
  signal \ic/IC_SYNC_ECR_WEN_FS2\ : STD_LOGIC;
  signal \ic/IC_SYNC_ECR_WEN_FS3\ : STD_LOGIC;
  signal \ic/IC_SYNC_TSR_WEN_FS2\ : STD_LOGIC;
  signal \ic/IC_SYNC_TSR_WEN_FS3\ : STD_LOGIC;
  signal \ic/p_13_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ic/p_14_in\ : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal invalidate_buffer_i_1_n_0 : STD_LOGIC;
  signal ol_n_126 : STD_LOGIC;
  signal ol_n_127 : STD_LOGIC;
  signal ol_n_139 : STD_LOGIC;
  signal ol_n_155 : STD_LOGIC;
  signal ol_n_156 : STD_LOGIC;
  signal ol_n_157 : STD_LOGIC;
  signal ol_n_16 : STD_LOGIC;
  signal ol_n_18 : STD_LOGIC;
  signal ol_n_183 : STD_LOGIC;
  signal ol_n_184 : STD_LOGIC;
  signal ol_n_185 : STD_LOGIC;
  signal ol_n_228 : STD_LOGIC;
  signal ol_n_229 : STD_LOGIC;
  signal ol_n_230 : STD_LOGIC;
  signal ol_n_231 : STD_LOGIC;
  signal ol_n_232 : STD_LOGIC;
  signal ol_n_233 : STD_LOGIC;
  signal ol_n_234 : STD_LOGIC;
  signal ol_n_235 : STD_LOGIC;
  signal ol_n_236 : STD_LOGIC;
  signal ol_n_237 : STD_LOGIC;
  signal ol_n_238 : STD_LOGIC;
  signal ol_n_300 : STD_LOGIC;
  signal ol_n_301 : STD_LOGIC;
  signal ol_n_302 : STD_LOGIC;
  signal ol_n_303 : STD_LOGIC;
  signal ol_n_304 : STD_LOGIC;
  signal ol_n_316 : STD_LOGIC;
  signal \ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/wr_index_i_reg\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_i_reg\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \ol_rbmm/GEN_IMM.ol_imm/ACF_VAL_I\ : STD_LOGIC;
  signal \ol_rbmm/GEN_IMM.ol_imm/ID_MATCH_EN_D2\ : STD_LOGIC;
  signal \ol_rbmm/GEN_IMM.ol_imm/ack_s_gate_toggle\ : STD_LOGIC;
  signal \ol_rbmm/GEN_IMM.ol_imm/imm_cs\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ol_tbmm/CANCEL_CONFIRMED_OL_D1\ : STD_LOGIC;
  signal \ol_tbmm/TRR_REG_WRITE_PULSE\ : STD_LOGIC;
  signal \ol_tbmm/index_valid_sig\ : STD_LOGIC;
  signal \ol_tbmm/invalidate_buffer_i\ : STD_LOGIC;
  signal \ol_tbmm/ol_nrh/postpone_flag_2\ : STD_LOGIC;
  signal \ol_tbmm/ol_tbs/tbs_cs\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ol_tbmm/ol_tbs/trigger_next_round\ : STD_LOGIC;
  signal \ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D1\ : STD_LOGIC;
  signal \ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D2\ : STD_LOGIC;
  signal \olglue/ID_MATCH_EN_FS\ : STD_LOGIC;
  signal \olglue/ID_MATCH_EN_FS_D1\ : STD_LOGIC;
  signal \olglue/sync_tl_rst_n\ : STD_LOGIC;
  signal postpone_flag_2_i_1_n_0 : STD_LOGIC;
  signal \timestamp/CLKM_EN_D1\ : STD_LOGIC;
  signal \timestamp/MATCH_RESULT_0_D1\ : STD_LOGIC;
  signal \timestamp/MATCH_RESULT_1_D1\ : STD_LOGIC;
  signal \timestamp/MATCH_RESULT_1_D11__21\ : STD_LOGIC;
  signal \timestamp/MATCH_RESULT_FS2_D1\ : STD_LOGIC;
  signal \timestamp/MATCH_RESULT_TO_BSP0\ : STD_LOGIC;
  signal \timestamp/TS_COUNTER_SW_RST_D2\ : STD_LOGIC;
  signal tl_n_114 : STD_LOGIC;
  signal tl_n_119 : STD_LOGIC;
  signal tl_n_120 : STD_LOGIC;
  signal tl_n_121 : STD_LOGIC;
  signal tl_n_124 : STD_LOGIC;
  signal tl_n_128 : STD_LOGIC;
  signal tl_n_129 : STD_LOGIC;
  signal tl_n_131 : STD_LOGIC;
  signal tl_n_133 : STD_LOGIC;
  signal tl_n_134 : STD_LOGIC;
  signal tl_n_135 : STD_LOGIC;
  signal tl_n_136 : STD_LOGIC;
  signal tl_n_137 : STD_LOGIC;
  signal tl_n_224 : STD_LOGIC;
  signal tl_n_225 : STD_LOGIC;
  signal tl_n_228 : STD_LOGIC;
  signal tl_n_230 : STD_LOGIC;
  signal tl_n_232 : STD_LOGIC;
  signal tl_n_234 : STD_LOGIC;
  signal tl_n_236 : STD_LOGIC;
  signal tl_n_239 : STD_LOGIC;
  signal tl_n_240 : STD_LOGIC;
  signal tl_n_241 : STD_LOGIC;
  signal tl_n_244 : STD_LOGIC;
  signal tl_n_246 : STD_LOGIC;
  signal tl_n_248 : STD_LOGIC;
  signal tl_n_250 : STD_LOGIC;
  signal tl_n_251 : STD_LOGIC;
  signal tl_n_254 : STD_LOGIC;
  signal tl_n_258 : STD_LOGIC;
  signal tl_n_260 : STD_LOGIC;
  signal tl_n_268 : STD_LOGIC;
  signal tl_n_270 : STD_LOGIC;
  signal tl_n_32 : STD_LOGIC;
  signal tl_n_69 : STD_LOGIC;
  signal tl_n_70 : STD_LOGIC;
  signal tl_n_71 : STD_LOGIC;
  signal tl_n_80 : STD_LOGIC;
  signal tl_n_81 : STD_LOGIC;
  signal tl_n_82 : STD_LOGIC;
  signal tl_n_93 : STD_LOGIC;
  signal tl_n_97 : STD_LOGIC;
  signal \tlom/EMU_CTR_FLG_I\ : STD_LOGIC;
  signal \tlom/EMU_REC_GR7F\ : STD_LOGIC;
  signal \tlom/EMU_TEC_I_reg\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of BSP_CRCERR_I_CANFD_FLG_i_1 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of BSP_CRCERR_I_CAN_FLG_i_1 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of BSP_IC_F_STUFF_ERROR_I_i_1 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of BSP_IC_STUFF_ERROR_I_i_1 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of BSP_TXBIT_D1_i_1 : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of BSP_TXBIT_FD_i_1 : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of TXE_IC_ARBLSS_I_i_1 : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of TXE_TRNSMT_FLG_i_2 : label is "soft_lutpair287";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
  TXE_TX_REN_D1_reg <= \^txe_tx_ren_d1_reg\;
BIS_HSYNC_FLG_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2FFAA00"
    )
        port map (
      I0 => tl_n_254,
      I1 => \btl/CAN_PHY_RX_D\,
      I2 => CAN_PHY_RX_I1,
      I3 => CLKM_EN,
      I4 => BIS_HSYNC_FLG_I,
      O => BIS_HSYNC_FLG_I_i_1_n_0
    );
BSP_CRCERR_I_CANFD_FLG_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \bsp/BSP_CRCERR_I_CANFD_FLG0\,
      I1 => tl_n_120,
      I2 => \bsp/BSP_CRCERR_I_CANFD_FLG\,
      O => BSP_CRCERR_I_CANFD_FLG_i_1_n_0
    );
BSP_CRCERR_I_CAN_FLG_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \bsp/BSP_CRCERR_I_CAN_FLG0\,
      I1 => tl_n_120,
      I2 => \bsp/BSP_CRCERR_I_CAN_FLG\,
      O => BSP_CRCERR_I_CAN_FLG_i_1_n_0
    );
BSP_IC_ACK_ERROR_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => BTL_SAMP_EN_FD1,
      I1 => \bsp/p_78_in\,
      I2 => IC_SYNC_ESR_ACKER,
      O => BSP_IC_ACK_ERROR_I_i_1_n_0
    );
BSP_IC_BIT_ERROR_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333BFCCCCCC40"
    )
        port map (
      I0 => \bsp/BRS_EN_I_FLAG\,
      I1 => BTL_SAMP_EN_FD1,
      I2 => \bsp/ERR_TXBERR_I_FD_F__3\,
      I3 => tl_n_124,
      I4 => tl_n_239,
      I5 => IC_SYNC_ESR_BERR,
      O => BSP_IC_BIT_ERROR_I_i_1_n_0
    );
BSP_IC_CRC_ERROR_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BFBFBFCC404040"
    )
        port map (
      I0 => \bsp/BRS_EN_I_FLAG\,
      I1 => BTL_SAMP_EN_FD1,
      I2 => \bsp/BSP_CRCERR_I_CANFD__1\,
      I3 => \bsp/BSP_CRCERR_I_CAN_FLG\,
      I4 => tl_n_248,
      I5 => IC_SYNC_ESR_CRCER,
      O => BSP_IC_CRC_ERROR_I_i_1_n_0
    );
BSP_IC_FRM_ERROR_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333BFCCCCCC40"
    )
        port map (
      I0 => \bsp/BRS_EN_I_FLAG\,
      I1 => BTL_SAMP_EN_FD1,
      I2 => tl_n_129,
      I3 => \bsp/ERR_EXTERR_I__1\,
      I4 => tl_n_128,
      I5 => IC_SYNC_ESR_FMER,
      O => BSP_IC_FRM_ERROR_I_i_1_n_0
    );
BSP_IC_F_BIT_ERROR_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"337F7F7FCC808080"
    )
        port map (
      I0 => \bsp/BRS_EN_I_FLAG\,
      I1 => BTL_SAMP_EN_FD1,
      I2 => \bsp/ERR_TXBERR_I_FD_F__3\,
      I3 => tl_n_250,
      I4 => TXING_BRS_EN_BTR,
      I5 => IC_SYNC_ESR_F_BERR,
      O => BSP_IC_F_BIT_ERROR_I_i_1_n_0
    );
BSP_IC_F_CRC_ERROR_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \bsp/BSP_CRCERR_I_CANFD_FLG\,
      I1 => tl_n_251,
      I2 => \bsp/p_1_in57_in\,
      I3 => BTL_SAMP_EN_FD1,
      I4 => \bsp/BRS_EN_I_FLAG\,
      I5 => IC_SYNC_ESR_F_CRCER,
      O => BSP_IC_F_CRC_ERROR_I_i_1_n_0
    );
BSP_IC_F_FRM_ERROR_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tl_n_129,
      I1 => BTL_SAMP_EN_FD1,
      I2 => \bsp/BRS_EN_I_FLAG\,
      I3 => IC_SYNC_ESR_F_FMER,
      O => BSP_IC_F_FRM_ERROR_I_i_1_n_0
    );
BSP_IC_F_STUFF_ERROR_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => SM_STUFFERR,
      I1 => BTL_SAMP_EN_FD1,
      I2 => \bsp/BRS_EN_I_FLAG\,
      I3 => IC_SYNC_ESR_F_STER,
      O => BSP_IC_F_STUFF_ERROR_I_i_1_n_0
    );
BSP_IC_STUFF_ERROR_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => SM_STUFFERR,
      I1 => BTL_SAMP_EN_FD1,
      I2 => \bsp/BRS_EN_I_FLAG\,
      I3 => IC_SYNC_ESR_STER,
      O => BSP_IC_STUFF_ERROR_I_i_1_n_0
    );
BSP_TXBIT_D1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => BSP_TXBIT_I,
      I1 => BTL_SAMP_EN_FD2,
      I2 => BSP_TXBIT_FD,
      O => BSP_TXBIT_D1_i_1_n_0
    );
BSP_TXBIT_FD_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => BSP_TXBIT_I,
      I1 => BTL_SAMP_EN_FD2,
      I2 => tl_n_80,
      O => BSP_TXBIT_FD_i_1_n_0
    );
BTL_RXBIT_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CAN_PHY_RX_I1,
      I1 => BTL_SAMP_EN,
      I2 => CLKM_EN,
      I3 => BTL_RXBIT,
      O => BTL_RXBIT_I_i_1_n_0
    );
CANCEL_CONFIRMED_TL2OL_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FDDD0000"
    )
        port map (
      I0 => tl_n_93,
      I1 => tl_n_260,
      I2 => BTL_SAMP_EN_FD1,
      I3 => \bsp/TXE_MSGINVAL_I\,
      I4 => \bsp/CANCEL_BUFFER\,
      I5 => CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
      O => CANCEL_CONFIRMED_TL2OL_I_i_1_n_0
    );
CAN_PHY_RX_I_NEG_FLOP_X2_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => can_clk_x2,
      CE => '1',
      D => ol_n_126,
      Q => CAN_PHY_RX_I_NEG_FLOP_X2_reg_n_0,
      R => '0'
    );
CAN_PHY_RX_I_NEG_FLOP_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => can_clk,
      CE => '1',
      D => ol_n_126,
      Q => CAN_PHY_RX_I_NEG_FLOP,
      R => '0'
    );
CAN_PHY_TX_LP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAFFFFFEAA0000"
    )
        port map (
      I0 => tl_n_224,
      I1 => tl_n_230,
      I2 => \btl/CAN_PHY_TX_POS_FLOP_X2135_out__0\,
      I3 => tl_n_232,
      I4 => \btl/CAN_PHY_TX_POS_FLOP_X2\,
      I5 => CAN_PHY_TX_LP,
      O => CAN_PHY_TX_LP_i_1_n_0
    );
CAN_PHY_TX_POS_FLOP_X2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEE2"
    )
        port map (
      I0 => tl_n_81,
      I1 => \btl/CAN_PHY_TX_POS_FLOP_X2\,
      I2 => tl_n_225,
      I3 => tl_n_224,
      I4 => MSR_SNOOP_FS2,
      I5 => tl_n_121,
      O => CAN_PHY_TX_POS_FLOP_X2_i_1_n_0
    );
CAN_PHY_TX_POS_FLOP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEE2"
    )
        port map (
      I0 => tl_n_82,
      I1 => \btl/CAN_PHY_TX_POS_FLOP_X2\,
      I2 => tl_n_225,
      I3 => tl_n_224,
      I4 => MSR_SNOOP_FS2,
      I5 => tl_n_121,
      O => CAN_PHY_TX_POS_FLOP_i_1_n_0
    );
EMU_OL_ECR_WEN_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => EMU_CTR_EVENT_I,
      I1 => BTL_SAMP_EN_FD1,
      I2 => \tlom/EMU_CTR_FLG_I\,
      I3 => IC_SYNC_ECR_WEN,
      O => EMU_OL_ECR_WEN_I_i_1_n_0
    );
ERR_ACKERRPASS_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFE000000"
    )
        port map (
      I0 => \tlom/EMU_REC_GR7F\,
      I1 => \tlom/EMU_TEC_I_reg\(7),
      I2 => MSR_SNOOP_FS2,
      I3 => \bsp/p_78_in\,
      I4 => BTL_SAMP_EN_FD1,
      I5 => \bsp/ERR_ACKERRPASS_I\,
      O => ERR_ACKERRPASS_I_i_2_n_0
    );
HSYNC_FLG_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBAAAAFFFFAAAA"
    )
        port map (
      I0 => \btl/HSYNC_FLG_I0\,
      I1 => \btl/HSYNC_OCCR_I\,
      I2 => tl_n_228,
      I3 => \btl/CNTR_EQ_NTQ_I\,
      I4 => \btl/HSYNC_FLG_I\,
      I5 => CLKM_EN,
      O => HSYNC_FLG_I_i_1_n_0
    );
\IC_REG_ECR_I[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ic/IC_SYNC_ECR_WEN_FS3\,
      I1 => \ic/IC_SYNC_ECR_WEN_FS2\,
      O => \ic/IC_REG_ECR_I0\
    );
IC_REG_ESR_ACKER_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0B000F0F000"
    )
        port map (
      I0 => ol_n_302,
      I1 => s_axi_wdata(4),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_ESR_ACKER_FS3\,
      I4 => \ic/IC_REG_ESR_ACKER_FS2\,
      I5 => \ic/IC_REG_ESR_ACKER_I\,
      O => IC_REG_ESR_ACKER_I_i_1_n_0
    );
IC_REG_ESR_BERR_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0B000F0F000"
    )
        port map (
      I0 => ol_n_302,
      I1 => s_axi_wdata(3),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_ESR_BERR_FS3\,
      I4 => \ic/IC_REG_ESR_BERR_FS2\,
      I5 => \ic/IC_REG_ESR_BERR_I\,
      O => IC_REG_ESR_BERR_I_i_1_n_0
    );
IC_REG_ESR_CRCER_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0B000F0F000"
    )
        port map (
      I0 => ol_n_302,
      I1 => s_axi_wdata(0),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_ESR_CRCER_FS3\,
      I4 => \ic/IC_REG_ESR_CRCER_FS2\,
      I5 => \ic/IC_REG_ESR_CRCER_I\,
      O => IC_REG_ESR_CRCER_I_i_1_n_0
    );
IC_REG_ESR_FMER_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0B000F0F000"
    )
        port map (
      I0 => ol_n_302,
      I1 => s_axi_wdata(1),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_ESR_FMER_FS3\,
      I4 => \ic/IC_REG_ESR_FMER_FS2\,
      I5 => \ic/IC_REG_ESR_FMER_I\,
      O => IC_REG_ESR_FMER_I_i_1_n_0
    );
IC_REG_ESR_F_BERR_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0B000F0F000"
    )
        port map (
      I0 => ol_n_302,
      I1 => s_axi_wdata(11),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_ESR_F_BERR_FS3\,
      I4 => \ic/IC_REG_ESR_F_BERR_FS2\,
      I5 => \ic/IC_REG_ESR_F_BERR_I\,
      O => IC_REG_ESR_F_BERR_I_i_1_n_0
    );
IC_REG_ESR_F_CRCER_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0B000F0F000"
    )
        port map (
      I0 => ol_n_302,
      I1 => s_axi_wdata(8),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_ESR_F_CRCER_FS3\,
      I4 => \ic/IC_REG_ESR_F_CRCER_FS2\,
      I5 => \ic/IC_REG_ESR_F_CRCER_I\,
      O => IC_REG_ESR_F_CRCER_I_i_1_n_0
    );
IC_REG_ESR_F_FMER_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0B000F0F000"
    )
        port map (
      I0 => ol_n_302,
      I1 => s_axi_wdata(9),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_ESR_F_FMER_FS3\,
      I4 => \ic/IC_REG_ESR_F_FMER_FS2\,
      I5 => \ic/IC_REG_ESR_F_FMER_I\,
      O => IC_REG_ESR_F_FMER_I_i_1_n_0
    );
IC_REG_ESR_F_STER_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0B000F0F000"
    )
        port map (
      I0 => ol_n_302,
      I1 => s_axi_wdata(10),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_ESR_F_STER_FS3\,
      I4 => \ic/IC_REG_ESR_F_STER_FS2\,
      I5 => \ic/IC_REG_ESR_F_STER_I\,
      O => IC_REG_ESR_F_STER_I_i_1_n_0
    );
IC_REG_ESR_STER_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0B000F0F000"
    )
        port map (
      I0 => ol_n_302,
      I1 => s_axi_wdata(2),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_ESR_STER_FS3\,
      I4 => \ic/IC_REG_ESR_STER_FS2\,
      I5 => \ic/IC_REG_ESR_STER_I\,
      O => IC_REG_ESR_STER_I_i_1_n_0
    );
IC_REG_ISR_ARBLST_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0B000F0F000"
    )
        port map (
      I0 => ol_n_300,
      I1 => s_axi_wdata(0),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_ISR_ARBLST_FS2\,
      I4 => \ic/IC_REG_ISR_ARBLST_FS3\,
      I5 => \ic/p_13_in\(0),
      O => IC_REG_ISR_ARBLST_I_i_1_n_0
    );
IC_REG_ISR_BSFRD_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0F0B00000F000"
    )
        port map (
      I0 => ol_n_300,
      I1 => s_axi_wdata(3),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/p_14_in\(10),
      I4 => \ic/IC_REG_SR_BSFR_FS2\,
      I5 => \ic/p_13_in\(3),
      O => IC_REG_ISR_BSFRD_I_i_1_n_0
    );
IC_REG_ISR_BSOFF_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0F0B00000F000"
    )
        port map (
      I0 => ol_n_300,
      I1 => s_axi_wdata(9),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_ISR_BSOFF_FS2\,
      I4 => \ic/IC_REG_ISR_BSOFF_FS3\,
      I5 => \ic/p_13_in\(9),
      O => IC_REG_ISR_BSOFF_I_i_1_n_0
    );
IC_REG_ISR_ERROR_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7005500"
    )
        port map (
      I0 => ol_n_316,
      I1 => s_axi_wdata(8),
      I2 => ol_n_300,
      I3 => IC_REG_SRR_CEN_I,
      I4 => \ic/p_13_in\(8),
      O => IC_REG_ISR_ERROR_I_i_1_n_0
    );
IC_REG_ISR_MSGLST_I_F1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0B000F0F000"
    )
        port map (
      I0 => ol_n_300,
      I1 => s_axi_wdata(15),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_ISR_MSGLST_FS2_F1\,
      I4 => \ic/IC_REG_ISR_MSGLST_FS3_F1\,
      I5 => \ic/p_13_in\(15),
      O => IC_REG_ISR_MSGLST_I_F1_i_1_n_0
    );
IC_REG_ISR_MSGLST_I_TXE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0B000F0F000"
    )
        port map (
      I0 => ol_n_300,
      I1 => s_axi_wdata(30),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_ISR_MSGLST_FS2_TXE\,
      I4 => \ic/IC_REG_ISR_MSGLST_FS3_TXE\,
      I5 => \ic/p_13_in\(30),
      O => IC_REG_ISR_MSGLST_I_TXE_i_1_n_0
    );
IC_REG_ISR_MSGLST_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0B000F0F000"
    )
        port map (
      I0 => ol_n_300,
      I1 => s_axi_wdata(6),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_ISR_MSGLST_FS2\,
      I4 => \ic/IC_REG_ISR_MSGLST_FS3\,
      I5 => \ic/p_13_in\(6),
      O => IC_REG_ISR_MSGLST_I_i_1_n_0
    );
IC_REG_ISR_PEE_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0F0B00000F000"
    )
        port map (
      I0 => ol_n_300,
      I1 => s_axi_wdata(2),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_SR_PEE_FS2\,
      I4 => \ic/p_14_in\(9),
      I5 => \ic/p_13_in\(2),
      O => IC_REG_ISR_PEE_I_i_1_n_0
    );
IC_REG_ISR_RXMNF_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0B0F000"
    )
        port map (
      I0 => ol_n_300,
      I1 => s_axi_wdata(17),
      I2 => IC_REG_SRR_CEN_I,
      I3 => RXMNF_SET,
      I4 => \ic/p_13_in\(17),
      O => IC_REG_ISR_RXMNF_I_i_1_n_0
    );
IC_REG_ISR_RXOK_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0B000F0F000"
    )
        port map (
      I0 => ol_n_300,
      I1 => s_axi_wdata(4),
      I2 => IC_REG_SRR_CEN_I,
      I3 => RXOK_FS2,
      I4 => RXOK_FS3,
      I5 => \ic/p_13_in\(4),
      O => IC_REG_ISR_RXOK_I_i_1_n_0
    );
IC_REG_ISR_RXWM_I_F1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF8888"
    )
        port map (
      I0 => RXWM_SET_F1,
      I1 => IC_REG_SRR_CEN_I,
      I2 => ol_n_300,
      I3 => s_axi_wdata(16),
      I4 => \ic/p_13_in\(16),
      O => IC_REG_ISR_RXWM_I_F1_i_1_n_0
    );
IC_REG_ISR_RXWM_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF8888"
    )
        port map (
      I0 => RXWM_SET,
      I1 => IC_REG_SRR_CEN_I,
      I2 => ol_n_300,
      I3 => s_axi_wdata(12),
      I4 => \ic/p_13_in\(12),
      O => IC_REG_ISR_RXWM_I_i_1_n_0
    );
IC_REG_ISR_SLEEP_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0F0B00000F000"
    )
        port map (
      I0 => ol_n_300,
      I1 => s_axi_wdata(10),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_SR_SLEEP_FS2\,
      I4 => \ic/IC_REG_SR_SLEEP_FS3\,
      I5 => \ic/p_13_in\(10),
      O => IC_REG_ISR_SLEEP_I_i_1_n_0
    );
IC_REG_ISR_TSCNT_OFLW_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA2FF00"
    )
        port map (
      I0 => IC_REG_SRR_CEN_I,
      I1 => s_axi_wdata(5),
      I2 => ol_n_300,
      I3 => \ic/IC_REG_ISR_TSCNT_OFLW_I0\,
      I4 => \ic/p_13_in\(5),
      O => IC_REG_ISR_TSCNT_OFLW_I_i_1_n_0
    );
IC_REG_ISR_TXCRS_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF0"
    )
        port map (
      I0 => ol_n_300,
      I1 => s_axi_wdata(14),
      I2 => TXCRS_SET,
      I3 => \ic/p_13_in\(14),
      O => IC_REG_ISR_TXCRS_I_i_1_n_0
    );
IC_REG_ISR_TXEWM_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF8888"
    )
        port map (
      I0 => TXEWM_SET,
      I1 => IC_REG_SRR_CEN_I,
      I2 => ol_n_300,
      I3 => s_axi_wdata(31),
      I4 => \ic/p_13_in\(31),
      O => IC_REG_ISR_TXEWM_I_i_1_n_0
    );
IC_REG_ISR_TXOK_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0B000F0F000"
    )
        port map (
      I0 => ol_n_300,
      I1 => s_axi_wdata(1),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_ISR_TXOK_FS2\,
      I4 => \ic/IC_REG_ISR_TXOK_FS3\,
      I5 => \ic/p_13_in\(1),
      O => IC_REG_ISR_TXOK_I_i_1_n_0
    );
IC_REG_ISR_TXTRS_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF0"
    )
        port map (
      I0 => ol_n_300,
      I1 => s_axi_wdata(13),
      I2 => TXTRS_SET,
      I3 => \ic/p_13_in\(13),
      O => IC_REG_ISR_TXTRS_I_i_1_n_0
    );
IC_REG_ISR_WKUP_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0F0B00000F000"
    )
        port map (
      I0 => ol_n_300,
      I1 => s_axi_wdata(11),
      I2 => IC_REG_SRR_CEN_I,
      I3 => \ic/IC_REG_SR_SLEEP_FS3\,
      I4 => \ic/IC_REG_SR_SLEEP_FS2\,
      I5 => \ic/p_13_in\(11),
      O => IC_REG_ISR_WKUP_I_i_1_n_0
    );
IC_REG_SRR_CEN_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => ol_n_304,
      I2 => ol_n_303,
      I3 => ol_n_127,
      I4 => IC_IPSIG_WRITE_I,
      I5 => IC_REG_SRR_CEN_I,
      O => IC_REG_SRR_CEN_I_i_1_n_0
    );
IC_REG_SRR_SRST_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => ol_n_304,
      I2 => ol_n_303,
      I3 => ol_n_127,
      I4 => IC_IPSIG_WRITE_I,
      I5 => IC_REG_SRR_SRST,
      O => IC_REG_SRR_SRST_I_i_1_n_0
    );
\IC_REG_TSR_I[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ic/IC_SYNC_TSR_WEN_FS3\,
      I1 => \ic/IC_SYNC_TSR_WEN_FS2\,
      O => \ic/IC_REG_TSR_I0\
    );
IC_SYNC_ISR_MSGLST_F1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFFF20202000"
    )
        port map (
      I0 => \timestamp/MATCH_RESULT_1_D11__21\,
      I1 => \timestamp/MATCH_RESULT_1_D1\,
      I2 => \timestamp/MATCH_RESULT_FS2_D1\,
      I3 => OL_RX_FIFO_FULL_F1,
      I4 => RXF_FULL_AT_MSG_BOUNDARY,
      I5 => IC_SYNC_ISR_MSGLST_F1,
      O => IC_SYNC_ISR_MSGLST_F1_i_1_n_0
    );
IC_SYNC_ISR_MSGLST_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \bsp/TXE_MSGVAL_FD1\,
      I1 => \bsp/TXE_MSGVAL_FD2\,
      I2 => ol_n_157,
      I3 => ol_n_16,
      I4 => IC_SYNC_ISR_MSGLST_TXE,
      O => IC_SYNC_ISR_MSGLST_i_1_n_0
    );
\IC_SYNC_ISR_MSGLST_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF10101000"
    )
        port map (
      I0 => \timestamp/MATCH_RESULT_1_D11__21\,
      I1 => \timestamp/MATCH_RESULT_0_D1\,
      I2 => \timestamp/MATCH_RESULT_FS2_D1\,
      I3 => RXF_FULL_AT_MSG_BOUNDARY,
      I4 => OL_RX_FIFO_FULL,
      I5 => IC_SYNC_ISR_MSGLST,
      O => \IC_SYNC_ISR_MSGLST_i_1__0_n_0\
    );
IC_TIMESTAMP_RST_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00400000"
    )
        port map (
      I0 => ol_n_301,
      I1 => s_axi_wdata(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => IC_IPSIG_WRITE_I,
      I5 => IC_TIMESTAMP_RST,
      O => IC_TIMESTAMP_RST_i_1_n_0
    );
ID_MATCH_EN_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bsp/BSP_IDVALID_FD1\,
      I1 => \bsp/BSP_IDVALID_FD2\,
      O => ID_MATCH_EN_i_1_n_0
    );
ID_MATCH_EN_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ID_MATCH_EN,
      O => ID_MATCH_EN_i_2_n_0
    );
INDEX_VALID_SIG_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \ol_tbmm/ol_tbs/trigger_next_round\,
      I1 => \ol_tbmm/ol_tbs/tbs_cs\(1),
      I2 => \ol_tbmm/ol_tbs/tbs_cs\(0),
      I3 => \ol_tbmm/index_valid_sig\,
      O => INDEX_VALID_SIG_i_1_n_0
    );
MATCH_RESULT_SIG_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBAA"
    )
        port map (
      I0 => \ol_rbmm/GEN_IMM.ol_imm/ACF_VAL_I\,
      I1 => \olglue/ID_MATCH_EN_FS_D1\,
      I2 => \olglue/ID_MATCH_EN_FS\,
      I3 => MATCH_RESULT,
      O => MATCH_RESULT_SIG_i_1_n_0
    );
MATCH_RUNNING_SIG_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \ol_rbmm/GEN_IMM.ol_imm/ID_MATCH_EN_D2\,
      I1 => \ol_rbmm/GEN_IMM.ol_imm/imm_cs\(0),
      I2 => \ol_rbmm/GEN_IMM.ol_imm/imm_cs\(1),
      I3 => ol_n_18,
      O => MATCH_RUNNING_SIG_i_1_n_0
    );
MSG_ON_CAN_BUS_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2A0"
    )
        port map (
      I0 => tl_n_93,
      I1 => CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
      I2 => tl_n_97,
      I3 => MSG_ON_CAN_BUS,
      O => MSG_ON_CAN_BUS_i_1_n_0
    );
RXE_BRS_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2A000000000000"
    )
        port map (
      I0 => \bsp/RXE_BRS_I\,
      I1 => BTL_SAMP_EN_FD1,
      I2 => tl_n_258,
      I3 => BTL_RXBIT,
      I4 => \bsp/RXE_FDF_I\,
      I5 => \olglue/sync_tl_rst_n\,
      O => RXE_BRS_I_i_1_n_0
    );
\RXE_DATA_STORED_AT_DLC[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bsp/RXE_RXFIFO_WEN_FD1\,
      I1 => \bsp/RXE_RXFIFO_WEN_FD2\,
      O => RXE_RXFIFO_WEN
    );
RXE_ESI_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAA2AAA"
    )
        port map (
      I0 => tl_n_114,
      I1 => \bsp/p_1_in57_in\,
      I2 => \bsp/p_0_in61_in\,
      I3 => BTL_SAMP_EN_FD1,
      I4 => BTL_RXBIT,
      I5 => ol_n_155,
      O => RXE_ESI_I_i_1_n_0
    );
RXE_FDF_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFBFBFAA808080"
    )
        port map (
      I0 => BTL_RXBIT,
      I1 => \bsp/p_0_in26_in\,
      I2 => tl_n_244,
      I3 => tl_n_234,
      I4 => tl_n_246,
      I5 => \bsp/RXE_FDF_I\,
      O => RXE_FDF_I_i_1_n_0
    );
RXE_IC_RXOK_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \bsp/RXE_MSGVAL_FD2\,
      I1 => \bsp/RXE_MSGVAL_FD1\,
      I2 => IC_SYNC_ISR_RXOK,
      O => RXE_IC_RXOK_I_i_1_n_0
    );
RXE_IDE_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => BTL_RXBIT,
      I1 => BTL_SAMP_EN_FD1,
      I2 => \bsp/p_1_in62_in\,
      I3 => SM_STUFFBIT,
      I4 => \bsp/p_1_in119_in\,
      I5 => \bsp/RXE_IDE_I\,
      O => RXE_IDE_I_i_1_n_0
    );
RXE_PASSFLG_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04400000"
    )
        port map (
      I0 => \bsp/p_0_in26_in\,
      I1 => BTL_SAMP_EN_FD1,
      I2 => tl_n_119,
      I3 => BTL_RXBIT,
      I4 => \bsp/p_0_in58_in\,
      I5 => \bsp/RXE_PASSFLG_I\,
      O => RXE_PASSFLG_I_i_2_n_0
    );
RXE_RTR_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => BTL_RXBIT,
      I1 => \bsp/RXE_RTR_I0\,
      I2 => \bsp/RXE_RTR_I\,
      O => RXE_RTR_I_i_1_n_0
    );
SSP_BTL_TXBIT_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tl_n_270,
      I1 => \btl/tdc/TDC_SSP_SAMP_PT\,
      I2 => \btl/SSP_BTL_TXBIT_I\,
      O => SSP_BTL_TXBIT_I_i_1_n_0
    );
SSP_RCVD_RXBIT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => CAN_PHY_RX_I_NEG_FLOP,
      I1 => IFF_EN_FS2,
      I2 => CAN_PHY_RX_I_NEG_FLOP_X2_reg_n_0,
      I3 => \btl/tdc/TDC_SSP_SAMP_PT\,
      I4 => \btl/SSP_RCVD_RXBIT\,
      O => SSP_RCVD_RXBIT_i_1_n_0
    );
TDCV_CNT_REG_WEN_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bsp/p_1_in25_in\,
      I1 => \bsp/p_0_in61_in\,
      I2 => tl_n_97,
      I3 => BTL_SAMP_EN_FD1,
      I4 => TDCV_CNT_REG_WEN,
      O => TDCV_CNT_REG_WEN_i_1_n_0
    );
\TIME_STAMP_CNT_CAPTURE[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bsp/BSP_IN_ID_STATE_I\,
      I1 => \bsp/BSP_IN_ID_STATE_D1\,
      O => BSP_IN_ID_STATE
    );
TIME_STAMP_CNT_REG_WEN_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \timestamp/TS_COUNTER_SW_RST_D2\,
      I1 => \timestamp/CLKM_EN_D1\,
      I2 => IC_SYNC_TSR_WEN,
      O => TIME_STAMP_CNT_REG_WEN_i_1_n_0
    );
TXE_IC_ARBLSS_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => BTL_SAMP_EN_FD1,
      I1 => tl_n_240,
      I2 => \bsp/TXE_IC_ARBLSS_I\,
      O => TXE_IC_ARBLSS_I_i_1_n_0
    );
TXE_IC_TXOK_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \bsp/TXE_MSGVAL_FD2\,
      I1 => \bsp/TXE_MSGVAL_FD1\,
      I2 => IC_SYNC_ISR_TXOK,
      O => TXE_IC_TXOK_I_i_1_n_0
    );
TXE_PASSTX_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF80000000"
    )
        port map (
      I0 => tl_n_97,
      I1 => tl_n_131,
      I2 => BTL_RXBIT,
      I3 => \bsp/p_1_in25_in\,
      I4 => tl_n_32,
      I5 => \bsp/TXE_PASSTX_I\,
      O => TXE_PASSTX_I_i_1_n_0
    );
TXE_PREFETCH_FD_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \bsp/p_1_in57_in\,
      I1 => tl_n_93,
      I2 => BTL_SAMP_EN_FD2,
      I3 => tl_n_32,
      I4 => \bsp/TXE_PREFETCH_FD\,
      O => TXE_PREFETCH_FD_i_2_n_0
    );
TXE_TRNSMT_FLG_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => BTL_SAMP_EN_FD1,
      I1 => \bsp/TXE_TRNSMT_FLG_SET\,
      I2 => tl_n_93,
      O => TXE_TRNSMT_FLG_i_2_n_0
    );
TXE_TXING_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D5C5C0C0C0C0"
    )
        port map (
      I0 => tl_n_241,
      I1 => TXE_TXING15_out,
      I2 => BTL_SAMP_EN_FD1,
      I3 => EMU_REC_ERRACT,
      I4 => tl_n_236,
      I5 => tl_n_97,
      O => TXE_TXING_i_1_n_0
    );
TXE_TX_REN_D1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \bsp/TXE_TX_REN_I\,
      I1 => BTL_SAMP_EN_FD2,
      I2 => \bsp/TXE_TX_REN_D1\,
      O => TXE_TX_REN_D1_i_1_n_0
    );
ack_s_gate_toggle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ACK_S_SIG_IMM,
      I1 => \ol_rbmm/GEN_IMM.ol_imm/ack_s_gate_toggle\,
      O => ack_s_gate_toggle_i_1_n_0
    );
addr_location_incr_count_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D2\,
      I1 => \ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D1\,
      I2 => TXE_BRAM_ADDR(10),
      O => addr_location_incr_count_i_1_n_0
    );
can_phy_tx_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tl_n_82,
      I1 => IFF6_EN_FS2,
      I2 => tl_n_81,
      O => can_phy_tx
    );
invalidate_buffer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0007000000050"
    )
        port map (
      I0 => ol_n_139,
      I1 => \ol_tbmm/CANCEL_CONFIRMED_OL_D1\,
      I2 => \ol_tbmm/index_valid_sig\,
      I3 => MSG_ON_CAN_BUS_AXI_D1,
      I4 => BSP_IN_IFSPACE_OL,
      I5 => \ol_tbmm/invalidate_buffer_i\,
      O => invalidate_buffer_i_1_n_0
    );
ol: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_top
     port map (
      ACF_VAL_I => \ol_rbmm/GEN_IMM.ol_imm/ACF_VAL_I\,
      ACK_S_SIG_IMM => ACK_S_SIG_IMM,
      ADDR_M_CC(9 downto 0) => ADDR_M_CC(9 downto 0),
      \ADDR_RET_reg[11]\ => ol_n_304,
      \ADDR_RET_reg[12]\ => ol_n_300,
      \ADDR_RET_reg[2]\(10 downto 0) => \^q\(10 downto 0),
      \ADDR_RET_reg[7]\ => ol_n_301,
      \ADDR_RET_reg[7]_0\ => ol_n_302,
      \ADDR_RET_reg[7]_1\ => ol_n_303,
      \ADDR_RET_reg[9]\ => ol_n_127,
      BSP_IN_EOF => BSP_IN_EOF,
      BSP_IN_IFSPACE => BSP_IN_IFSPACE,
      BSP_IN_IFSPACE_OL => BSP_IN_IFSPACE_OL,
      BTL_COUNTER_I17_carry_i_6(1) => tl_n_69,
      BTL_COUNTER_I17_carry_i_6(0) => tl_n_70,
      BTL_NTQ_I(2) => \btl/BTL_NTQ_I\(6),
      BTL_NTQ_I(1) => \btl/BTL_NTQ_I\(3),
      BTL_NTQ_I(0) => \btl/BTL_NTQ_I\(0),
      Bus2IP_CS => Bus2IP_CS,
      Bus2IP_RNW => Bus2IP_RNW,
      CANCEL_CONFIRMED_OL_D1 => \ol_tbmm/CANCEL_CONFIRMED_OL_D1\,
      CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL => CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
      CO(0) => tl_n_268,
      D(12 downto 0) => D(12 downto 0),
      E(0) => \ic/IC_REG_ECR_I0\,
      E_DATA_ACK => E_DATA_ACK,
      \FSM_sequential_tbs_cs_reg[1]\(1 downto 0) => \ol_tbmm/ol_tbs/tbs_cs\(1 downto 0),
      IC_IPSIG_WRITE_I => IC_IPSIG_WRITE_I,
      \IC_REG_BRPR_I_reg[0]\(7) => IC_REG_BRPR(0),
      \IC_REG_BRPR_I_reg[0]\(6) => IC_REG_BRPR(1),
      \IC_REG_BRPR_I_reg[0]\(5) => IC_REG_BRPR(2),
      \IC_REG_BRPR_I_reg[0]\(4) => IC_REG_BRPR(3),
      \IC_REG_BRPR_I_reg[0]\(3) => IC_REG_BRPR(4),
      \IC_REG_BRPR_I_reg[0]\(2) => IC_REG_BRPR(5),
      \IC_REG_BRPR_I_reg[0]\(1) => IC_REG_BRPR(6),
      \IC_REG_BRPR_I_reg[0]\(0) => IC_REG_BRPR(7),
      IC_REG_ESR_ACKER_FS3 => \ic/IC_REG_ESR_ACKER_FS3\,
      IC_REG_ESR_ACKER_I => \ic/IC_REG_ESR_ACKER_I\,
      IC_REG_ESR_ACKER_I_reg => IC_REG_ESR_ACKER_I_i_1_n_0,
      IC_REG_ESR_BERR_FS3 => \ic/IC_REG_ESR_BERR_FS3\,
      IC_REG_ESR_BERR_I => \ic/IC_REG_ESR_BERR_I\,
      IC_REG_ESR_BERR_I_reg => IC_REG_ESR_BERR_I_i_1_n_0,
      IC_REG_ESR_CRCER_FS3 => \ic/IC_REG_ESR_CRCER_FS3\,
      IC_REG_ESR_CRCER_I => \ic/IC_REG_ESR_CRCER_I\,
      IC_REG_ESR_CRCER_I_reg => IC_REG_ESR_CRCER_I_i_1_n_0,
      IC_REG_ESR_FMER_FS3 => \ic/IC_REG_ESR_FMER_FS3\,
      IC_REG_ESR_FMER_I => \ic/IC_REG_ESR_FMER_I\,
      IC_REG_ESR_FMER_I_reg => IC_REG_ESR_FMER_I_i_1_n_0,
      IC_REG_ESR_F_BERR_FS3 => \ic/IC_REG_ESR_F_BERR_FS3\,
      IC_REG_ESR_F_BERR_I => \ic/IC_REG_ESR_F_BERR_I\,
      IC_REG_ESR_F_BERR_I_reg => IC_REG_ESR_F_BERR_I_i_1_n_0,
      IC_REG_ESR_F_CRCER_FS3 => \ic/IC_REG_ESR_F_CRCER_FS3\,
      IC_REG_ESR_F_CRCER_I => \ic/IC_REG_ESR_F_CRCER_I\,
      IC_REG_ESR_F_CRCER_I_reg => IC_REG_ESR_F_CRCER_I_i_1_n_0,
      IC_REG_ESR_F_FMER_FS3 => \ic/IC_REG_ESR_F_FMER_FS3\,
      IC_REG_ESR_F_FMER_I => \ic/IC_REG_ESR_F_FMER_I\,
      IC_REG_ESR_F_FMER_I_reg => IC_REG_ESR_F_FMER_I_i_1_n_0,
      IC_REG_ESR_F_STER_FS3 => \ic/IC_REG_ESR_F_STER_FS3\,
      IC_REG_ESR_F_STER_I => \ic/IC_REG_ESR_F_STER_I\,
      IC_REG_ESR_F_STER_I_reg => IC_REG_ESR_F_STER_I_i_1_n_0,
      IC_REG_ESR_STER_FS3 => \ic/IC_REG_ESR_STER_FS3\,
      IC_REG_ESR_STER_I => \ic/IC_REG_ESR_STER_I\,
      IC_REG_ESR_STER_I_reg => IC_REG_ESR_STER_I_i_1_n_0,
      \IC_REG_F_BRPR_I_reg[15]\(14) => IC_REG_F_BRPR_TDC_EN,
      \IC_REG_F_BRPR_I_reg[15]\(13) => IC_REG_F_BRPR_TDCOFF(0),
      \IC_REG_F_BRPR_I_reg[15]\(12) => IC_REG_F_BRPR_TDCOFF(1),
      \IC_REG_F_BRPR_I_reg[15]\(11) => IC_REG_F_BRPR_TDCOFF(2),
      \IC_REG_F_BRPR_I_reg[15]\(10) => IC_REG_F_BRPR_TDCOFF(3),
      \IC_REG_F_BRPR_I_reg[15]\(9) => IC_REG_F_BRPR_TDCOFF(4),
      \IC_REG_F_BRPR_I_reg[15]\(8) => IC_REG_F_BRPR_TDCOFF(5),
      \IC_REG_F_BRPR_I_reg[15]\(7) => IC_REG_F_BRPR(0),
      \IC_REG_F_BRPR_I_reg[15]\(6) => IC_REG_F_BRPR(1),
      \IC_REG_F_BRPR_I_reg[15]\(5) => IC_REG_F_BRPR(2),
      \IC_REG_F_BRPR_I_reg[15]\(4) => IC_REG_F_BRPR(3),
      \IC_REG_F_BRPR_I_reg[15]\(3) => IC_REG_F_BRPR(4),
      \IC_REG_F_BRPR_I_reg[15]\(2) => IC_REG_F_BRPR(5),
      \IC_REG_F_BRPR_I_reg[15]\(1) => IC_REG_F_BRPR(6),
      \IC_REG_F_BRPR_I_reg[15]\(0) => IC_REG_F_BRPR(7),
      \IC_REG_F_BTR_SJW_I_reg[0]\(3) => IC_REG_F_BTR_SJW(0),
      \IC_REG_F_BTR_SJW_I_reg[0]\(2) => IC_REG_F_BTR_SJW(1),
      \IC_REG_F_BTR_SJW_I_reg[0]\(1) => IC_REG_F_BTR_SJW(2),
      \IC_REG_F_BTR_SJW_I_reg[0]\(0) => IC_REG_F_BTR_SJW(3),
      \IC_REG_F_BTR_TS1_I_reg[0]\(4) => IC_REG_F_BTR_TS1(0),
      \IC_REG_F_BTR_TS1_I_reg[0]\(3) => IC_REG_F_BTR_TS1(1),
      \IC_REG_F_BTR_TS1_I_reg[0]\(2) => IC_REG_F_BTR_TS1(2),
      \IC_REG_F_BTR_TS1_I_reg[0]\(1) => IC_REG_F_BTR_TS1(3),
      \IC_REG_F_BTR_TS1_I_reg[0]\(0) => IC_REG_F_BTR_TS1(4),
      \IC_REG_F_BTR_TS2_I_reg[0]\(3) => IC_REG_F_BTR_TS2(0),
      \IC_REG_F_BTR_TS2_I_reg[0]\(2) => IC_REG_F_BTR_TS2(1),
      \IC_REG_F_BTR_TS2_I_reg[0]\(1) => IC_REG_F_BTR_TS2(2),
      \IC_REG_F_BTR_TS2_I_reg[0]\(0) => IC_REG_F_BTR_TS2(3),
      \IC_REG_IFF_EN_I_reg[5]\(2) => IC_REG_IFF_EN(5),
      \IC_REG_IFF_EN_I_reg[5]\(1) => IC_REG_IFF_EN(6),
      \IC_REG_IFF_EN_I_reg[5]\(0) => IC_REG_IFF_EN(7),
      IC_REG_ISR_ARBLST_FS3 => \ic/IC_REG_ISR_ARBLST_FS3\,
      IC_REG_ISR_ARBLST_I_reg => IC_REG_ISR_ARBLST_I_i_1_n_0,
      IC_REG_ISR_BSFRD_I_reg => IC_REG_ISR_BSFRD_I_i_1_n_0,
      IC_REG_ISR_BSOFF_FS3 => \ic/IC_REG_ISR_BSOFF_FS3\,
      IC_REG_ISR_BSOFF_I_reg => IC_REG_ISR_BSOFF_I_i_1_n_0,
      IC_REG_ISR_ERROR_I_reg => IC_REG_ISR_ERROR_I_i_1_n_0,
      IC_REG_ISR_MSGLST_FS3 => \ic/IC_REG_ISR_MSGLST_FS3\,
      IC_REG_ISR_MSGLST_FS3_F1 => \ic/IC_REG_ISR_MSGLST_FS3_F1\,
      IC_REG_ISR_MSGLST_FS3_TXE => \ic/IC_REG_ISR_MSGLST_FS3_TXE\,
      IC_REG_ISR_MSGLST_I_F1_reg => IC_REG_ISR_MSGLST_I_F1_i_1_n_0,
      IC_REG_ISR_MSGLST_I_TXE_reg => IC_REG_ISR_MSGLST_I_TXE_i_1_n_0,
      IC_REG_ISR_MSGLST_I_reg => IC_REG_ISR_MSGLST_I_i_1_n_0,
      IC_REG_ISR_PEE_I_reg => IC_REG_ISR_PEE_I_i_1_n_0,
      IC_REG_ISR_RXMNF_I_reg => IC_REG_ISR_RXMNF_I_i_1_n_0,
      IC_REG_ISR_RXOK_I_reg => IC_REG_ISR_RXOK_I_i_1_n_0,
      IC_REG_ISR_RXWM_I_F1_reg => IC_REG_ISR_RXWM_I_F1_i_1_n_0,
      IC_REG_ISR_RXWM_I_reg => IC_REG_ISR_RXWM_I_i_1_n_0,
      IC_REG_ISR_SLEEP_I_reg => IC_REG_ISR_SLEEP_I_i_1_n_0,
      IC_REG_ISR_TSCNT_OFLW_I0 => \ic/IC_REG_ISR_TSCNT_OFLW_I0\,
      IC_REG_ISR_TSCNT_OFLW_I_reg => IC_REG_ISR_TSCNT_OFLW_I_i_1_n_0,
      IC_REG_ISR_TXCRS_I_reg => IC_REG_ISR_TXCRS_I_i_1_n_0,
      IC_REG_ISR_TXEWM_I_reg => IC_REG_ISR_TXEWM_I_i_1_n_0,
      IC_REG_ISR_TXOK_FS3 => \ic/IC_REG_ISR_TXOK_FS3\,
      IC_REG_ISR_TXOK_I_reg => IC_REG_ISR_TXOK_I_i_1_n_0,
      IC_REG_ISR_TXTRS_I_reg => IC_REG_ISR_TXTRS_I_i_1_n_0,
      IC_REG_ISR_WKUP_I_reg => IC_REG_ISR_WKUP_I_i_1_n_0,
      IC_REG_MSR_BRSD_I_reg => IC_REG_MSR_BRSD,
      IC_REG_MSR_DAR => IC_REG_MSR_DAR,
      IC_REG_MSR_DPEE_I_reg => IC_REG_MSR_DPEE,
      IC_REG_MSR_LBACK => IC_REG_MSR_LBACK,
      IC_REG_MSR_SLEEP_reg => IC_REG_MSR_SLEEP,
      \IC_REG_N_BTR_SJW_I_reg[0]\(6) => IC_REG_N_BTR_SJW(0),
      \IC_REG_N_BTR_SJW_I_reg[0]\(5) => IC_REG_N_BTR_SJW(1),
      \IC_REG_N_BTR_SJW_I_reg[0]\(4) => IC_REG_N_BTR_SJW(2),
      \IC_REG_N_BTR_SJW_I_reg[0]\(3) => IC_REG_N_BTR_SJW(3),
      \IC_REG_N_BTR_SJW_I_reg[0]\(2) => IC_REG_N_BTR_SJW(4),
      \IC_REG_N_BTR_SJW_I_reg[0]\(1) => IC_REG_N_BTR_SJW(5),
      \IC_REG_N_BTR_SJW_I_reg[0]\(0) => IC_REG_N_BTR_SJW(6),
      \IC_REG_N_BTR_TS1_I_reg[0]\(7) => IC_REG_N_BTR_TS1(0),
      \IC_REG_N_BTR_TS1_I_reg[0]\(6) => IC_REG_N_BTR_TS1(1),
      \IC_REG_N_BTR_TS1_I_reg[0]\(5) => IC_REG_N_BTR_TS1(2),
      \IC_REG_N_BTR_TS1_I_reg[0]\(4) => IC_REG_N_BTR_TS1(3),
      \IC_REG_N_BTR_TS1_I_reg[0]\(3) => IC_REG_N_BTR_TS1(4),
      \IC_REG_N_BTR_TS1_I_reg[0]\(2) => IC_REG_N_BTR_TS1(5),
      \IC_REG_N_BTR_TS1_I_reg[0]\(1) => IC_REG_N_BTR_TS1(6),
      \IC_REG_N_BTR_TS1_I_reg[0]\(0) => IC_REG_N_BTR_TS1(7),
      \IC_REG_N_BTR_TS2_I_reg[0]\(6) => IC_REG_N_BTR_TS2(0),
      \IC_REG_N_BTR_TS2_I_reg[0]\(5) => IC_REG_N_BTR_TS2(1),
      \IC_REG_N_BTR_TS2_I_reg[0]\(4) => IC_REG_N_BTR_TS2(2),
      \IC_REG_N_BTR_TS2_I_reg[0]\(3) => IC_REG_N_BTR_TS2(3),
      \IC_REG_N_BTR_TS2_I_reg[0]\(2) => IC_REG_N_BTR_TS2(4),
      \IC_REG_N_BTR_TS2_I_reg[0]\(1) => IC_REG_N_BTR_TS2(5),
      \IC_REG_N_BTR_TS2_I_reg[0]\(0) => IC_REG_N_BTR_TS2(6),
      \IC_REG_RXFP_I2_reg[0]\(4) => IC_REG_WMR_RXFP(0),
      \IC_REG_RXFP_I2_reg[0]\(3) => IC_REG_WMR_RXFP(1),
      \IC_REG_RXFP_I2_reg[0]\(2) => IC_REG_WMR_RXFP(2),
      \IC_REG_RXFP_I2_reg[0]\(1) => IC_REG_WMR_RXFP(3),
      \IC_REG_RXFP_I2_reg[0]\(0) => IC_REG_WMR_RXFP(4),
      IC_REG_SBR_I_reg => IC_REG_SBR,
      IC_REG_SRR_CEN_I => IC_REG_SRR_CEN_I,
      IC_REG_SRR_CEN_I_reg => IC_REG_SRR_CEN_I_i_1_n_0,
      IC_REG_SRR_SRST => IC_REG_SRR_SRST,
      IC_REG_SRR_SRST_I_reg => IC_REG_SRR_SRST_I_i_1_n_0,
      IC_REG_SR_SLEEP_FS3 => \ic/IC_REG_SR_SLEEP_FS3\,
      IC_REG_SR_SNOOP_I_reg => IC_REG_MSR_SNOOP,
      \IC_REG_TSR_I_reg[15]\(0) => \ic/IC_REG_TSR_I0\,
      IC_SYNC_ECR_ACK_I_reg => IC_SYNC_ECR_ACK,
      IC_SYNC_ECR_WEN => IC_SYNC_ECR_WEN,
      IC_SYNC_ECR_WEN_FS3 => \ic/IC_SYNC_ECR_WEN_FS3\,
      IC_SYNC_ESR_ACKER => IC_SYNC_ESR_ACKER,
      IC_SYNC_ESR_BERR => IC_SYNC_ESR_BERR,
      IC_SYNC_ESR_CRCER => IC_SYNC_ESR_CRCER,
      IC_SYNC_ESR_FMER => IC_SYNC_ESR_FMER,
      IC_SYNC_ESR_F_BERR => IC_SYNC_ESR_F_BERR,
      IC_SYNC_ESR_F_CRCER => IC_SYNC_ESR_F_CRCER,
      IC_SYNC_ESR_F_FMER => IC_SYNC_ESR_F_FMER,
      IC_SYNC_ESR_F_STER => IC_SYNC_ESR_F_STER,
      IC_SYNC_ESR_STER => IC_SYNC_ESR_STER,
      IC_SYNC_ISR_ARBLST => IC_SYNC_ISR_ARBLST,
      IC_SYNC_ISR_BSOFF => IC_SYNC_ISR_BSOFF,
      IC_SYNC_ISR_MSGLST => IC_SYNC_ISR_MSGLST,
      IC_SYNC_ISR_MSGLST_F1 => IC_SYNC_ISR_MSGLST_F1,
      IC_SYNC_ISR_MSGLST_TXE => IC_SYNC_ISR_MSGLST_TXE,
      IC_SYNC_ISR_MSGLST_reg => IC_SYNC_ISR_MSGLST_i_1_n_0,
      IC_SYNC_ISR_RXOK => IC_SYNC_ISR_RXOK,
      IC_SYNC_ISR_TXOK => IC_SYNC_ISR_TXOK,
      IC_SYNC_SR_BIDLE => IC_SYNC_SR_BIDLE,
      IC_SYNC_SR_BSFR => IC_SYNC_SR_BSFR,
      IC_SYNC_SR_ERRWRN => IC_SYNC_SR_ERRWRN,
      IC_SYNC_SR_LBACK => IC_SYNC_SR_LBACK,
      IC_SYNC_SR_PEE => IC_SYNC_SR_PEE,
      IC_SYNC_SR_RSTST => IC_SYNC_SR_RSTST,
      IC_SYNC_SR_SLEEP => IC_SYNC_SR_SLEEP,
      IC_SYNC_TSR_WEN => IC_SYNC_TSR_WEN,
      IC_SYNC_TSR_WEN_FS3 => \ic/IC_SYNC_TSR_WEN_FS3\,
      IC_TIMESTAMP_RST_reg => IC_TIMESTAMP_RST,
      IC_TIMESTAMP_RST_reg_0 => IC_TIMESTAMP_RST_i_1_n_0,
      ID_MATCH_EN => ID_MATCH_EN,
      ID_MATCH_EN_D2 => \ol_rbmm/GEN_IMM.ol_imm/ID_MATCH_EN_D2\,
      ID_MATCH_EN_FS_D1 => \olglue/ID_MATCH_EN_FS_D1\,
      INDEX_VALID_SIG_reg => INDEX_VALID_SIG_i_1_n_0,
      \MATCHED_FILTER_INDEX_reg[4]\(4 downto 0) => MATCHED_FILTER_INDEX(4 downto 0),
      \MATCH_RESULT_1_D11__21\ => \timestamp/MATCH_RESULT_1_D11__21\,
      MATCH_RESULT_FS2_D1 => \timestamp/MATCH_RESULT_FS2_D1\,
      MATCH_RESULT_SIG_reg => MATCH_RESULT,
      MATCH_RESULT_SIG_reg_0 => MATCH_RESULT_SIG_i_1_n_0,
      MATCH_RESULT_TO_BSP0 => \timestamp/MATCH_RESULT_TO_BSP0\,
      MATCH_RUNNING_SIG_reg => ol_n_18,
      MATCH_RUNNING_SIG_reg_0 => MATCH_RUNNING_SIG_i_1_n_0,
      MSG_ON_CAN_BUS => MSG_ON_CAN_BUS,
      MSG_ON_CAN_BUS_AXI_D1 => MSG_ON_CAN_BUS_AXI_D1,
      \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]\(0) => IC_SYNC_SR_ESTAT(1),
      O(0) => tl_n_71,
      OL_RX_FIFO_FULL => OL_RX_FIFO_FULL,
      OL_RX_FIFO_FULL_F1 => OL_RX_FIFO_FULL_F1,
      Q(0) => \ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_i_reg\(6),
      \RD_DATA_RET_reg[0]\(31 downto 0) => \RD_DATA_RET_reg[0]\(31 downto 0),
      \RD_DATA_RET_reg[0]_0\(31 downto 0) => \RD_DATA_RET_reg[0]_0\(31 downto 0),
      \RD_DATA_S_D1_reg[0]\(31 downto 0) => \RD_DATA_S_D1_reg[0]\(31 downto 0),
      \RXE_DATA_STORED_AT_DLC_reg[0]\(10) => ol_n_228,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(9) => ol_n_229,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(8) => ol_n_230,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(7) => ol_n_231,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(6) => ol_n_232,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(5) => ol_n_233,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(4) => ol_n_234,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(3) => ol_n_235,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(2) => ol_n_236,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(1) => ol_n_237,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(0) => ol_n_238,
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(31) => RXE_DOUT(0),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(30) => RXE_DOUT(1),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(29) => RXE_DOUT(2),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(28) => RXE_DOUT(3),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(27) => RXE_DOUT(4),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(26) => RXE_DOUT(5),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(25) => RXE_DOUT(6),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(24) => RXE_DOUT(7),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(23) => RXE_DOUT(8),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(22) => RXE_DOUT(9),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(21) => RXE_DOUT(10),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(20) => RXE_DOUT(11),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(19) => RXE_DOUT(12),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(18) => RXE_DOUT(13),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(17) => RXE_DOUT(14),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(16) => RXE_DOUT(15),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(15) => RXE_DOUT(16),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(14) => RXE_DOUT(17),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(13) => RXE_DOUT(18),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(12) => RXE_DOUT(19),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(11) => RXE_DOUT(20),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(10) => RXE_DOUT(21),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(9) => RXE_DOUT(22),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(8) => RXE_DOUT(23),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(7) => RXE_DOUT(24),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(6) => RXE_DOUT(25),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(5) => RXE_DOUT(26),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(4) => RXE_DOUT(27),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(3) => RXE_DOUT(28),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(2) => RXE_DOUT(29),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(1) => RXE_DOUT(30),
      \RXE_DATA_STORED_AT_DLC_reg[0]_0\(0) => RXE_DOUT(31),
      RXE_FDF_I => \bsp/RXE_FDF_I\,
      RXE_MSGVAL_EARLY_F0 => RXE_MSGVAL_EARLY_F0,
      RXE_MSGVAL_EARLY_F1 => RXE_MSGVAL_EARLY_F1,
      RXE_RXFIFO_WEN => RXE_RXFIFO_WEN,
      RXE_RXFIFO_WEN_FD1 => \bsp/RXE_RXFIFO_WEN_FD1\,
      RXE_RXFIFO_WEN_FD2 => \bsp/RXE_RXFIFO_WEN_FD2\,
      RXE_RXMSG_INVAL_F0 => RXE_RXMSG_INVAL_F0,
      RXE_RXMSG_INVAL_F1 => RXE_RXMSG_INVAL_F1,
      RXE_RXMSG_VAL_F0 => RXE_RXMSG_VAL_F0,
      RXE_RXMSG_VAL_F1 => RXE_RXMSG_VAL_F1,
      RXF_FULL_AT_MSG_BOUNDARY => RXF_FULL_AT_MSG_BOUNDARY,
      RXF_FULL_AT_MSG_BOUNDARY_F1 => RXF_FULL_AT_MSG_BOUNDARY_F1,
      RXF_FULL_I_reg => ol_n_16,
      RXF_FULL_I_reg_0 => ol_n_183,
      RXF_FULL_I_reg_1 => ol_n_184,
      RXMNF_SET => RXMNF_SET,
      RXOK_FS3 => RXOK_FS3,
      RXWM_SET => RXWM_SET,
      RXWM_SET_F1 => RXWM_SET_F1,
      RX_ADDR_M_CC_F1(9 downto 0) => RX_ADDR_M_CC_F1(10 downto 1),
      S(0) => ol_n_185,
      \SINGLE_BIT.s_level_out_d4_reg\ => \ic/IC_REG_SR_PEE_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_0\ => \ic/IC_REG_SR_BSFR_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_1\ => \ic/IC_REG_ESR_F_CRCER_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_10\ => \ic/IC_REG_ESR_BERR_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_11\ => \ic/IC_REG_ESR_ACKER_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_12\ => \ic/IC_REG_SR_SLEEP_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_13\ => RXOK_FS2,
      \SINGLE_BIT.s_level_out_d4_reg_14\ => \ic/IC_REG_ISR_MSGLST_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_15\ => \ic/IC_REG_ISR_MSGLST_FS2_F1\,
      \SINGLE_BIT.s_level_out_d4_reg_16\ => \ic/IC_REG_ISR_MSGLST_FS2_TXE\,
      \SINGLE_BIT.s_level_out_d4_reg_17\ => \ic/IC_REG_ISR_BSOFF_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_18\ => ol_n_316,
      \SINGLE_BIT.s_level_out_d4_reg_2\ => \ic/IC_REG_ESR_F_FMER_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_3\ => \ic/IC_REG_ESR_F_STER_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_4\ => \ic/IC_REG_ESR_F_BERR_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_5\ => \ic/IC_SYNC_TSR_WEN_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_6\ => \ic/IC_SYNC_ECR_WEN_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_7\ => \ic/IC_REG_ESR_CRCER_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_8\ => \ic/IC_REG_ESR_FMER_FS2\,
      \SINGLE_BIT.s_level_out_d4_reg_9\ => \ic/IC_REG_ESR_STER_FS2\,
      \SINGLE_BIT.s_level_out_d6_reg\ => \ic/IC_REG_ISR_ARBLST_FS2\,
      \SINGLE_BIT.s_level_out_d6_reg_0\ => \ic/IC_REG_ISR_TXOK_FS2\,
      SR(0) => E_RST_I_reg,
      SYNC_RST_TL => SYNC_RST_TL,
      TDCV_CNT_REG_WEN => TDCV_CNT_REG_WEN,
      TRR_REG_WRITE_PULSE => \ol_tbmm/TRR_REG_WRITE_PULSE\,
      TRR_REG_WRITE_PULSE_reg => ol_n_139,
      TS_RX_WDATA_F1(20) => TS_RX_WDATA_F1(11),
      TS_RX_WDATA_F1(19) => TS_RX_WDATA_F1(12),
      TS_RX_WDATA_F1(18) => TS_RX_WDATA_F1(13),
      TS_RX_WDATA_F1(17) => TS_RX_WDATA_F1(14),
      TS_RX_WDATA_F1(16) => TS_RX_WDATA_F1(15),
      TS_RX_WDATA_F1(15) => TS_RX_WDATA_F1(16),
      TS_RX_WDATA_F1(14) => TS_RX_WDATA_F1(17),
      TS_RX_WDATA_F1(13) => TS_RX_WDATA_F1(18),
      TS_RX_WDATA_F1(12) => TS_RX_WDATA_F1(19),
      TS_RX_WDATA_F1(11) => TS_RX_WDATA_F1(20),
      TS_RX_WDATA_F1(10) => TS_RX_WDATA_F1(21),
      TS_RX_WDATA_F1(9) => TS_RX_WDATA_F1(22),
      TS_RX_WDATA_F1(8) => TS_RX_WDATA_F1(23),
      TS_RX_WDATA_F1(7) => TS_RX_WDATA_F1(24),
      TS_RX_WDATA_F1(6) => TS_RX_WDATA_F1(25),
      TS_RX_WDATA_F1(5) => TS_RX_WDATA_F1(26),
      TS_RX_WDATA_F1(4) => TS_RX_WDATA_F1(27),
      TS_RX_WDATA_F1(3) => TS_RX_WDATA_F1(28),
      TS_RX_WDATA_F1(2) => TS_RX_WDATA_F1(29),
      TS_RX_WDATA_F1(1) => TS_RX_WDATA_F1(30),
      TS_RX_WDATA_F1(0) => TS_RX_WDATA_F1(31),
      TS_RX_WEN => TS_RX_WEN,
      TS_RX_WEN_F1 => TS_RX_WEN_F1,
      TXCRS_SET => TXCRS_SET,
      TXEWM_SET => TXEWM_SET,
      TXE_BRAM_WEN => TXE_BRAM_WEN,
      \TXE_DATA_TS_reg[7]\(0) => ol_n_157,
      TXE_MSGVAL_D1 => \ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D1\,
      TXE_MSGVAL_D2 => \ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D2\,
      TXE_MSGVAL_FD1 => \bsp/TXE_MSGVAL_FD1\,
      TXE_MSGVAL_FD2 => \bsp/TXE_MSGVAL_FD2\,
      TXTRS_SET => TXTRS_SET,
      ack_s_gate_toggle => \ol_rbmm/GEN_IMM.ol_imm/ack_s_gate_toggle\,
      ack_s_gate_toggle_reg => ack_s_gate_toggle_i_1_n_0,
      addr_location_incr_count_reg(0) => TXE_BRAM_ADDR(10),
      \addr_location_incr_count_reg[0]_0\(0) => tl_n_133,
      \addr_location_incr_count_reg[4]\ => \^txe_tx_ren_d1_reg\,
      addr_location_incr_count_reg_0 => addr_location_incr_count_i_1_n_0,
      addr_location_incr_count_reg_0_sp_1 => RX_ADDR_M_CC_F1(0),
      addra(10 downto 0) => addra(10 downto 0),
      addrb(9 downto 0) => addrb(9 downto 0),
      \arststages_ff_reg[1]\(0) => OL_FIFO_RST,
      \arststages_ff_reg[1]_0\ => ol_n_155,
      can_clk => can_clk,
      can_phy_rx => can_phy_rx,
      can_phy_rx_0 => ol_n_126,
      dest_arst => \olglue/sync_tl_rst_n\,
      dest_rst => dest_rst,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      enb => enb,
      host_req_reg => host_req_reg,
      host_req_reg_0 => host_req_reg_0,
      \ic_reg_sr_tdcv_cdc_tig_reg[6]\(6 downto 0) => IC_REG_SR_TDCV(6 downto 0),
      \ic_sync_ecr_cdc_tig_reg[0]\(15) => IC_SYNC_ECR(0),
      \ic_sync_ecr_cdc_tig_reg[0]\(14) => IC_SYNC_ECR(1),
      \ic_sync_ecr_cdc_tig_reg[0]\(13) => IC_SYNC_ECR(2),
      \ic_sync_ecr_cdc_tig_reg[0]\(12) => IC_SYNC_ECR(3),
      \ic_sync_ecr_cdc_tig_reg[0]\(11) => IC_SYNC_ECR(4),
      \ic_sync_ecr_cdc_tig_reg[0]\(10) => IC_SYNC_ECR(5),
      \ic_sync_ecr_cdc_tig_reg[0]\(9) => IC_SYNC_ECR(6),
      \ic_sync_ecr_cdc_tig_reg[0]\(8) => IC_SYNC_ECR(7),
      \ic_sync_ecr_cdc_tig_reg[0]\(7) => IC_SYNC_ECR(8),
      \ic_sync_ecr_cdc_tig_reg[0]\(6) => IC_SYNC_ECR(9),
      \ic_sync_ecr_cdc_tig_reg[0]\(5) => IC_SYNC_ECR(10),
      \ic_sync_ecr_cdc_tig_reg[0]\(4) => IC_SYNC_ECR(11),
      \ic_sync_ecr_cdc_tig_reg[0]\(3) => IC_SYNC_ECR(12),
      \ic_sync_ecr_cdc_tig_reg[0]\(2) => IC_SYNC_ECR(13),
      \ic_sync_ecr_cdc_tig_reg[0]\(1) => IC_SYNC_ECR(14),
      \ic_sync_ecr_cdc_tig_reg[0]\(0) => IC_SYNC_ECR(15),
      \id_for_match_cdc_tig_reg[0]_0\(31) => ID_FOR_MATCH(0),
      \id_for_match_cdc_tig_reg[0]_0\(30) => ID_FOR_MATCH(1),
      \id_for_match_cdc_tig_reg[0]_0\(29) => ID_FOR_MATCH(2),
      \id_for_match_cdc_tig_reg[0]_0\(28) => ID_FOR_MATCH(3),
      \id_for_match_cdc_tig_reg[0]_0\(27) => ID_FOR_MATCH(4),
      \id_for_match_cdc_tig_reg[0]_0\(26) => ID_FOR_MATCH(5),
      \id_for_match_cdc_tig_reg[0]_0\(25) => ID_FOR_MATCH(6),
      \id_for_match_cdc_tig_reg[0]_0\(24) => ID_FOR_MATCH(7),
      \id_for_match_cdc_tig_reg[0]_0\(23) => ID_FOR_MATCH(8),
      \id_for_match_cdc_tig_reg[0]_0\(22) => ID_FOR_MATCH(9),
      \id_for_match_cdc_tig_reg[0]_0\(21) => ID_FOR_MATCH(10),
      \id_for_match_cdc_tig_reg[0]_0\(20) => ID_FOR_MATCH(11),
      \id_for_match_cdc_tig_reg[0]_0\(19) => ID_FOR_MATCH(12),
      \id_for_match_cdc_tig_reg[0]_0\(18) => ID_FOR_MATCH(13),
      \id_for_match_cdc_tig_reg[0]_0\(17) => ID_FOR_MATCH(14),
      \id_for_match_cdc_tig_reg[0]_0\(16) => ID_FOR_MATCH(15),
      \id_for_match_cdc_tig_reg[0]_0\(15) => ID_FOR_MATCH(16),
      \id_for_match_cdc_tig_reg[0]_0\(14) => ID_FOR_MATCH(17),
      \id_for_match_cdc_tig_reg[0]_0\(13) => ID_FOR_MATCH(18),
      \id_for_match_cdc_tig_reg[0]_0\(12) => ID_FOR_MATCH(19),
      \id_for_match_cdc_tig_reg[0]_0\(11) => ID_FOR_MATCH(20),
      \id_for_match_cdc_tig_reg[0]_0\(10) => ID_FOR_MATCH(21),
      \id_for_match_cdc_tig_reg[0]_0\(9) => ID_FOR_MATCH(22),
      \id_for_match_cdc_tig_reg[0]_0\(8) => ID_FOR_MATCH(23),
      \id_for_match_cdc_tig_reg[0]_0\(7) => ID_FOR_MATCH(24),
      \id_for_match_cdc_tig_reg[0]_0\(6) => ID_FOR_MATCH(25),
      \id_for_match_cdc_tig_reg[0]_0\(5) => ID_FOR_MATCH(26),
      \id_for_match_cdc_tig_reg[0]_0\(4) => ID_FOR_MATCH(27),
      \id_for_match_cdc_tig_reg[0]_0\(3) => ID_FOR_MATCH(28),
      \id_for_match_cdc_tig_reg[0]_0\(2) => ID_FOR_MATCH(29),
      \id_for_match_cdc_tig_reg[0]_0\(1) => ID_FOR_MATCH(30),
      \id_for_match_cdc_tig_reg[0]_0\(0) => ID_FOR_MATCH(31),
      imm_cs(1 downto 0) => \ol_rbmm/GEN_IMM.ol_imm/imm_cs\(1 downto 0),
      index_valid_sig => \ol_tbmm/index_valid_sig\,
      invalidate_buffer_i => \ol_tbmm/invalidate_buffer_i\,
      invalidate_buffer_reg => invalidate_buffer_i_1_n_0,
      ip2bus_intrevent => ip2bus_intrevent,
      \out\ => \olglue/ID_MATCH_EN_FS\,
      p_13_in(18 downto 17) => \ic/p_13_in\(31 downto 30),
      p_13_in(16 downto 7) => \ic/p_13_in\(17 downto 8),
      p_13_in(6 downto 0) => \ic/p_13_in\(6 downto 0),
      p_14_in(1 downto 0) => \ic/p_14_in\(10 downto 9),
      postpone_flag_2 => \ol_tbmm/ol_nrh/postpone_flag_2\,
      postpone_flag_2_reg => postpone_flag_2_i_1_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      src_arst => src_arst,
      src_in => BUFFER_IS_READY,
      sync_tl_rst_n_d2_reg => ol_n_156,
      \syncstages_ff_reg[3]\ => Bus2IP_Reset,
      \time_stamp_cnt_cdc_tig_reg[0]\(15) => TIME_STAMP_CNT(0),
      \time_stamp_cnt_cdc_tig_reg[0]\(14) => TIME_STAMP_CNT(1),
      \time_stamp_cnt_cdc_tig_reg[0]\(13) => TIME_STAMP_CNT(2),
      \time_stamp_cnt_cdc_tig_reg[0]\(12) => TIME_STAMP_CNT(3),
      \time_stamp_cnt_cdc_tig_reg[0]\(11) => TIME_STAMP_CNT(4),
      \time_stamp_cnt_cdc_tig_reg[0]\(10) => TIME_STAMP_CNT(5),
      \time_stamp_cnt_cdc_tig_reg[0]\(9) => TIME_STAMP_CNT(6),
      \time_stamp_cnt_cdc_tig_reg[0]\(8) => TIME_STAMP_CNT(7),
      \time_stamp_cnt_cdc_tig_reg[0]\(7) => TIME_STAMP_CNT(8),
      \time_stamp_cnt_cdc_tig_reg[0]\(6) => TIME_STAMP_CNT(9),
      \time_stamp_cnt_cdc_tig_reg[0]\(5) => TIME_STAMP_CNT(10),
      \time_stamp_cnt_cdc_tig_reg[0]\(4) => TIME_STAMP_CNT(11),
      \time_stamp_cnt_cdc_tig_reg[0]\(3) => TIME_STAMP_CNT(12),
      \time_stamp_cnt_cdc_tig_reg[0]\(2) => TIME_STAMP_CNT(13),
      \time_stamp_cnt_cdc_tig_reg[0]\(1) => TIME_STAMP_CNT(14),
      \time_stamp_cnt_cdc_tig_reg[0]\(0) => TIME_STAMP_CNT(15),
      trigger_next_round => \ol_tbmm/ol_tbs/trigger_next_round\,
      \txe_id_data_i_reg[0]\(31 downto 0) => \TXE_DLC_I_reg[0]\(31 downto 0),
      wea(0) => wea(0),
      winning_or_locked_index_cancel_req_reg => CANCEL_OR_INVALIDATE_BUFFER_OL2TL,
      \wr_index_i_reg[1]\ => tl_n_134,
      \wr_index_i_reg[1]_0\ => tl_n_136,
      \wr_index_i_reg[6]\(0) => \ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/wr_index_i_reg\(6),
      \wr_index_i_reg[6]_0\(0) => tl_n_135,
      \wr_index_i_reg[6]_1\(0) => tl_n_137
    );
postpone_flag_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000800"
    )
        port map (
      I0 => \ol_tbmm/TRR_REG_WRITE_PULSE\,
      I1 => \ol_tbmm/index_valid_sig\,
      I2 => MSG_ON_CAN_BUS_AXI_D1,
      I3 => BSP_IN_IFSPACE_OL,
      I4 => \ol_tbmm/ol_nrh/postpone_flag_2\,
      O => postpone_flag_2_i_1_n_0
    );
sync_tl_rst_n_d1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \olglue/sync_tl_rst_n\,
      O => SYNC_RST_TL
    );
tl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_top
     port map (
      BIS_HSYNC_FLG_I => BIS_HSYNC_FLG_I,
      BIS_HSYNC_FLG_I_reg => BIS_HSYNC_FLG_I_i_1_n_0,
      BRS_EN_I_FLAG => \bsp/BRS_EN_I_FLAG\,
      BSP_CRCERR_I_CANFD_FLG => \bsp/BSP_CRCERR_I_CANFD_FLG\,
      BSP_CRCERR_I_CANFD_FLG0 => \bsp/BSP_CRCERR_I_CANFD_FLG0\,
      BSP_CRCERR_I_CANFD_FLG_reg => BSP_CRCERR_I_CANFD_FLG_i_1_n_0,
      \BSP_CRCERR_I_CANFD__1\ => \bsp/BSP_CRCERR_I_CANFD__1\,
      BSP_CRCERR_I_CAN_FLG => \bsp/BSP_CRCERR_I_CAN_FLG\,
      BSP_CRCERR_I_CAN_FLG0 => \bsp/BSP_CRCERR_I_CAN_FLG0\,
      BSP_CRCERR_I_CAN_FLG_reg => BSP_CRCERR_I_CAN_FLG_i_1_n_0,
      BSP_IC_ACK_ERROR_I_reg => BSP_IC_ACK_ERROR_I_i_1_n_0,
      BSP_IC_BIT_ERROR_I_reg => BSP_IC_BIT_ERROR_I_i_1_n_0,
      BSP_IC_CRC_ERROR_I_reg => BSP_IC_CRC_ERROR_I_i_1_n_0,
      BSP_IC_FRM_ERROR_I_reg => BSP_IC_FRM_ERROR_I_i_1_n_0,
      BSP_IC_F_BIT_ERROR_I_reg => BSP_IC_F_BIT_ERROR_I_i_1_n_0,
      BSP_IC_F_CRC_ERROR_I_reg => BSP_IC_F_CRC_ERROR_I_i_1_n_0,
      BSP_IC_F_FRM_ERROR_I_reg => BSP_IC_F_FRM_ERROR_I_i_1_n_0,
      BSP_IC_F_STUFF_ERROR_I_reg => BSP_IC_F_STUFF_ERROR_I_i_1_n_0,
      BSP_IC_STUFF_ERROR_I_reg => BSP_IC_STUFF_ERROR_I_i_1_n_0,
      BSP_IDVALID_FD1 => \bsp/BSP_IDVALID_FD1\,
      BSP_IDVALID_FD2 => \bsp/BSP_IDVALID_FD2\,
      BSP_IN_EOF => BSP_IN_EOF,
      BSP_IN_ID_STATE_D1 => \bsp/BSP_IN_ID_STATE_D1\,
      BSP_IN_ID_STATE_I => \bsp/BSP_IN_ID_STATE_I\,
      BSP_IN_IFSPACE => BSP_IN_IFSPACE,
      BSP_TXBIT_D1_reg => tl_n_240,
      BSP_TXBIT_D1_reg_0 => BSP_TXBIT_D1_i_1_n_0,
      BSP_TXBIT_FD => BSP_TXBIT_FD,
      BSP_TXBIT_FD_reg => tl_n_80,
      BSP_TXBIT_FD_reg_0 => tl_n_224,
      BSP_TXBIT_FD_reg_1 => tl_n_228,
      BSP_TXBIT_FD_reg_2 => BSP_TXBIT_FD_i_1_n_0,
      BSP_TXBIT_I => BSP_TXBIT_I,
      BTL_NTQ_I(2) => \btl/BTL_NTQ_I\(6),
      BTL_NTQ_I(1) => \btl/BTL_NTQ_I\(3),
      BTL_NTQ_I(0) => \btl/BTL_NTQ_I\(0),
      \BTL_NTQ_I0_carry__0\(0) => tl_n_268,
      BTL_RXBIT => BTL_RXBIT,
      BTL_RXBIT_I_reg => tl_n_124,
      BTL_RXBIT_I_reg_0 => tl_n_241,
      BTL_RXBIT_I_reg_1 => BTL_RXBIT_I_i_1_n_0,
      BTL_SAMP_EN => BTL_SAMP_EN,
      BTL_SAMP_EN_FD1 => BTL_SAMP_EN_FD1,
      BTL_SAMP_EN_FD2 => BTL_SAMP_EN_FD2,
      CANCEL_CONFIRMED_TL2OL_I_reg => CANCEL_CONFIRMED_TL2OL_I_i_1_n_0,
      CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL => CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
      CAN_PHY_RX_D => \btl/CAN_PHY_RX_D\,
      CAN_PHY_RX_I1 => CAN_PHY_RX_I1,
      CAN_PHY_RX_I_NEG_FLOP => CAN_PHY_RX_I_NEG_FLOP,
      CAN_PHY_TX_LP => CAN_PHY_TX_LP,
      CAN_PHY_TX_LP_reg => CAN_PHY_TX_LP_i_1_n_0,
      CAN_PHY_TX_POS_FLOP_X2 => \btl/CAN_PHY_TX_POS_FLOP_X2\,
      \CAN_PHY_TX_POS_FLOP_X2135_out__0\ => \btl/CAN_PHY_TX_POS_FLOP_X2135_out__0\,
      CAN_PHY_TX_POS_FLOP_X2_reg => tl_n_81,
      CAN_PHY_TX_POS_FLOP_X2_reg_0 => CAN_PHY_TX_POS_FLOP_X2_i_1_n_0,
      CAN_PHY_TX_POS_FLOP_reg => tl_n_82,
      CAN_PHY_TX_POS_FLOP_reg_0 => CAN_PHY_TX_POS_FLOP_i_1_n_0,
      CLKM_EN => CLKM_EN,
      CLKM_EN_D1 => \timestamp/CLKM_EN_D1\,
      CO(0) => \btl/CNTR_EQ_NTQ_I\,
      D(15) => TIME_STAMP_CNT(0),
      D(14) => TIME_STAMP_CNT(1),
      D(13) => TIME_STAMP_CNT(2),
      D(12) => TIME_STAMP_CNT(3),
      D(11) => TIME_STAMP_CNT(4),
      D(10) => TIME_STAMP_CNT(5),
      D(9) => TIME_STAMP_CNT(6),
      D(8) => TIME_STAMP_CNT(7),
      D(7) => TIME_STAMP_CNT(8),
      D(6) => TIME_STAMP_CNT(9),
      D(5) => TIME_STAMP_CNT(10),
      D(4) => TIME_STAMP_CNT(11),
      D(3) => TIME_STAMP_CNT(12),
      D(2) => TIME_STAMP_CNT(13),
      D(1) => TIME_STAMP_CNT(14),
      D(0) => TIME_STAMP_CNT(15),
      E(0) => ID_MATCH_EN_i_1_n_0,
      EMU_CTR_EVENT_I => EMU_CTR_EVENT_I,
      EMU_CTR_FLG_I => \tlom/EMU_CTR_FLG_I\,
      \EMU_OL_ECR_I_reg[0]\(15) => IC_SYNC_ECR(0),
      \EMU_OL_ECR_I_reg[0]\(14) => IC_SYNC_ECR(1),
      \EMU_OL_ECR_I_reg[0]\(13) => IC_SYNC_ECR(2),
      \EMU_OL_ECR_I_reg[0]\(12) => IC_SYNC_ECR(3),
      \EMU_OL_ECR_I_reg[0]\(11) => IC_SYNC_ECR(4),
      \EMU_OL_ECR_I_reg[0]\(10) => IC_SYNC_ECR(5),
      \EMU_OL_ECR_I_reg[0]\(9) => IC_SYNC_ECR(6),
      \EMU_OL_ECR_I_reg[0]\(8) => IC_SYNC_ECR(7),
      \EMU_OL_ECR_I_reg[0]\(7) => IC_SYNC_ECR(8),
      \EMU_OL_ECR_I_reg[0]\(6) => IC_SYNC_ECR(9),
      \EMU_OL_ECR_I_reg[0]\(5) => IC_SYNC_ECR(10),
      \EMU_OL_ECR_I_reg[0]\(4) => IC_SYNC_ECR(11),
      \EMU_OL_ECR_I_reg[0]\(3) => IC_SYNC_ECR(12),
      \EMU_OL_ECR_I_reg[0]\(2) => IC_SYNC_ECR(13),
      \EMU_OL_ECR_I_reg[0]\(1) => IC_SYNC_ECR(14),
      \EMU_OL_ECR_I_reg[0]\(0) => IC_SYNC_ECR(15),
      EMU_OL_ECR_WEN_I_reg => EMU_OL_ECR_WEN_I_i_1_n_0,
      EMU_REC_ERRACT => EMU_REC_ERRACT,
      \EMU_REC_I_reg[7]\(0) => \tlom/EMU_REC_GR7F\,
      \EMU_REC_I_reg[7]_0\ => tl_n_131,
      ERR_ACKERRPASS_I => \bsp/ERR_ACKERRPASS_I\,
      ERR_ACKERRPASS_I_reg => ERR_ACKERRPASS_I_i_2_n_0,
      \ERR_EXTERR_I__1\ => \bsp/ERR_EXTERR_I__1\,
      \ERR_TXBERR_I_FD_F__3\ => \bsp/ERR_TXBERR_I_FD_F__3\,
      ERR_TXBERR_I_FD_SSP_EN_1_reg => tl_n_250,
      HSYNC_FLG_I => \btl/HSYNC_FLG_I\,
      HSYNC_FLG_I0 => \btl/HSYNC_FLG_I0\,
      HSYNC_FLG_I_reg => HSYNC_FLG_I_i_1_n_0,
      HSYNC_OCCR_I => \btl/HSYNC_OCCR_I\,
      IC_REG_MSR_DAR => IC_REG_MSR_DAR,
      IC_REG_MSR_DPEE_FS2_reg => tl_n_128,
      IC_REG_MSR_LBACK => IC_REG_MSR_LBACK,
      IC_REG_SBR_FS2_reg => tl_n_254,
      IC_SYNC_ECR_WEN => IC_SYNC_ECR_WEN,
      IC_SYNC_ESR_ACKER => IC_SYNC_ESR_ACKER,
      IC_SYNC_ESR_BERR => IC_SYNC_ESR_BERR,
      IC_SYNC_ESR_CRCER => IC_SYNC_ESR_CRCER,
      IC_SYNC_ESR_FMER => IC_SYNC_ESR_FMER,
      IC_SYNC_ESR_F_BERR => IC_SYNC_ESR_F_BERR,
      IC_SYNC_ESR_F_CRCER => IC_SYNC_ESR_F_CRCER,
      IC_SYNC_ESR_F_FMER => IC_SYNC_ESR_F_FMER,
      IC_SYNC_ESR_F_STER => IC_SYNC_ESR_F_STER,
      IC_SYNC_ESR_STER => IC_SYNC_ESR_STER,
      IC_SYNC_ISR_ARBLST => IC_SYNC_ISR_ARBLST,
      IC_SYNC_ISR_BSOFF => IC_SYNC_ISR_BSOFF,
      IC_SYNC_ISR_MSGLST => IC_SYNC_ISR_MSGLST,
      IC_SYNC_ISR_MSGLST_F1 => IC_SYNC_ISR_MSGLST_F1,
      IC_SYNC_ISR_MSGLST_F1_reg => IC_SYNC_ISR_MSGLST_F1_i_1_n_0,
      IC_SYNC_ISR_MSGLST_reg => \IC_SYNC_ISR_MSGLST_i_1__0_n_0\,
      IC_SYNC_ISR_RXOK => IC_SYNC_ISR_RXOK,
      IC_SYNC_ISR_TXOK => IC_SYNC_ISR_TXOK,
      IC_SYNC_SR_BIDLE => IC_SYNC_SR_BIDLE,
      IC_SYNC_SR_BSFR => IC_SYNC_SR_BSFR,
      IC_SYNC_SR_ERRWRN => IC_SYNC_SR_ERRWRN,
      \IC_SYNC_SR_ESTAT_reg[1]_0\(0) => IC_SYNC_SR_ESTAT(1),
      IC_SYNC_SR_LBACK => IC_SYNC_SR_LBACK,
      IC_SYNC_SR_PEE => IC_SYNC_SR_PEE,
      IC_SYNC_SR_RSTST => IC_SYNC_SR_RSTST,
      IC_SYNC_SR_SLEEP => IC_SYNC_SR_SLEEP,
      IC_SYNC_TSR_WEN => IC_SYNC_TSR_WEN,
      \ID_FOR_MATCH_reg[0]\(31) => ID_FOR_MATCH(0),
      \ID_FOR_MATCH_reg[0]\(30) => ID_FOR_MATCH(1),
      \ID_FOR_MATCH_reg[0]\(29) => ID_FOR_MATCH(2),
      \ID_FOR_MATCH_reg[0]\(28) => ID_FOR_MATCH(3),
      \ID_FOR_MATCH_reg[0]\(27) => ID_FOR_MATCH(4),
      \ID_FOR_MATCH_reg[0]\(26) => ID_FOR_MATCH(5),
      \ID_FOR_MATCH_reg[0]\(25) => ID_FOR_MATCH(6),
      \ID_FOR_MATCH_reg[0]\(24) => ID_FOR_MATCH(7),
      \ID_FOR_MATCH_reg[0]\(23) => ID_FOR_MATCH(8),
      \ID_FOR_MATCH_reg[0]\(22) => ID_FOR_MATCH(9),
      \ID_FOR_MATCH_reg[0]\(21) => ID_FOR_MATCH(10),
      \ID_FOR_MATCH_reg[0]\(20) => ID_FOR_MATCH(11),
      \ID_FOR_MATCH_reg[0]\(19) => ID_FOR_MATCH(12),
      \ID_FOR_MATCH_reg[0]\(18) => ID_FOR_MATCH(13),
      \ID_FOR_MATCH_reg[0]\(17) => ID_FOR_MATCH(14),
      \ID_FOR_MATCH_reg[0]\(16) => ID_FOR_MATCH(15),
      \ID_FOR_MATCH_reg[0]\(15) => ID_FOR_MATCH(16),
      \ID_FOR_MATCH_reg[0]\(14) => ID_FOR_MATCH(17),
      \ID_FOR_MATCH_reg[0]\(13) => ID_FOR_MATCH(18),
      \ID_FOR_MATCH_reg[0]\(12) => ID_FOR_MATCH(19),
      \ID_FOR_MATCH_reg[0]\(11) => ID_FOR_MATCH(20),
      \ID_FOR_MATCH_reg[0]\(10) => ID_FOR_MATCH(21),
      \ID_FOR_MATCH_reg[0]\(9) => ID_FOR_MATCH(22),
      \ID_FOR_MATCH_reg[0]\(8) => ID_FOR_MATCH(23),
      \ID_FOR_MATCH_reg[0]\(7) => ID_FOR_MATCH(24),
      \ID_FOR_MATCH_reg[0]\(6) => ID_FOR_MATCH(25),
      \ID_FOR_MATCH_reg[0]\(5) => ID_FOR_MATCH(26),
      \ID_FOR_MATCH_reg[0]\(4) => ID_FOR_MATCH(27),
      \ID_FOR_MATCH_reg[0]\(3) => ID_FOR_MATCH(28),
      \ID_FOR_MATCH_reg[0]\(2) => ID_FOR_MATCH(29),
      \ID_FOR_MATCH_reg[0]\(1) => ID_FOR_MATCH(30),
      \ID_FOR_MATCH_reg[0]\(0) => ID_FOR_MATCH(31),
      ID_MATCH_EN => ID_MATCH_EN,
      ID_MATCH_EN_reg => ID_MATCH_EN_i_2_n_0,
      IFF6_EN_FS2 => IFF6_EN_FS2,
      IFF_EN_FS2 => IFF_EN_FS2,
      MATCH_RESULT_0_D1 => \timestamp/MATCH_RESULT_0_D1\,
      MATCH_RESULT_1_D1 => \timestamp/MATCH_RESULT_1_D1\,
      \MATCH_RESULT_1_D11__21\ => \timestamp/MATCH_RESULT_1_D11__21\,
      MATCH_RESULT_FS2_D1 => \timestamp/MATCH_RESULT_FS2_D1\,
      MATCH_RESULT_TO_BSP0 => \timestamp/MATCH_RESULT_TO_BSP0\,
      \MEM_reg[3]\ => tl_n_270,
      MSG_ON_CAN_BUS => MSG_ON_CAN_BUS,
      MSG_ON_CAN_BUS_reg => MSG_ON_CAN_BUS_i_1_n_0,
      MSR_SNOOP_FS2 => MSR_SNOOP_FS2,
      O(0) => tl_n_71,
      OL_RX_FIFO_FULL => OL_RX_FIFO_FULL,
      OL_RX_FIFO_FULL_F1 => OL_RX_FIFO_FULL_F1,
      Q(0) => \tlom/EMU_TEC_I_reg\(7),
      RXE_BRS_I => \bsp/RXE_BRS_I\,
      RXE_BRS_I_reg => RXE_BRS_I_i_1_n_0,
      \RXE_COUNTER_I_reg[1]\ => tl_n_239,
      \RXE_COUNTER_I_reg[5]\ => tl_n_234,
      \RXE_DATA_STORED_AT_DLC_reg[0]\(31 downto 0) => \RXE_DATA_STORED_AT_DLC_reg[0]\(31 downto 0),
      RXE_ESI_I_reg => tl_n_114,
      RXE_ESI_I_reg_0 => RXE_ESI_I_i_1_n_0,
      RXE_FDF_I => \bsp/RXE_FDF_I\,
      RXE_FDF_I_reg => RXE_FDF_I_i_1_n_0,
      RXE_IC_RXOK_I_reg => RXE_IC_RXOK_I_i_1_n_0,
      RXE_IDE_I => \bsp/RXE_IDE_I\,
      RXE_IDE_I_reg => RXE_IDE_I_i_1_n_0,
      RXE_MSGVAL_EARLY_F0 => RXE_MSGVAL_EARLY_F0,
      RXE_MSGVAL_EARLY_F0_reg => ol_n_184,
      RXE_MSGVAL_EARLY_F1 => RXE_MSGVAL_EARLY_F1,
      RXE_MSGVAL_EARLY_F1_reg => ol_n_183,
      RXE_MSGVAL_FD1 => \bsp/RXE_MSGVAL_FD1\,
      RXE_MSGVAL_FD2 => \bsp/RXE_MSGVAL_FD2\,
      RXE_PASSFLG_I => \bsp/RXE_PASSFLG_I\,
      RXE_PASSFLG_I_reg => RXE_PASSFLG_I_i_2_n_0,
      RXE_RTR_I => \bsp/RXE_RTR_I\,
      RXE_RTR_I0 => \bsp/RXE_RTR_I0\,
      RXE_RTR_I_reg => RXE_RTR_I_i_1_n_0,
      RXE_RXFIFO_WEN_FD1 => \bsp/RXE_RXFIFO_WEN_FD1\,
      RXE_RXFIFO_WEN_FD2 => \bsp/RXE_RXFIFO_WEN_FD2\,
      RXE_RXMSG_INVAL_F0 => RXE_RXMSG_INVAL_F0,
      RXE_RXMSG_INVAL_F1 => RXE_RXMSG_INVAL_F1,
      RXE_RXMSG_VAL_F0 => RXE_RXMSG_VAL_F0,
      RXE_RXMSG_VAL_F0_reg => tl_n_134,
      RXE_RXMSG_VAL_F0_reg_0(0) => tl_n_135,
      RXE_RXMSG_VAL_F1 => RXE_RXMSG_VAL_F1,
      RXE_RXMSG_VAL_F1_reg => tl_n_136,
      RXE_RXMSG_VAL_F1_reg_0(0) => tl_n_137,
      \RXE_SREG_I_reg[24]\(31) => RXE_DOUT(0),
      \RXE_SREG_I_reg[24]\(30) => RXE_DOUT(1),
      \RXE_SREG_I_reg[24]\(29) => RXE_DOUT(2),
      \RXE_SREG_I_reg[24]\(28) => RXE_DOUT(3),
      \RXE_SREG_I_reg[24]\(27) => RXE_DOUT(4),
      \RXE_SREG_I_reg[24]\(26) => RXE_DOUT(5),
      \RXE_SREG_I_reg[24]\(25) => RXE_DOUT(6),
      \RXE_SREG_I_reg[24]\(24) => RXE_DOUT(7),
      \RXE_SREG_I_reg[24]\(23) => RXE_DOUT(8),
      \RXE_SREG_I_reg[24]\(22) => RXE_DOUT(9),
      \RXE_SREG_I_reg[24]\(21) => RXE_DOUT(10),
      \RXE_SREG_I_reg[24]\(20) => RXE_DOUT(11),
      \RXE_SREG_I_reg[24]\(19) => RXE_DOUT(12),
      \RXE_SREG_I_reg[24]\(18) => RXE_DOUT(13),
      \RXE_SREG_I_reg[24]\(17) => RXE_DOUT(14),
      \RXE_SREG_I_reg[24]\(16) => RXE_DOUT(15),
      \RXE_SREG_I_reg[24]\(15) => RXE_DOUT(16),
      \RXE_SREG_I_reg[24]\(14) => RXE_DOUT(17),
      \RXE_SREG_I_reg[24]\(13) => RXE_DOUT(18),
      \RXE_SREG_I_reg[24]\(12) => RXE_DOUT(19),
      \RXE_SREG_I_reg[24]\(11) => RXE_DOUT(20),
      \RXE_SREG_I_reg[24]\(10) => RXE_DOUT(21),
      \RXE_SREG_I_reg[24]\(9) => RXE_DOUT(22),
      \RXE_SREG_I_reg[24]\(8) => RXE_DOUT(23),
      \RXE_SREG_I_reg[24]\(7) => RXE_DOUT(24),
      \RXE_SREG_I_reg[24]\(6) => RXE_DOUT(25),
      \RXE_SREG_I_reg[24]\(5) => RXE_DOUT(26),
      \RXE_SREG_I_reg[24]\(4) => RXE_DOUT(27),
      \RXE_SREG_I_reg[24]\(3) => RXE_DOUT(28),
      \RXE_SREG_I_reg[24]\(2) => RXE_DOUT(29),
      \RXE_SREG_I_reg[24]\(1) => RXE_DOUT(30),
      \RXE_SREG_I_reg[24]\(0) => RXE_DOUT(31),
      \RXE_SREG_I_reg[30]\(0) => tl_n_119,
      RXF_FULL_AT_MSG_BOUNDARY => RXF_FULL_AT_MSG_BOUNDARY,
      RXF_FULL_AT_MSG_BOUNDARY_F1 => RXF_FULL_AT_MSG_BOUNDARY_F1,
      RXF_FULL_AT_MSG_BOUNDARY_reg(0) => RXF_FULL_AT_MSG_BOUNDARY_reg(0),
      S(0) => ol_n_185,
      \SM_REG_I_reg[0]\ => tl_n_129,
      \SM_REG_I_reg[0]_0\ => CAN_PHY_RX_I_NEG_FLOP_X2_reg_n_0,
      SM_STUFFBIT => SM_STUFFBIT,
      SM_STUFFERR => SM_STUFFERR,
      SR(0) => tl_n_121,
      SSP_BTL_TXBIT_I => \btl/SSP_BTL_TXBIT_I\,
      SSP_BTL_TXBIT_I_reg => SSP_BTL_TXBIT_I_i_1_n_0,
      SSP_RCVD_RXBIT => \btl/SSP_RCVD_RXBIT\,
      SSP_RCVD_RXBIT_reg => SSP_RCVD_RXBIT_i_1_n_0,
      SYNC_RST_TL => SYNC_RST_TL,
      TDCV_CNT_REG_WEN => TDCV_CNT_REG_WEN,
      TDCV_CNT_REG_WEN_reg => TDCV_CNT_REG_WEN_i_1_n_0,
      \TDC_COUNTER_reg[6]\(6 downto 0) => IC_REG_SR_TDCV(6 downto 0),
      TDC_SSP_SAMP_PT => \btl/tdc/TDC_SSP_SAMP_PT\,
      \TIME_STAMP_CNT_CAPTURE_reg[15]\(0) => BSP_IN_ID_STATE,
      TIME_STAMP_CNT_REG_WEN_reg => TIME_STAMP_CNT_REG_WEN_i_1_n_0,
      TS_COUNTER_SW_RST_D2 => \timestamp/TS_COUNTER_SW_RST_D2\,
      TS_RX_WDATA_F1(20) => TS_RX_WDATA_F1(11),
      TS_RX_WDATA_F1(19) => TS_RX_WDATA_F1(12),
      TS_RX_WDATA_F1(18) => TS_RX_WDATA_F1(13),
      TS_RX_WDATA_F1(17) => TS_RX_WDATA_F1(14),
      TS_RX_WDATA_F1(16) => TS_RX_WDATA_F1(15),
      TS_RX_WDATA_F1(15) => TS_RX_WDATA_F1(16),
      TS_RX_WDATA_F1(14) => TS_RX_WDATA_F1(17),
      TS_RX_WDATA_F1(13) => TS_RX_WDATA_F1(18),
      TS_RX_WDATA_F1(12) => TS_RX_WDATA_F1(19),
      TS_RX_WDATA_F1(11) => TS_RX_WDATA_F1(20),
      TS_RX_WDATA_F1(10) => TS_RX_WDATA_F1(21),
      TS_RX_WDATA_F1(9) => TS_RX_WDATA_F1(22),
      TS_RX_WDATA_F1(8) => TS_RX_WDATA_F1(23),
      TS_RX_WDATA_F1(7) => TS_RX_WDATA_F1(24),
      TS_RX_WDATA_F1(6) => TS_RX_WDATA_F1(25),
      TS_RX_WDATA_F1(5) => TS_RX_WDATA_F1(26),
      TS_RX_WDATA_F1(4) => TS_RX_WDATA_F1(27),
      TS_RX_WDATA_F1(3) => TS_RX_WDATA_F1(28),
      TS_RX_WDATA_F1(2) => TS_RX_WDATA_F1(29),
      TS_RX_WDATA_F1(1) => TS_RX_WDATA_F1(30),
      TS_RX_WDATA_F1(0) => TS_RX_WDATA_F1(31),
      TS_RX_WEN => TS_RX_WEN,
      TS_RX_WEN_F1 => TS_RX_WEN_F1,
      TXE_BRAM_WEN => TXE_BRAM_WEN,
      \TXE_DLC_I_reg[0]\(31 downto 0) => \TXE_DLC_I_reg[0]\(31 downto 0),
      TXE_IC_ARBLSS_I => \bsp/TXE_IC_ARBLSS_I\,
      TXE_IC_ARBLSS_I_reg => TXE_IC_ARBLSS_I_i_1_n_0,
      TXE_IC_TXOK_I_reg => TXE_IC_TXOK_I_i_1_n_0,
      TXE_MSGINVAL_I => \bsp/TXE_MSGINVAL_I\,
      TXE_MSGVAL_D1_I_reg(0) => tl_n_133,
      TXE_MSGVAL_FD1 => \bsp/TXE_MSGVAL_FD1\,
      TXE_MSGVAL_FD2 => \bsp/TXE_MSGVAL_FD2\,
      TXE_PASSTX_I => \bsp/TXE_PASSTX_I\,
      TXE_PASSTX_I_reg => TXE_PASSTX_I_i_1_n_0,
      TXE_PREFETCH_FD => \bsp/TXE_PREFETCH_FD\,
      TXE_PREFETCH_FD_reg => TXE_PREFETCH_FD_i_2_n_0,
      TXE_TRNSMT_FLG_SET => \bsp/TXE_TRNSMT_FLG_SET\,
      TXE_TRNSMT_FLG_reg => tl_n_93,
      TXE_TRNSMT_FLG_reg_0 => TXE_TRNSMT_FLG_i_2_n_0,
      TXE_TXING15_out => TXE_TXING15_out,
      TXE_TXING_reg => tl_n_97,
      TXE_TXING_reg_0 => tl_n_260,
      TXE_TXING_reg_1 => TXE_TXING_i_1_n_0,
      TXE_TX_REN_D1 => \bsp/TXE_TX_REN_D1\,
      TXE_TX_REN_D1_reg => \^txe_tx_ren_d1_reg\,
      TXE_TX_REN_D1_reg_0 => TXE_TX_REN_D1_i_1_n_0,
      TXE_TX_REN_I => \bsp/TXE_TX_REN_I\,
      TXING_BRS_EN_BTR => TXING_BRS_EN_BTR,
      \addr_location_incr_count_reg[0]\ => ol_n_156,
      can_clk => can_clk,
      can_clk_x2 => can_clk_x2,
      dest_arst => \olglue/sync_tl_rst_n\,
      dest_out => \bsp/CANCEL_BUFFER\,
      ena => ena,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(10) => ol_n_228,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(9) => ol_n_229,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(8) => ol_n_230,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(7) => ol_n_231,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(6) => ol_n_232,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(5) => ol_n_233,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(4) => ol_n_234,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(3) => ol_n_235,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(2) => ol_n_236,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(1) => ol_n_237,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(0) => ol_n_238,
      \ic_reg_f_brpr_cdc_tig_reg[7]_0\ => tl_n_230,
      \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\(3) => IC_REG_F_BTR_SJW(0),
      \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\(2) => IC_REG_F_BTR_SJW(1),
      \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\(1) => IC_REG_F_BTR_SJW(2),
      \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0\(0) => IC_REG_F_BTR_SJW(3),
      \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0\(0) => OL_FIFO_RST,
      \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(4) => IC_REG_F_BTR_TS1(0),
      \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(3) => IC_REG_F_BTR_TS1(1),
      \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(2) => IC_REG_F_BTR_TS1(2),
      \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(1) => IC_REG_F_BTR_TS1(3),
      \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0\(0) => IC_REG_F_BTR_TS1(4),
      \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\(3) => IC_REG_F_BTR_TS2(0),
      \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\(2) => IC_REG_F_BTR_TS2(1),
      \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\(1) => IC_REG_F_BTR_TS2(2),
      \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0\(0) => IC_REG_F_BTR_TS2(3),
      \ic_reg_n_brpr_cdc_tig_reg[0]_0\(7) => IC_REG_BRPR(0),
      \ic_reg_n_brpr_cdc_tig_reg[0]_0\(6) => IC_REG_BRPR(1),
      \ic_reg_n_brpr_cdc_tig_reg[0]_0\(5) => IC_REG_BRPR(2),
      \ic_reg_n_brpr_cdc_tig_reg[0]_0\(4) => IC_REG_BRPR(3),
      \ic_reg_n_brpr_cdc_tig_reg[0]_0\(3) => IC_REG_BRPR(4),
      \ic_reg_n_brpr_cdc_tig_reg[0]_0\(2) => IC_REG_BRPR(5),
      \ic_reg_n_brpr_cdc_tig_reg[0]_0\(1) => IC_REG_BRPR(6),
      \ic_reg_n_brpr_cdc_tig_reg[0]_0\(0) => IC_REG_BRPR(7),
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(6) => IC_REG_N_BTR_SJW(0),
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(5) => IC_REG_N_BTR_SJW(1),
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(4) => IC_REG_N_BTR_SJW(2),
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(3) => IC_REG_N_BTR_SJW(3),
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(2) => IC_REG_N_BTR_SJW(4),
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(1) => IC_REG_N_BTR_SJW(5),
      \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0\(0) => IC_REG_N_BTR_SJW(6),
      \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(7) => IC_REG_N_BTR_TS1(0),
      \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(6) => IC_REG_N_BTR_TS1(1),
      \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(5) => IC_REG_N_BTR_TS1(2),
      \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(4) => IC_REG_N_BTR_TS1(3),
      \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(3) => IC_REG_N_BTR_TS1(4),
      \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(2) => IC_REG_N_BTR_TS1(5),
      \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(1) => IC_REG_N_BTR_TS1(6),
      \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0\(0) => IC_REG_N_BTR_TS1(7),
      \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(6) => IC_REG_N_BTR_TS2(0),
      \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(5) => IC_REG_N_BTR_TS2(1),
      \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(4) => IC_REG_N_BTR_TS2(2),
      \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(3) => IC_REG_N_BTR_TS2(3),
      \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(2) => IC_REG_N_BTR_TS2(4),
      \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(1) => IC_REG_N_BTR_TS2(5),
      \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0\(0) => IC_REG_N_BTR_TS2(6),
      \ic_reg_n_btr_ts2_cdc_tig_reg[4]_0\(1) => tl_n_69,
      \ic_reg_n_btr_ts2_cdc_tig_reg[4]_0\(0) => tl_n_70,
      \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(4) => IC_REG_WMR_RXFP(0),
      \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(3) => IC_REG_WMR_RXFP(1),
      \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(2) => IC_REG_WMR_RXFP(2),
      \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(1) => IC_REG_WMR_RXFP(3),
      \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0\(0) => IC_REG_WMR_RXFP(4),
      p_0_in26_in => \bsp/p_0_in26_in\,
      p_0_in58_in => \bsp/p_0_in58_in\,
      p_0_in61_in => \bsp/p_0_in61_in\,
      p_1_in119_in => \bsp/p_1_in119_in\,
      p_1_in25_in => \bsp/p_1_in25_in\,
      p_1_in57_in => \bsp/p_1_in57_in\,
      p_1_in62_in => \bsp/p_1_in62_in\,
      p_78_in => \bsp/p_78_in\,
      src_in => BUFFER_IS_READY,
      \state_reg[0]\ => tl_n_120,
      \state_reg[0]_0\ => tl_n_248,
      \state_reg[0]_1\ => tl_n_258,
      \state_reg[2]\ => tl_n_32,
      \state_reg[2]_0\ => tl_n_236,
      \state_reg[4]\ => tl_n_225,
      \state_reg[4]_0\ => tl_n_232,
      \state_reg[4]_1\ => tl_n_244,
      \state_reg[4]_2\ => tl_n_246,
      \state_reg[4]_3\ => tl_n_251,
      \syncstages_ff_reg[0]\(14) => IC_REG_F_BRPR_TDC_EN,
      \syncstages_ff_reg[0]\(13) => IC_REG_F_BRPR_TDCOFF(0),
      \syncstages_ff_reg[0]\(12) => IC_REG_F_BRPR_TDCOFF(1),
      \syncstages_ff_reg[0]\(11) => IC_REG_F_BRPR_TDCOFF(2),
      \syncstages_ff_reg[0]\(10) => IC_REG_F_BRPR_TDCOFF(3),
      \syncstages_ff_reg[0]\(9) => IC_REG_F_BRPR_TDCOFF(4),
      \syncstages_ff_reg[0]\(8) => IC_REG_F_BRPR_TDCOFF(5),
      \syncstages_ff_reg[0]\(7) => IC_REG_F_BRPR(0),
      \syncstages_ff_reg[0]\(6) => IC_REG_F_BRPR(1),
      \syncstages_ff_reg[0]\(5) => IC_REG_F_BRPR(2),
      \syncstages_ff_reg[0]\(4) => IC_REG_F_BRPR(3),
      \syncstages_ff_reg[0]\(3) => IC_REG_F_BRPR(4),
      \syncstages_ff_reg[0]\(2) => IC_REG_F_BRPR(5),
      \syncstages_ff_reg[0]\(1) => IC_REG_F_BRPR(6),
      \syncstages_ff_reg[0]\(0) => IC_REG_F_BRPR(7),
      \syncstages_ff_reg[0][4]\(4 downto 0) => MATCHED_FILTER_INDEX(4 downto 0),
      \syncstages_ff_reg[0]_0\ => IC_REG_MSR_SLEEP,
      \syncstages_ff_reg[0]_1\ => IC_REG_MSR_SNOOP,
      \syncstages_ff_reg[0]_2\(2) => IC_REG_IFF_EN(5),
      \syncstages_ff_reg[0]_2\(1) => IC_REG_IFF_EN(6),
      \syncstages_ff_reg[0]_2\(0) => IC_REG_IFF_EN(7),
      \syncstages_ff_reg[0]_3\ => IC_REG_MSR_DPEE,
      \syncstages_ff_reg[0]_4\ => IC_REG_SBR,
      \syncstages_ff_reg[0]_5\ => IC_REG_MSR_BRSD,
      \syncstages_ff_reg[0]_6\ => IC_TIMESTAMP_RST,
      \syncstages_ff_reg[0]_7\ => IC_SYNC_ECR_ACK,
      \syncstages_ff_reg[0]_8\ => MATCH_RESULT,
      \syncstages_ff_reg[0]_9\ => CANCEL_OR_INVALIDATE_BUFFER_OL2TL,
      \wr_index_i_reg[6]\(0) => \ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_i_reg\(6),
      \wr_index_i_reg[6]_0\(0) => \ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/wr_index_i_reg\(6)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
q0POklO33vo7nh+oAZ2DSyxNsO34aYVr4XA+Uruz6ATkW7PnQfWUICP6yyGCYwdr0eKqkaXAdOE2
hdr7oYRrXQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
dibW9ATv0ItMsw4Pu7pzG101Kkt34bEMO/9FJCgVMIiefaZIrNDPRtU5FNd/6kq/DFyuTc5jWi0B
hKy8UIHMu+1mzwL52G71VWWyxM1lmSf9e881hu6F2wbLtkbeFExXGVY8WyrC3oECMzxcoUWjQ5GH
siiFGC7fOVjReBOYqgc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
x3rVZodyzRJ4CdNKyMJBbkX3IJO7inyF7SKw7QrgELUXwa09iDs61kyofpnQ8LeKSXDjrhoygga1
H7yAzBbDTdz84Vkz4d8FrfQnZjGiZAFjavx/5i4LUkeb/r2Xbr8k8S9phsHbEEPqw2LeK2+0AlRz
LKIXqtOStd1xsSGPtR+BDjK2YM7QexDKolDdsRt9ixI6ry3VQWI71wMS+qZhApH4T0TUWFbqJcsF
U6OLbCV5PW6YS6ByI4OI6TG9z95jg6ZwdoPwRdv111TMGXTZ83CUl6TQQ1QUtPXaxQZW7YMWSH3V
M+qy0BwhRaOX+Tlawmj/Hl0CIAmLeVtHi+W5tQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
psOI38v8NQO1n+9p+m/qgDRSeUOjCLl1pTQYTqvDr8rCUEMoDeAwJVzlgrfMsVjFg4UmZKri+Rau
SoK4VGng0JIce1Nob1jm4V4B88L/OPX9lBDRdsVBvsWJ6bhokwfH0NbqFuc4gRP1YrOrQF1Gzhum
memL1pP+qGNki0bh27rYNzMgo9igjkI5x1WhkOyuPsiwXGOL84NxCP3JP+WzcwZLG8pH84Y/PW/B
98BGL6m/ZGe+0MmO9jGySqPaZ47cW+K0gFqFtA9z19A3DHJy2qK5T3jEgs5JcPXKuKdsLIh8VZ2d
Kw5SqGSktLO+0CvpXrKm5A1rgrtLCAKpyyDQaQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IINTDAOvyvaJquTxDJZZvmhX82v/9uLBZmxw6Kes0RU1XWVBob7FIAuHSyih+smQCEPyvejHsC4g
RiBDec1bnlpz8RhMz0X5apykgDCMuWZI3xxxpsLkPEizGRHN6/1/UIkrYmB5vPFAod1/7oToX67/
g/Ja693EvNHnBbpkLCH5Fa136Y+7SYFDJSZZpfcaHJOUf/EK7kV/GbkOig+52T4hCnG6yPyuVUIa
umnX2VsX2LSKA1KvjfJOMGwSw6J44T38Uwf872H/c4bs/hKAnb3D3KZKPULUHQ6ebFr+/kmxR/vj
KfVirYxaI1FGZglNs2AtMr9cPLB36VCJf0K0oA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
kTsKzuFaBn9PhMZSOzh9SrzFrig7Kk6qpxRFJvWSYMN6yzrjKUf1VPK26BTumtNt1R2ZOeaFPYV7
epzhmZExoQPpr5688uUrHCRlGm/XodbxKmJxt3mbCiK7dg/rXzk7VImFtDK2urNxhAAGGxtspjDB
jZAz2CxKPkz7p+2wWUE=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XMpnd6UXk/RDimAJQu5m8g07Ka4hJkXTwZEjsScaudfDGZGQelCUVMASC3uVQ6AgA/lEMOthWkhi
KK1KINKJkrwzA4Kb7RIh78saggHWaMBZPlkYCe2eHYPbN8D4vyPJ7QDQJM3fErZX2VrtJrweNjbJ
ijmld0mZH9ksi8fvOFimRKqf3T3aEFbpWmZhxK9yBj8O3QbgW7AYCXUW61F1tjIpTzhD2wJNSHZV
RIivVY6OvItDNwHm34yE0APfT+olHWhLACcw/4EVhBfasSdqprjE59dcHeqjXIBEwFh5KshmGxh9
JefhJqrbC8WCeDsVJvWutSP0K04lxJMealfSJg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 45024)
`protect data_block
jy29+azEmem29DLe+EFSZs1X7+3U7RfJhaQOFQa45S2Op8GASqoexcketAeHu4AZWhBBsnCs/d3R
0XNSryu1L9H7WBKKEIaxP4J2JPNA07DEZrrUuUmFefm0OwmvNy5uKNtRb7GML3dGTcyq+sY9IdfX
PFIX3PStuqAx2j5+W/HXyqHwxV9e5GZNyYTtT7VDKYSmJhFr/TnHN8/7gbBx+tpIuyTBHf4ihr6Z
Sz9F3gfP4b02jJ/LRk/0mFpExNzYhRUNlnZvnhwOQiZlk6QMfNtbUpwLLtxiT6cXAzU0tC1ycDkw
Rj8dgCMctr5QO4JeE589IzEofNZQp1PPG9ZjAQ32CCkXeTSskOWUxuDIITwwYIl9hA29pz0+yoZ8
gIDH0KDu11FEtkPEZIr83QtZR+g+EBQfZLatrXAR0b+hhIdpV1Z8dqTuJm+CFccEwTcdsHoy+y50
jVv0cRjAmltWvYmnLcikYmXue8jyTPFrWRtJSsTkt7k/Joe8eDw23/E0gPZH90PxUYdGNSrSMz35
CJEdkxBwgdHDPzcHHS8bt/rkxlcTeep8dLoihGw/w9xJPOXWOWPSpGn7oLY6KH8cNIBmUdQc3biC
AviWrGfUveozykRTPTGGMVhET+sau7p1uGghmEmT9HWWkWiw7ACK/JW/LZxdWdqwpA9Rs/ahgofN
yYU4xfYI7P9QPWZQXET8uklZOzf5tFV32Txo94wChBlMrNkiKcAcye2UXKccGzJV2nYmgqnflZFx
25cEmSVeV5EZqmezm0Hc10T1ljQna5KHn0/LLg3LufyV3q1MfYlk4USh5Rno6WD24h2lJKAXGmSF
EzXMNXvTqelh4TuqRXy06N8AZhXoUchX6MTkcAug7lhcoG+EuH62xr+p6a7KxUbndhpIy3nfSUzq
SBZCc7fbMfpn6jovYR7TpaL8vEGlyojdMWPpjhZ4anN7xuZSJmCb1iPMQ66DopQucMXsiuOVWTZq
x0JxVQq7r8ugAIbw9dXXqDakwkTjwB+pIWeNpykuHyDX7ZfQij/Fc696KBSiD8YNeKkwCOSgQ9FK
PAO3L3AbnTqB9911HCxCsI6FJXUTqs9FDdS4uL0Wy8QiND0q02bv5RIBXnVVZwQUASXtT/RhkpcO
8Bxd3teEZSiQxDyFzMBP4i9UAhJzvS+XmsLJJcVUtdgh5yMQt0iCcDZ07IKOmkMDT3D2kVhD4Mf+
3p/3rMrEv4OLiOjo8hISi1D3OWxih8THZCLAw4zgzHwaMYTGjV+I65gb/yavso0BSs2a7hr4cNgA
wv5bnfv83+RPSg9EK34jnPgvaEc4P/eUeJdiiOueA/SfXbNcLam1dRmeoScmB5Tr8r7PfKSPlPGS
/7j+FrHObVLXexhf9hGOYfFrXpwcpDAdsM3UNQbjx72Ily0K79i7PEfTGsATBLDBw6nV7ucdm0+e
vMtotviBN7URWQc362tX/iYjcDmSxUWNmV3P2MliHxX2NeNaCXIlX2WtaLXiqGCRXl9H3neQSAAB
4sOMnvuvi4S5pL7SnqCLpnAfP2HX5s7vx1Tb5pMP5V3NxNqtLsKUHCvjuBdSi/JN2eRv6I2HJHfq
MSMtf8iMk9+bVquMxaAZAHyl/10Lk6B/NyHUH13JRQV8DjQOBQew4/InaG9O1RxO2QzCD/ihfZzq
eOUEuJjr61Hw5wHNAPnUINIru3bEaP9Ozn1O1op+9HqzYN7Bgd70okVypOf38rDQWXVvCxbgBjww
h7gv19ezJcS4p6HQ2QEgdYHU/ZCLT6JfVKrYVyqML83KPf/0KKufs1b79T9SLReXRFll6kicxtZn
H9CxYP8XZhh6xOgsUeDtqspM1ZB7paWgeKJrTfccvQEP61QCsIDJRuwUk6S1tuvdYlGMH9yK6pJX
YAoov5PA7+BktbzxIoPunaqsMLZ6I0FI9LNohcQlN5fRb4bDy/596qF9QhffLEwdPnsGt9R8DZ3S
VIDeIE9Z/hkWTJEwQbHyBG89gYjtlYMWUSonwWDPHv9w1pcsW/FsD5P3Kpx++nFfqE/zfZK+kkp8
UuPzqFro2E/OP1tZl/NB4y3CWtGu6KYWM/ZrW5oCbSw/pCnM7hIIm9fxpP3HbLIzeA/IB87tBLlR
88S6wxt1xoPx0wxBcTg493sMBINu/BTm6nSVWVyhJ/cxNP+EcP/WqinVpeNHzjjGOFQbaSHsPv23
vKpGZlfq8mUeyPnpYWWDEDPrH026640AlQ3WpeK2q/aX5kao9t9+03IhA2BLRBrZTzz9uIgBrvdL
IcSXNE1sId1tHIEfQ0/rUbIyPPWxKjSRob6K/5kAlDQZ47/qClL7RnQ9Zt539QG/Eifx6q+FF9h1
gTE2Wh4RR7LzqwlvvNjqQqqJKUPQvsdiKbIQD+nMQaUO/stEjQ+4Vf9QAoRP+OvbSRh/5OXQozag
iG+/rXfrblOOL6EtUg3ArwU9h909tQ/AXnp8q4q018bafJKAIs7Lul6gmhtE1Lb6zdM8GRML0gUn
XZjpoKqruaM65eHWESX/YFUzVynGKUCAQ/0WGlxGXi6VsQUyKyuweGfm1CorFu/e8y8IAxNSo0x6
/BGeNY9Rmf3/y/lv5aeKOGyRm5Z1J571vlgC8K6RecPdh7WIdh2GPMYbcTaWyQHGHf0VKcdeKkox
qLdIfqJePRBGxAF+N2q2R7FK6KLzuc90UIZedMecxgYPS0K219d6V/+Wk3o+BXSv5WVRrwNruJyM
KogN0+rW2vqNf0QRHnToyqqGWhTaWvtri+NIT1W1JNnvmL5YpUwPjPNMFlMSVU7uqr2Oi9oi46iO
CSoo4U3Q4CsaCTZLWtFDSoNr0+M79wDbJJx5nQzTNZTnuO/i+YxE4nLxGkdlYg7vbk/GabWTewAK
DcMsoWDMe85qx2OWyQijEqKbB0IAhOXgVzCVteCzA0DVZPyaScNKegx+JOjmo5N42Dep02JHf8xZ
ovDw3BKUtBRQCVxiuG+J8B4xHxJy5Jm4vIQVzcbPD9bIDz8xvZ1lzh1C/9FQu6At0Jn7JMCs5oAY
JeI7APAaMqOmdTGeR3qJivcV06MGHN2EVzVV9ag0o6l1xborfGkDKSJFKLdMKBBva+9z2odv/gS6
IccGtyWZTZUcLSbc9M/8UiQsr21uzX0Rk3l35XKmIdQjNFbJi6dr/sh4OgTJCC1llSLth6s2JXW6
ijDn8RZ2tIXEkGQOQGdIWFl/k7uRKEMLh4/XSjWO9f+HUQ5qVtKQXZlmeAU6fD7130YOuwfBj5Mx
rLbmZzsvjEejCKgNQxDLgS6AskvcMuIrBPnvOIi9ZqgEU5bYxpnrZmUr0Y48xER7CLjGFU72xFRC
b8/kBJYcdoqU3YKu+dhGlkROf1XNROIvkk5QYJeyXtAEFjPyPvx84FDz+mcBUv857x6hgWqXUg/B
dhXEpe4S58vl/4/3RoMorYeDtgfxgnwuc3pwshPgNSpbcuV/TwsIGskaNfbFQWCCplml2oFYdKzo
1XCywRFAIYnbzJEbnFxa6d+r+OoD1KxXDG/0clKxv6KKniDX34jHreqBshwBRKoTmEfFIDxXe4rf
nYm0Jv/F+cXO1zluz0F1rGL9X0UqipGKjL5amxs3zDaUnqnyAKuUmZOxNJmB9QDjGdF3OAPSiQ3S
IcifeKtYTH7zwcLyy1HFR/IDDGkj3rq+iWtbW8fxl/CpjuPzMAF5xOcXzGF3SOjlqEvXs6j8Geq/
qKakAcefrC1DXWukQC3RzgTwa59Dys0P8QXzpvrtAxAfmJNhEfu1tKe7+XOpXmySTfAzhn6+bI+N
slg075AkAHIYAFel3uKuBOSw/Zpi58D7EclAXoBu//r33A+2VZtltYmrlKXD9HP1eSBA3iMJIvHp
HHjGBnjNEG0v4fJcqNVGYG5yK/I2taIovuZ4oly8AV16ynp+iEQVZkDCpWEx8IF98SznQKoR+0H/
a/hSBQqGxT9hqDtpWXCIT/mMI1KS2Q+uqSfaLk2uzOzjX+CrW+W/5rn1wYjwcGbTHmO6rIl7j0TQ
5B7ULpAepoCJDqnDgKU2CN8pnFEpq2yrGiLvnutbeOb1BvikXv8163rZJ3pl+83Nadkn3hWw4pbG
Madz75mpIa6GGhuagEvKIzSfL3r1ivykDCIE0457zUmceT4Bv54LE1EXR6K1zitjsgDWfKjENGIk
dDgO/Qh+DGRqacfFvTy7xBUbjThpekRfvGo88Nat2+bfsplfJG2vKtCoLj1meDWjCBFnLpRjw05J
bpam4HgExuaFhHOJ7z1/H/paWa5HK1AnLpAMWEVg7tgJHAY257282mQ4RCAxG2nEYqg3x+mj6e07
vY9wwgfiIbPI0fqowyrsynR1AjIEjnCK313lRgf3FEcidGdM2oLpQKvEsqkjG81WFnpp6cdsuuZh
TKJoiYM8/2vwEO+Iz2w/6COkDIp6AL1Rn80XOenvlG89QQK07staF8rdjzMiMSptRb6KFI8qPOlK
eP7L8/9uQvYx3yn+tRxzuHJonlf9yN2bRpfzJcyiIlV8wROr8yTkM5JJRFtcmzcpkTIAO4xVAyxD
5eoeiJE0F/am6XkJ0Sf1YzFbGxkL5EULhYzrQ4EG3T4wj+mFrZwsVAAWx7eeFDI8LEYK63ktv2v2
XRDRN8mmTYnJbSv0rv7wdUjlnOHH7Ve/xxDTGwESNp2Zy19qxwxr7YF6wm4yNDY50aHPUjRDhSPx
pkr5qjeXgvSPMAj4QE0BvmiUd1iOcE81wJjPvA6zwaKWMpuX2KpCf8elo5IzOc8nEG+e/GnvQy5r
As2oi2P+SRHPD35eaS0w6qpgl6/AXNuA08FT4YT7aQ328uwOVTN9ccr9SEW2rygh3BX2mWZlPcxo
DOBAldQPJ9n9IZdPgLzV+FLw9Re3gsDxA/pqRlxO1DWYG/uEH8nTJsnwDEFoL2pLRWzKSmlHBXgO
a9l1+l5D9I1EKtj87UwGT7Mporm+k4WM0X09xx4iYRdLY0diPp85PtakLSfN7UeXbc7V+z5oZvom
/uqa/biV27Y7OgWnz+rasRhrkkI4xkpOl/eOpTfm+uuuUsSFDwEQCG8LjITkBLyl1tF8bJVzjccK
Ifw0KuiXx5BKV58iuxcys7ZDxd+5ORJKz20fgoCi8+/Tl68tPYNxQHlUJ1+3+9QEBYTnRTbldcMo
Jyt7Lk8FioguCE4ssRgayR7pO40m2573PZUziYFRFSGFXvORpe/U7E7PA6a9v+klwuLKtNooKCvy
STs3y6k9wshCHdy12DPlaxmoYdEwYwiftDWTvYjf1fjVuG2cuINk6t7tSf2e39yT+/adGJ0oCZ6q
tRVTM4zl+r4dERsMIz0S08BJFvMXibrD/omlYo1L7uvNeJ/3oVBGXkBJ9WpnO4QMiyD80ufU+cjU
AlDB2mOBeNhZ3nJFtZ3izwDjB5OWOat23oakD0jyyiii06JMekzVuEXptnOIipSoYy7HUV0IeLQd
Q2PqXwDuETRDD9lYv7aPJJqXlqhbUQbPGH9AiPbBCX52AQpIfK0rqdgRCABKQUV7JjMG6QW9MhCL
zbE0drS4T/qUMWeEZvxt/7sVW6ZfuMHTeJPX4/ILhgimRoYWKXxr5MINAmB7PqtTzvDltZ19Glku
Rocs3K/IZ6WAoTIfPIxsgxKba1z5fuAmq8L/h5gsg+sqTTrBlCxstXc37mALuj8Gi82jn8r2E3ke
Gvmma+bETkldidijCh20AOnp9hkaRHr59VSRw1Zl+zGb6KBPuPP2+yWfhPw+MR9gosxOp+09UA6P
aUAIZWvcZR6/RYpN9kPqCcfXvt+ESUMBymGA7wv1A3461/jA+Qed97tq7pJBfmz7qJ/jOKWbepCP
eytndRK34s+igU+kg2bJocsi2n01bnnKSY5ZxZ57GnT+2rC/CEiMutE0VpvHrDRzve7UePVKv2DW
8JVkXSGUR9oO75LOhCsMD/Cz3lATePa0TMQ8Vq6SamzFPM2a55mKMD3er4nYJDDgpRP8cvLiCcN8
v+A0ZrJHBIBAM44f4SmvxZtsC5Dx4FNBDQ6rEc1jHmkIiLxpX/gaQnt07rvS2/rlZcyVoZOI6u/3
q5Rf1FSN3ulA800pEBh0LaNMP9Zb1tC0sKUHJQAEjVg2/C4+SiWOLiD/A9B5v1Q/3PoKoC/GZ7/o
9+bo/J9nIldRXp5llQ6WEfuyJDyJmGzgQeovRCHKudO4LDNwN5S9vzmtHgY08jCneRksN9+HnY1P
Q5Nmz9aePNPFgbQW9p55KSMSlVcm/ayY8imEKa4LK5XQ7Zosm/3X3htozzyCGVvGP0MYGssaNFUR
6rbbpA8zmZfIZMYF70q8grUqsC8aiz17jA0aas4Ye9Ht06sbVvi7qjazWIyVum1KWwfr/Pml3qzo
5vzbR1v05TACD18S+RN0xAXtsMd1YFVJnN8di3cmUGmi0MR5sR5+WnrNuTlruEN070Ih7Uq/JB9s
SJyCS3R7BrmWEm82lVFiyssKc00QE+/aV1OiBpX7x0iA8QYquOZRUqeHQsAsK4VcH4XRyLOl7OUn
sZPDyHeK4SpAmnrRTPPzZQ6DPBPUsS54aowkHEOCNL6xoGIRoAmoHjJUEp7T3P+phTaMm4wiUTn0
oCC/1a5dF8Q7dRoExzt0DQhqFJe8OQORo5PkEAV5opiTLxZHUpXq51sy6rqWeZ1aqpKVO/TtTSnq
C/QYrfCK7GPZDmmSKHgJ7G/2ukqC+7iPybM8rI5OCDWgftT5nzD8+c9VR7qFFT4YeiRHlosFjpPz
MerpNphSmltGttffqBrO/+6vnbZFT6esT/yoz05kldDHSFfzsRupPO4VC/Kd6UJhxxEaDiBl/R1+
iNGwyCQpm00GVxOC4gawdQ2CgW9yMSnkIPSYJ7APYAzqXTAv4zMv8EgLR0ytaMQrMtnEilgCDWqs
V86w1xUdC+SGdbYmBrOHWgC8p/hV3M5VAo5k1r11rBnycAV7MzUdTGMsyzonPB9lZLEhggzpwZcX
2wdhHP8k6UgVD1P969c4LbrhTnr7Ex/4ZuYErpkrq5rT3ygp/fKNV06mdwk2xULidQha3x/NsG08
r7WSGVWPPu/sxzVffb42VDigTba/tGBWaFw4Jbc7AD8/CZSoBCTMR63ZAJ/XncYt1cThtqEpa2cW
ncSyp96KzXI14TJJubpNpaAdyOYE9neuhhLAJnZtXclx0A1Q5jgYQuJIhy2DdqKcx5x6duDizSCb
NGiS+R+YkkrBUrikGoC8gmCqCO+vs5jmCvFmhYq9VVCM/zXKxYa7XyelP+uuJy2LamHS1dNpUmAL
zJOKPkhEEYe5EExBexh4BBuz1ZQqGd4qJYoAY96NcJZFlq14wZNVtkDsT3CqidigyBQwxa+6Gx8E
5Qx9x4oSs3ka9YgYsYJwyQQ4ABLasD2am4TI7ydLaZCx67p7383Vo9/7p2pCji4WYVlYOlDHVXkp
yYITIvVrSXhesDfSwLyMaY4naWaoJHDQvjJJ38YgKNh1PAoyfKMI46owOTlldXFtFtli+ZSuFNZt
DZp4zokD4jLl5NuvfOcG4kkxP8FkmarL/yi7KGkguAKa2+HFvDRAVgYV1tHvKaejiGVR6oI3GrhA
+/DUCiPMNiEX7cd4omLMXaCDRo1q+wGWuWXhzezboR0KtYpBbmMdcXOSD/bATRrxkY0GzYTQ/Ozi
DnhywRmVFLE2nCyLqJwBG2GptnTNB0GBYxUnhKUMeFSsJBmSd9Ff/oSRL98qcsSV83JKwROr/Zuq
86kVB4q5j7RKP6g3L2UVUcrD6MBGxODhZfAgoVqXFlOE7u7hKXS6stNAjHrFdQeryyRSHeXByYT2
QD7lGcWwjcWG/gx7rbtrKHzPda6PU/sxYayjrH8UXPZ7UyG115iG9CygbN8C+vDvkA/jLgg+dW6h
OmmaY4eVqvl+GQ4hbjryR6QrJzn1ZF0coV+TK6qcZozEVIhJCLmUpvzQTQq1mLtz7esaX1qekQQH
BgfATbqK9fsWYntmLQ9g69gns9yZfSaC6dzZSKeVArVnkOU29bNZ7XO4J/NzguI8m/W2EBsx6pXs
FZO+utVq3Wu02wJg2VVoVMbvV1qvKbwM8SKlbdeoSZCn2BSM5cCn8HqcP+Jl5CTH7XM2JdQREwQj
dwjoGlKjvyitH2w7jKX4pJixz9vAks5cFPtWRNOaWA1aqnWDvlj6dwp/JJsXIIM5NoAVgeQAZVp9
82+2BbhSnJEFuFyvuZKYYuN6cRliwwcLRpcAGAGzPuhTLGefxlidFY1g2CLccHQX83tcQgaphDHd
W/wJmQfENTkeq3zc8kC+d2L57rXhcxbfnBN6cQLZ0B/u0ZmS63d+n99xM3abmFQMX2h7MHTKh53g
bdS9cNr80dh1EG/ubs66Ay70jttOQKsWbE9KUOAtg9iiGXjkpEdQ1RTbbbHkc9Say2Xv9+jwdcyS
BRSKguI+YlENg7/EBBA5rIyfLswCUJo5/05UeStdoT/t3zhrx5DKvNhIBqdS06WU5hH7yHAEFi4L
5U306NEE34WNO2pU0HqEbzss+FZzonnJ4pe2iB8DBTNqO/wgsHLaTMjc5ibDOLja3iN6XOrK2CyC
NPY4YKBihbhm/1akxZb1q2FZyX/WqGVxWsVn6DlpG3FDptiD234eBQ2pL4kVmkmOoyGb7XlyEoI+
CwHvXKHO6yXi/viUQzFK7HXE7ewsK9jSflgJWJmOluFK/h+k8ssOpNXnYbE4sbp0WNntYcZTnQKU
GWcp0LP1HPersg4aCB0Y4pjo564j8jFAoqVK2WjvfCHfB1QLVpV03f8Bo3rbj9sRK1sZQHYhSC6L
Ca/O+rzqlujFkIRCIJT+mR6XJv4mxMPIYe2TKXqsO361BOTNAXJtCCbaavXDIxX4taZVNmyyZwxm
YzY/F89N+Ilw3kGyp659FFxXzyEQDBbXHJeBvPShQ0zf3MLMvYauemeqIp5bldm1ZMOwXFlX9XTa
QdIUE8iN+/E1VNFRSACBY/e4GlikKzJySamjc2S1eQqjZzT9q84CdJiVMlijK/F+T9KoqP59wq27
7QIgbwLAfmEgf0hnqZQAYF8+/KHfYBBG6iv3WtBWHTlDyg7dfSXLy+ksVaukPl1BTAP16GBmDERH
sPqqdip3bbvbeeH0XJt1AwMo9jBHElr6ClwyhbRmwJZiseAeMcc2Lvx9uiuZQQv0sL4eCtv/RebS
noXND+RYbLRNzQQa2Je9ujnYJG6Zo8sl1/by/mgvgTjHvJztxDUdj6I9QJjS99zAVxlY7NhsOwiE
XoAJQtkGbeyogTwtmvgXpnQ4qse5FWyxS7AeJ8Rx4v/AvZAzwQwF3ZYxxbcgnZVEmv0wQ+6EcLXf
wpTBty47Z4bMuf44uFn06r5z9qR/2qOXBW0e1tU7RnHPiNwD1P/CwdfssgRd2PawwR+cj4134Zsm
ol375UgxzE9V5M5CbgYHnCsLayVeYUN+doPKUC7SxIaC2hpurpQwQ8f3nveYAya4Qa3H7VExOcMx
QII+dari2tHvsWaVWaD06VBLoYa231Q/mLL6pGfkqhnf4OcDeuJHFcbwr9ogWaeVuV3V6mXey5ki
pLZqiufBCS/xeuaEfKnONl3aIQKChkyLg5WGOuCjb5wXaPyJoAPi98nhNtOYcRFW/I+Ekzbx//Zh
zFnwyLDnk9kjfOzguwFNAvsKFQ8qYK0ojOugqh1i6K2jr82iOW1E+kKJRphlw9WJc666lXHXz5Vu
EFvc1dymo1wRUYxDxSLiNgHIyJqztYNLeg6NILAM8qS6jTmb1WHTZTHIm2jlW5/i0KZ10krF4TBi
r6kIuOQmNEQLw/KYjtXoYKDdkvfTtkQ6ReH8xFdMRemtT2dstODgiQ0T41Rjel4AIXJMcE/OQs0W
39572JY8jyijgs4SnGlfgQ3K5hIGT/nDgys20zHenLYfhQhqHGjjjs1bgPz+xPKKW+Ur6RCePfbS
v6iqTMlXK/y8YflC7gEmfyb24DGlC2hwH3473j6ZPfSOjp3KyQ0p7SpEd9WBd6en/smsVqherqRV
TT5K6zvxyqsoMen4cJRLAzoUcr5M5eRyeToRPA9kylgVcOGl6yMf9F9lRzVPGbe1K7bzhvJP4Zrg
tBuIqvDa0XPG3bI6ZG1oi56QfGJkqS5LoPM33177WvH1hq/lUzg+9nBFQile8xL+SKN9cYJUTjKu
XAavKJxafenahl0c0HhL8ZRdKsQEExD8Yx4qoaKVKR3oau5A6nlwcHGkwvJ3JTxXyHoVe11h/yVL
68SEhUxExokJi2D70lYjW0Im9vbR5PI8syvkMYiEa4U7lYHyDFuSoS0KuqDa60xciNYcBr9PlO9p
gF6e5RThkuxBNToJAZtDB059mxMsBbya0nra1QP30CAuyzuvyKfaiyfNnVsVfJqxVw7fTvHJ2WzX
/PxFSRCQR6l4zs/PxxONwtzdNKJhMdZzDJqwGknti5G5Jhu52Tk8uFq/oslSMU+BNn1k9JKBRrvp
XiQfViW8rYSlqxvxe99WrYHd9z3tAEhC1YqIlTYPBJ1AdiiDMPa7e855tBInUxZZA0l/f7VjpxbV
i0AMgpHHRfZ39c8lut1E2mfj+PpTP5B5OX5ISSLA1+WD9vmGVrx6G7Bm8yxG/Ep2iN1pe7HhkVkP
EGoNv+D8JmWkFnkgyW6d8v+65037m6feqaR5mWplv6yGBm9ckiOYnxEEJ7cH/bgw538pyeNLg3go
AA9wZ7g8YS0zlKTJq6JnLPHu2linhT8c9Q+F+m+tafh0gEG61nSHk4pl9viSnyGDu9jE4/Yz3KLj
dxwdZvphShsOG9NLogoiXDncWoZZQrPuw2xTTJjWhW7ZxXxiuKPHuHtr+GSEIEzM6dwU5RnPZ+Zf
XNtkmNeKlbKtl74SHGwPCHPk4ZHTuy918o5OClRRql6ZLrFGa0mDN9CtvWyniN8NG78FE5YD9eBV
+6ovFzrQpWXb3Hx89m14M1qusV6IEX7z/wFp3QqjfW+WfAm4Bdi8uFUDzjMfUHxhowCKtsvCp1Xg
NCSQbEKkm5As7QQniSDf410LuaLBRsfwjDIPp2C/3Q+u/3LUPzHLfWl0VehMzE/DzHxPmv31KDRx
P4i/sOYnMl9sADUwmPkhBTgn8+Sul5wCYNQwhMbhZSN+7vz9luoZAfOtso+6erGqyiDu9SK3jrFX
W0DNEx6OmWYssMLc4kVLrZt1c0xYPz4xQkKwIL9RyupAN8CRxCnZnYntAHBqgtGslUqUagmHYDru
CS5CNBVC0cNqgR4b8sC7WmiMVTxuGUxpPaU0qfp9KvB9EsfdiTcJBP2bjrvX9SegCOUP3JntU3Vr
zM1C2CKEMK6aTi5MnIjWxVP62DrWOJZCS2vOo2yFQaVh663mYglNKmJsk/TXgBW4YRMXVexpSlX1
Kw/4aUlW1+81TprnlMp0tZ9AUDPpLeVBk/Z5h0wd/ekPVBPl0NMlj7S7quCujphkEqmjg6Et5uZA
1XNJrwtHpqtEusM7UMd2Gx2xQqCYoJHbsZC5rlHGz0ng/0OuYum3t7CgB+QnNHhJvGBrY7yxPHEU
kR5AGw8ugti0Bs65gA2gnOonPQpCDrdrZ1ffnziMNvond54N5xdllLgVdgAcQLuj5iqMAagDOGwP
iops4DzfSZGG6Ax0NxBWN8ojVxmw9tdsSzqBdJ0sfBfpfGvStK8GlwGd6kn5nYwHvxRy137iKm3X
6MV8xS+h70aNhCOORJWBo+WTl/D8FWxBfuEEr9qOYr/cGXAiVcNX5mOh/HXP4kayVCQE1UnfBMS/
ghvdOn5DYEQCueiLaDem05W8KvjE8sTb2KMBCaC9HRQK8Xo5gq6Uo4hx+nSlwCWJmG0Pg1sqXxzW
DgnPV04bpecm4J3P0MgwA7+7MhvxvFqisuHF1lNH1uYr17G/Em9wmwZH6j/BdLpNS5QbcRBzRMm2
puXP8Pq92EwyxV2FJ/qF4FzcAiepZk1IqevVSOlstsQd3D+RN69dn7qhcHWnjhn1RM/+sObCZWq5
3k+G2CfqdxTXG8ySMQeQXzavtHbeVQDVOAj9fYnAF/oyisyhwyrTzBVRJbyJY/OfDKUMEWANQl24
73KzOP8de+B9COO0+RNKmqAE8fbUvFy9EzdwyzpX3YAETvQ8M99RjREvnHLy+uaA6h3UgpQrxGwD
I5NNyxR43yIzab82d6+8oKWXi9mbipaSOjLeySWYCnhPOCn5pQ4KOZe7BLnuNXo9YqSeNoutftYd
YKJPNzYsC6fIHOHlWkEPEUrkkwOhESG0G2RS2MO0o3vxGHMw0c8kMgKYaZCRnQPCWPXrAr4TtM3Z
HDIhjpTe8hsxSzZDW5vduo3S5UFZfSSWmHvkk2jjLfZOdSZ/STzlueGAgANqZAM9GkEJz0Cy2sqV
FsrNCZAI8mS0HtXPTHU07w9okwGSx2bon3BsB5CqBsIE2QF1boz49c2epQZ0FifXKA3o+DqnjKyK
w5tQw4sBhhbcnyszawL52xvjBQpcVIpmu4tX4YXKafJkNoi881s9r2Pif7pplomBnty+780Y8pqB
/JDku77DytCZe22Iawf4bVCjOD4OVl97VOldTV1fJCefljVBT4i8ZQ/dWr+QEK6Ppqqk2+5iED2y
pYk2kc9Bw3WNlyufiT2WEyfA13OUd5Ac5avkqllPUGT4YLm8VPsB55EdvKzcNfVAHCezAKEjRoPE
DQmphlw4Lzv7v1MGLN7UFtN9Sb0iRk2hHbWr5iMKfrwfStGL+j6ARiWT7E+WHEV0Mh4liu7vgPyQ
0YZcvrP3M5U9hVLlvsHt+nZrQgmR1WSOmXKHP0+Hz0V/ahQDAKYaxtNuMgTJ7xpcefObQ3LTRfUa
HiNOSsA0a8ZVELc2fZBGQ3s0V8fZPj1fb5+mcI3kEd8ZNtk69qcV6w+1IW4P14IyQAWO019orvu8
VB3fYitRXj8JJ5HjGmcHWQAioPDvIknbxMkjyZcN4ajCbuUpt3TXhlcAVTz+hfL2iPEJi4GpPqHr
WI0y3fRkoG7rS+7HO7+crHqPAFYIx79FAYoCq7F7ZchCkmVg7HvGqJtbFkwyKojlL2312et/PsAw
aNFOFtUfFYRmNnTqwSCeELx0P8BQFhgMeJO5CdtHl7+xgOGsiJXolKxqcND5l75a7LKxs+k3NQzT
FmFeY31Rj1x0iMPZPkDVCE+S6H3hXrkT9Xh7WpWpTZAaSTNAH9DrixUXeX5/GYydfWV4Vi3apVyE
COK6eRLYKMpFT355lad34wg91bjhJvjP94s34x2/Wfiyg7mJ0GFn6BWHfD5TBw7TrPyec/o8hbUI
QH+caQVxY3uhJpRrZ+Z3igirjaxsWjz+C7W0Yg/uupVUo9uKMLgTu4+zIeHWgHcm3XwGtvisQJfO
1++rofRPz8MmFRgV0uk3dBEGLl4NdSTzsJ/P7EF6A7oX2bmgWJ/mVNATQuZcwM5XqfWtE76kIALO
cPF4fndghaHFeXkA8PJIbcnRpKo/MLFs3Ldio4gjL1Ih+XOSS2A8lvoob57564y5VQomYjltgzv2
zug1Yr8lqPl30mrzXE9w3ggzVh9ZKmpFaxer/UQdXo2905ffYiziYsgqLSnoMBVh0OUJzOCOeNxc
f2UVO+VPNoeoTIlexTGc3bHejlvWY3+IjwO7coYXWyKfa/7T5vlGSxJ3hUZKb/H8SpRZFE3Q0Qpm
n/rBNIyuXxJuzRNosa1yxJCE55PusdRgdpE86SSPdhzCY5Z2K/WzF/aCkvlZK8/uTQhMYz8rcVFA
GjbIrMB1UT+cU1FCAwPeVgGVt2fkihFlS9bslYM1lzRLGaVGjHgkhB7Xi/5Q1AdVt6LiA3/VGswJ
0/hPaySStQjwb8yzRJ1aPjl71/25g0bqH9QM2k6uLWjRgdcktjellY+zoj4koK+z+FIsHmDHKxv5
nKV1YyYgX5xWVTffYFweiTfSOf124cWQ3IfXrKeMKa2BwZFu01FUYTHFkIlxVXeWST8JArxk9Hqq
rZEYgffYDL4TR8/+ifaFTeY+iQnCG7C9rUrF/dz8HhaODYk2kA3g7lmjyOVhynA0wL5g5qJFba9J
9kCHhBtMvVxZkxRzv9QShphE+In23ZGbZWI93vsK5XN1eT14J1lvW+0LyYH838cvODyl8bGhW18V
pDGgsLk2UvAN/Ae+IJagOKdklRlLQ086CME5YtUOxpmr9umEr0BlvqkhtwNlgyZK3d8SJkzKPGVy
T0gnNsN3ZLVZkqswQIctD87ioq2tm4nVvf4vACRCl+lyGkPayDeHKW7oglyq+hJO6yCBnUrliaVK
HEd3OpK7okbD1d3ZUXWBc5RZz/O2nwhjJ8b40L/ZasZf0KmuR+tw8RrZJSfqeGlmmgbdy+Xwxzlg
yqXiLbGoYV9TobsdXeSy9TyswgAdlAtkh6BrNiqmPAamV9EXBEQoIvF6058a2XC7L5kb/IO4W7Bz
W00m6XQrdfookBMbmphdbHXCnHL2L5jLW8GMM914Y2l/4Ii9tWDVuAEBSf/4dk8YcvBMEeJZiBOl
KsHP05e5jqGkc4RUYNWM4RhveLh6E2rHygPWOEQxzvH2QToV22BoYOqKGzcEn711WB0Z8xLTWDf0
oN3eEZBYvOWDoMgLHxjbtswDQJ6TA4/M7CCDOZMVidrJaS3txiUNfCdInKhQDqHduOpLYRsnY7EI
oDnLoNgrqqxOGG4SYgo1xDVOIfnsMKtu1IH6Xi47nKdZ5aK2OnS+wLYoMU+kM2zwBtC1fmgdakoU
k2I8yRglHhgAMld7UvcZlZ02dmDC4iF8C5sFgeCfjwWJxcsjQlgIN4qOC3aVF5qjwdFyWb/Wpkco
hG0KIJDu1NlI2WcZpZzkWRV3+fAfQqlkoOv1cPzbTLU4cJwtHfF1pup/c6oYSFbpTP/GeqKwRZiz
hmJzGY4051ntwk7CIIbUrVKNC78RAOW69kF6ZPPp+xQ/T/upcjeqF49Df4cBQop9KtI3wsgDsVvX
N9H/Dh5MtohYs0xaI92eGLKHNs8ULIOvaGJGm1X0qqG0eFfNp5uwtBJo2BOW3/BRMWxUX+fAbMqW
WEJPLbo/bs5z/HPPlBzTnmgxxJRFys5FbvKpDqzu1jQh5pg3xCqJMQSHQ0AyBMlfFz8J4FBAZCJc
EE200h9WWCfYpbixUcanXGtadzEwDw7LAVc1hN0Cq9LiajZSL+SBfqFdb/N6juVA8t4CpPWCC6xM
8MjU91SCMbFe4qW6LXaK4d1fEexkubNXXqeqpkckjrB5A78DxeqRolmtndOiNvOYVC33dIb0zeek
2I8HhBErxn2GM05atN8lNTwCyxz7hDe5JbgqUHopmPnOYHNAER4nzZBujI/9N7pURi9ZhzH273tj
HTHd71Hk/yFpUbrgt+VgCA7ygOL381evj2hsi9woXNSaUIdQj761ChiOHVuImSQqndd3W4709+k1
xWz6KydCZ5FDCjeRsySG3NZYi6kmj5qRTfSo1SxjTz35ao6kFUFbbnagxKoH7/D2CCgFmrl2yJFq
koTjUHvi2YtuIa5QeQzG++14KEZhC2ooELVmykKt3sT7SLTMhMRYkigclqA4qW/xm4rV+eUg81ZS
tQCyk9xu0BRj/IeN6A1FwcsMCMDJdZo+HRwrQgYv/Rrfbl9OcRWutqPjWHQftml6neei8Sd2FZpw
2N+oFlJkjBDH7BnQoESGspnhphaoq4p7VpQqEv8CwMWiqhunb8977AfTIztF1Rt0RECPZOATd25e
PMQ71jAZzQQh6OrLD+CwpaIT42SJB8a53D0Tmdkf7MVwOU46/lndP8TAN888bOzeEDLCHYvFjJK7
agD4aAl33OLj6Um9XjSv3UqWolffB/6kg7TjvO440oEIe5cCioYF5dsteUbDtLivF3NcgTTjUneA
TMKaukBzr9UpREBQ65JRCUtHrYA1/dYOo6aXoXok8emNP5gmK1598e6YQDXohve7mBJE9ms7cQK0
RIWHN7OLZJcWb0obAPXYlDv3SZ9DhA/mwt/71htLWcvqQCGSN/W/gTuKMptLWKPY/W3J8rRqXC7u
HixosQmYKyjjKLuOIEnOlAOKogDhHtoFAev9L5/aMLVK9Rp6HjxZdS8orFCx0mKxV//bswqqMr+3
+1ErYrmmxyOvxjRg5sLrzHhxVKY+kii3IYLIdwYmcOmafHYQc5NkphC/ohUfhLSMrrJ37T+aZli1
dzLEgTkY3lfFqbGGp/l47WKZdCbDIwq7a7REoOD9Z0crAHEFQXyhZRTnZM/894xyvZTECzUhNpyX
VIO7KBLGuyV3IsGD2OsNlhFPN1rA7PSZGvZX8S5607dPLUGFo6FxvJFedGlstFmImZl0mrlvY7h5
sJn+TILniUmiG0oZ81ns3JlAgMlc2PCgLjqKOTwCfBETsfVqYDf4b2C8Jc9uvMxToG2GRx2t7xm7
Mtdmsqwsf0mfYZsAouCCLDVo3kfhPOR3sB0wDJltjugNPMyqmy2G9618SJRNIvzhgrnBuyqtB+zW
x+SQd9mDKMGxMtI1JWLt3UmwwH5mgxRReQHFROdOX09f15Ni9eCuxktpjEf7uue+flfX+eKmVkdK
H4r5QEhQprxGfPALpc6LC3nSa1DGTZcwqpGEo27uZkCEfG/5ixrGOB5GiQsiyWudJlAEsETsVwgq
2X58SDjJu6f6s72gKTZSsoYZzZd96eg5rYNiMcV96wIS1pY3me3DqnPZ0mx/2xgCQ5VB6DK2HfjK
AzWa87JwSnLJ/JM9sxkx64mTQad9yjpucO45rhfquMzENEg3o3EzuaRp7UfUsXYniZeiK4hacBNp
yzsTY387GvP2jnpOISXt/RP2PTbx/aN9UuG2Pd6n7mmH1JmtQOCcKv5jmfBMJzD1drKHNN1He9LV
o+VPA7S6HcvxG2MG+APHWRvSbu2D2AoteYlSzrDwZPsAAMqXD7x7a2oOk4jQKFYzUe1lwu+miiYh
M/zkkJdDbDo9+yd5b0evlzIKixPLNbU6zUJxON6qhAlrB4SEieEWleo1D3KBpECdxYfV/efrud/J
5hafCG2DAtQ4TcJ/8t+LFT5O5P3wC7SrCp/WifYuh9f2UksYXJIAdAIdFpOsQnLmbMJNWL8RG/ap
DOFhnKyLvyFjpIQ7NFU1lDAksdbbwB5fmsKhsCoSHvXt46LjT5FKTWTkPxAORxLXdalFg1vKtfeZ
6h1avh9qgVXgUg53kgbpuJtUkAjhnEMmyrSwlBD1R/ZglAsxv49hu2MQBUT4MHrolxZSgiIPZbYS
XfW8Jy5HOk2EkLSo6Fj82z+39a+C553tQ2kruTnPMrXem26muGA05I91Kr/Kbk3TArQoxKEmYQC7
rN3AWs11swLA34FqeW/kVxkBv0J6WOay/MI9/KPL60rGlaRq55BAGHwj+6sQhHke0IiXXSg92khB
8QvzBe+QPeQgBiGTi+OpIoN77OE3LIkOyhz/tVKbRo8/9G2yaIAidr9EdRXGfoe8gJHCU1VydN0E
KAhRAZTBAVz1rjrzzPNaNP4ef+e9vKd9BF/QQZbnbB9qlr8AmxnZzDmZxIkGZwhrs3pJyHyt7xN0
p/Dzb0SIzr0NYCHU/HWOWXvXJdV87DKslXRqc2Kt29uDUFkjYIQ/KaCTS1d/WO+iWTf7vurbCZjl
YJ5w+yn8CL2cZ0/BEgGxf7kMst6FvkjpCt+RNIwck9H1dynbfXWQKRlJGgkyBmzjnO1ga+uRDXn0
8yZ0GEGj7CrLmvMI+M9+MekGSzP1ACxEt3qLnYQYkVwLn0VRVLznOnoCyK166bRx8ZfqDA6rG3Tb
Ibyzs+7Hv7siInisffDLltKu7H7qaFyXgN/RDTJRxTrbfasSZbTWYAGPF9U3lGvgERsEm7V+/RhP
Yaf23/SI/t75Ep0aC0uGrvmB4ux6VXp8Ds9rkkIT6wZ6/P+VeoDESzoJfWdsILcWBb3uRpnyPk4o
YUOpGUXuUTyBYRG7JDL4sz7bvZcHO7iqXKrdx610sFSuTjQrVdiTs3CxpimpJ60uLR0Y5scXrEkH
NfIa/Khk+u4Zmb8mb7iZrbCzg3N3i//Sl29vGJV9qxFmVYDZVRkJRP3zs0Yj98apD+kl+yWfruTO
q67DA9P4qW5zSSXtOWJkqo0AFvijLnpBOtN35QwiCXw0Jt/hCtw6byGTidjZ7EhY/2UE8LSRBjmK
vNklUslSVlMNg8YPE4mr4n9qzIwyHuGO5eT4ZY42B2Vq7SkYwUZ/XhZPtrVlnJZ6AtbU4ilWvV1/
AopJFfr6e4WVNLYCw5SQCEGLCXVe5EzlbnksDlpoYJmh2sy+o3xy5ygzwPw8qfyJC05W500VCNjy
zUN72dkaKb2e8X80f2AvZSQV5Uq0duNmWnXeJ6mcD7FgNr///g/fr5fnc3RITVw4mFGwzp9SW2Fr
huXu/+mtFQ1gcnnLLnyDiLEIBnYB3zL8kEPUVb9Oh8o2kWCcMVCOVVg0zTU5qiV4IuAqwrTFQgM9
U6MtVdsYxfMtFvnpGzQ/0nq2TMy32HeVP6TAwrYmxmK+Xd/d4/5eo+CTcPwLoUvtQbfqXBUxuRCE
7K7Nm3qKseKv5c1dCmJ2Li4vv3kGGctcOpKmJuYkdtz7OSc9vNVSGTjZM8SRLvuwsyTfMvCMt+HQ
mz2MLVBLLpDFG+y8JE/RMXxT42FJkviCzA63r/vuRacTWxUFgF5khMCMOoY6ZyrKG6NFXa5gptAe
KMMtb5e3VIjKBxURW4NAlmBmvUSaQJReu3m8sj+Gtu6PLNlDDkCOVT/GKxkkQctzQsjG8Hk76exU
qJsxe6XEKA5N3M+yNr1pZYc24XNHHMkAlnSdKTxRIO+ySvPHPtptycw14jehcq1p96WulApUGwdR
K28Eyvez4GofTZZ5Q/yJyP9P0Nn7JWuktgAXT2oi1JE6bLWfRp1vK2agOeKUWF8RWIcAxwecUHDT
l1FRnRltA68xeP2ivgL5/UjBfhXOmcOSvoFJ67JmvW+DWFAXaEmxzMf32sej/B6kSRAG6/ZKLnpI
XRRZXrIc2dOcUF5/e3L27g+YjF2jdX555N4VSbiAtBRh1Vje+ofpbWygbEm5ezDCrHyeI2oXh9Bd
cydWDxUj22K1By9ZY0afly5qhlH9KetVouc0+/mgkcF9JfcpAIXCEXRqT1Hj5Jk5+uQGVhhEzPau
bt/Bt1iYil8vLB97DCUxOxKhSdEPy5WnreekZc5EAMlDtJGwLYv4pg4xcSxvW1WSPjZWLaVHrZfo
YsxPWNFZRhB3fgl8tGUj4fLHAHxdtr3f6/VOFzQINlDZeJuYi4fGDgXnsNdIKzHKb1dNRoIrC/p0
YT9RE2aNohwklITxDfofRPE2/G46mfVXfM0CS2F4IxmKKkGwqK0aTV57WKcRG9B+uq0V3LcS7bYu
cbcoMWnKpQ8oZRxq5n4rQkdqaedLGPnI0Msf2fVyVEPMbJu3d4aOryasAdU1NLfn2l+uyuTsvQFH
DgEvqF3uXWnWgCMqw4dxlQOw3eCc62KCdr6j7z/BIoPw2OmOn5YfgViUQR3Htl6GXFIN4zlM65Ew
aPyTzbioyv3NwiUOvm5YSgBoTzxZu+A8uNcnvDmq9lgj+u0jx6hn5msXh4LqLDJ108vl6qieH3KD
Hgqo2jkCkT/9eRx0EP2Ujp6cPVxgNlBNMbpmsQXbbwaLxFPtGfy/ZVHL56Hs6y9D/P2bGwtzvVQu
0ZKRNzrefdpWWhQn9Kq8qcG81Sj3PNEScNMe8l6xBVuFTugN2IChOVPwufP6WlerkiiDU4mIkTWQ
pH8qOpSNB9W/dT2N0f4zDclOFKhj1bxShJadKcw01xTDY2878o8YPPnLfPN9zOPznCe4/A+ibe88
u0mPRO2YYbLegoTeRQbfq41/vpY7BPL+D2TfKuUigNL+Gb3rft8Jce+84sIF4iMR0IMQ2zxOxllX
EMRRE2HD+1SnyrjlZcoffskyduU7XrnbBZvg0RplnGoIE2OUeMTt3Y7tgdDMrWKI5Nt2CAlOxoiF
ZfwK4BQeL8Y9zOh2aXWkMrxu5PROVYy5qfJTCtN061Xj4d70LvC0op12rhQO6DB7bhhqOZOf5+ix
OuoXXsciVCFxmOcSeWOMPxf0YdOnqKfNPFfv1VYHs9Wg7orrvWnzIKHJz2/oP1J7Oa761+NqhEYV
+lt/SOGIez/S4jJyWhE92Fzw8Oh8rXSUKeONRFpuwgtesJLgGMZ84BkYo340D6BpioEIpNAvdzaK
0BYfrV+KgGIIC1xMFASXfdKSYHDPf98quFkEs/G/04DO1/btJnp8C9H43pS8ZDEZz4jCr7MPmoU5
xHCZQPWGVXzB3yXfkecVsXZAMzIBp3DNS9JGETsOBx8YQl86JQk4lJZYt3Hqx193f0UrICCvNJ0E
4OKrKfcpY1/XtubRP70hhwBCkgTNYmKK39RIiKadr2QhMyqG2BDg91jOrPAIF4lO2rizMyT/IM/i
1+61/XelrCipPXk6o6L+1K44MOEyiCmuWDAT2MR6FjOoybgLblgynB0e8oJ9IzWX+GeO1FvR1VZK
i99rll+ghLhEEUdNrHqwFi/JjYsmnj9PUWh6yttlDPjKihMyltcFO6ONWzL4sM1GugZVPg9qtrbh
mT5VSa2yRytAKUuYOuPPWQkdmGJwdOXHx7VJMtbV3G5d6HW1ad3eRLWkHIt8BFocA7GN6pwoyRp1
qRXOoG9/DOhKr01NzGiRbwkgvJPBl6psK9zj4ggcX+Lsv4BwNArl9iwDmKS9uo+DtUX5CskhXFOg
JRG6ZR5/TgZBHe2msy4gJTyJbS1iS9SACd/UvdNEZhbALhZqBrKbhEYJw517/ZErpQ7iJ/tmpne4
CeKnkQJd4IImyequyrvJf4vP6/lPIgARJ/A3aPNy01JWBi+tQ3Ug63lT1GBLKYw/UEsDMGb87xAp
BU8qXbNiemfhKykjUDD862iXW1QpNDxePoiJQgcmHq+gGPaZwlgJ5iIrOVI4eypQAhAYzcyHFkUf
nPLK95y8kHOkAdgkP+s1GsZYlnT0LjnpgcsATR7thCz8XN6RfIku5DBcXCtlmwA5RyqY2rQVx8OJ
hSVRpn5Z9QMsPsRG+ufuF9Zs+WnlXNwLjvHC8WVGM6keTPOiXSUQQdqPlfWq/arg+24It4GbD9F6
pQenddL5zOdxp7e2DLdNH4zpp+1HnQPgnfPVTQ0pb8W8mOps6xWA2Qs9vcjD/3/LqzbfrmzEI+NQ
lFe7C/zykctMhRN8A6pX0+jFRnFRCgoiu8feiN9pK2XCm4a1NytfJUsCk4wdOHJoGijvmE+OokJj
IrLqBxd/UFTbuLe2Wdd+BxkBe0ERNqGeD0oYbke2Ctc5gRoTcAkhDKklgGHXRO95l10cmSWtLEQE
WgfPdo/LBr9lnw1g96b4rrMyzZL3/LtJz6Y7aT11iw3K0cSTkT4neG8laxXdld1f53monpyEzW2S
oIEMPLaoT2whNqW9iPk0Ukvff7TOm4FYgIIsUDfMrpstY1dieq1s8NdSUzaw3GeL2oFsZIm9UJpy
8bjwlfWEI5TnPZbIIPYA948de0Yc0PjpdQD4bkS1fTfsB1bE9I4/PJvrVQjeFY9EgW746+C3fgyQ
6wZWBG95YAEGq5Oncjup/oEDGwPJQZBO5FBeLxzsufwIcPTLFnhboziAl4KEl2mE1lHz5qCCp+Xv
ZBeB/UMFi9XrFQdllVg9Dymg/2fM6az79VB01tqAZXaTIetCzxXWpiN1Oa+hMIUh/F8VMfI9sgZr
P5y8LTr8k4HFgPQuxxDRnWy1mUOPRucPLeLbaBwJeoZCw4pkrr4WLu9NC+v5Jr4Ewe2xGIHKothv
nj6Oyinwm6Ix7jpLaq2D/Cbw5Uie8LdrGdP54MuNUX8hV6SjaWxfXywI/8G9rfQXylvpZNIrGMCG
sAfRr8haNBkrB3LC9PvZi3SsFMKj8Guu1bd7G7OHrqaVpH0I9R2icnTzDtEZXYJmFSM1ZMH2QrQN
5deZI+LNfV/PZ8g9ReCVUle3Yo1Hg9DQyjj6NxkRtqX0BmxRu9JfuftOw3LPXf4HPJsW/O0P78kD
H8vjMIQODzGNSYTJey87QqZ6N0QXChBInAV1bsIcyT1qyjY29PSitaRAjfYYAKSr6y9dRP9DZcQd
ZG5QsXUd/HlCphjESMqTbwsdaEvnmrp2FzdgXtPO4V6xVmuCjbUF/t4c8mV75m0ze4neYjYUxnAC
i9CpKfkBo6yJSY1QrdjIMLfmAdisQLYwE9a8eX4/Iat/ZJQE7Lh1S1g0Vk6gdnrwSUmLDLiJl3rN
07qyrb6LXXyasq9LNcptGeQkzsosB6Tvjnbl5SoLRT11fy8rro/VKHGyZG+LpsFSLDEZJ0Bt/09x
inGqdoDMOqaNsiHMSaycxWuJSpl/lPi/Eq19NN5WClnGlwmYpLvuP4UfXWismQ6YO0yEUpWPnIbf
Brn31/eX2BPJ8kzmfWG9l7NZ1D9v88ZiE5nAeU7asCe9F6Hr7vqRjmicHWcXlpySNqSxvw6vESIu
tAw+vM9Ig+VYA5d77KxCBaZ0TFwX58/bjNKCxW5exYXneiNqlHzXZY5RYkwZ8SQ5bwVCIZpW/Yj0
nQrmDqSrjkdk0cW/5lP204oq2xr6q/hfQTJ7iGGLoXwAkKFhdLnWgpU1BSsizmitq7Ch4+XCEnVC
QpB3hXVMov0PdGfv2t+43/WoEqL03Qqq8Ti8N3Mg2YG5GkZQA8ha2YQoSXkMzePCd2DGC+TyLvCD
ZjHrEHyizgdO0H25OB0eTo/Ptv8HLHqJGlTbI+9NAM1ahwUKsCzJZwN4WDSfcNcQFl4CWrZOXV48
526dVwCKGaBv+DLwF/HtvDvVPX8Vjfp1O0iMlspFoEICuKvC9Eo0oA9/+An2g3pkvFpGVC1DZ/bo
SSFA1Z2wzRx+Qlwd5oKIZZF9prox8YjzTFY9EOtP1BwVWZZJVo3P/34XvhqFoPCSjqDqaCmg73ky
b/aezlizWFUDBhTISjEZg2XQ4K2JCIkZnzBPg1gqf8NwcCoSABefm5HSAQDCtvPB50vtVjpKf1+w
C3jNEER9c0YOE5VeFC0glkPN5rE77XcbtZLEne/jVC1ACduLPYkw0tNo0JYPuyWSGwpJvzecPXk3
Mum6ds/dpLg8EmyRxsTLx/+DQ7RwuiICeFLUF+Cj0FnvPdUnOuU0QlQdMiw0T3ng8xRy4x2nvACY
HBW74Cii6JLdgGQgLXttiOqzwEl4CEKMDP8pMm1ymnm8mHITmMpKiaG6G0fiiPuFboD3vcZlI4ZC
cY4qrMjKZlJy3Pu/PjCr+Bs69SDP1o7RPjQ3Wjjjn4mOG/X2hwkjxgsLqmGZNdrYfcB5dhqw28to
/rl1S1iHedBegraQtQQCJUCNlVb/kamLk0Rm4vfzGClzcJhxIBErlxybtUtOf8Tqau/rylWU+MPN
QXk79OXB/EBh9+dkaOIjCq51hrRIew5uFiCD9TB53ADC2Z65U5RzPiET4vi9XNuXNgQ/vClbTDB/
kgnaQOFjITSl4jywExX8DfLTO/uKxhDrd0Ys3cObQeLISlRUreh5uZzDtDOUpbIu+DbHHTlB0hgQ
sj3y4Zl9l/9u2+UKkRxvkohXPMzTka3jq5jWdj33D8I+3/28NyyBUTnk5iHS1s4K39GZ6NnZ5gws
9s3g65l84/mvQmyoMZRe/5bEKnrBxaPA0eBktJy9n1LsjJUJa/uzpHkiidZvqCMDyZPl4iIDshGB
DvzwZaMFkUWy2ZPEQgoVleBtQ/acG2IhvDaaf9kcwpssy5J/h4HZiOFmqteSfsccpWu6+jWsWc7+
DLsKbKCCGLObPbNpXCME+nYyOZxnrOA4R+AT5nJUCuY1+8nchkxmdcVNja9b801u4IFi0RRxjEba
Fry/cCzVVcJ7Wrc/vpNsYiWgdyOkB0+X1hfFDuKKRMB0FBjWyNyPtxwPih+tX3eNeEiia9usrqcC
Tmtg+y/jAqFryrKjWXrHWank2TmUix/X4R47r7IRMuegF/oria2dGki43hEl8hVDYVB9oXukrf83
P+A+5sqdNkf92BEbkB5lCR5kXbJtxhOZBKzVeD/b9w33yCAdoUMXkNuB8mhG5+CaUGEhhllW34DI
Xxsfg129LwZsmpWOWp3xfKgDtSO+fTIKRHp5yz/wlt2OQlcd3akfa1BfKHHMPt3gVtQW84dhMt93
mePP15Ze0e79ySZJiK15j6G94TdlzUdgy3YAbweeFifZhIfcWN/tCLaqnGDsLGdhu2lLtWI1s6Zt
Ah1AmHvuzr8mKm5vxcD9ie8JRkPkPOCEjVFtHzBmvrKhhkkYvocYKDGiaH4acq48T+oHTbljJli4
QmU6+dAgL1/bdbNijW+cNOVi7vCfmioYyg1vC6Uye3qDQrW0H50WI3Yp7Agz2GfAZq2SqlpHGflB
Hu3vDDZROKAt0nBC5C2vII7BfCsH+exdaDZVF+/DVZMziEjW1nHytZCuQbTlB3lR1EZzEthqZo1g
QAXUTIriQa/x8DD3q3hIMeDcRusl4LI9GHWGav6VlOO7DpwhJAxiM/Hx33f2PL3Nc6I2uQRh7y5R
SpCjFtZZUH9kSw/GsDvu0T3VJaVvw7BqtA/yISuLQF5MQyrZ7kCMDpY5pfmqp0KkeYSWJtMwgkT+
2YZ/HP945Dcz1n2fM/JoSxAQyokU5nBsF0hsJLFS+gh24MTyewO1Kww76YTZjlVSpShefKn+jNtn
KmMMdM16EQknfyoynQWENbnRcHIlXIYuy5mgxzgUnggrTvd3quLVf9kuRv2gWQmHVwsCLhRI7x5H
DneCTtorD1MJ+/vwbqEayptQMiHEUrU6B6iaHGN8XEbBGF6UJQn1xlXrUiiC11p0ullQ1d/6gK1s
Oqd4e3DcFxHhbldOHggNlZp4nteSpe+jVdE1HZxdPzcC+9eGaS4cTJfNj2H2dtQfMK3W8QFs+MBU
oR9gDo9F6svqVPLvo/YYAWL7441i3x2zugodFo9Dk/Rorbdd9Tsf5ajeJARNEX/6l9eRqlOYUTpw
Tl78zw/Yzb/oQFffpk0q+rt3TGpdPNx5uu2Xs9Ar/tXw86sqfSQmsR36I2SOTJ97+npOpqYCC+EE
O2+a94fZpWZDBDC3hett3OXK74ANMCVyCI65SFxL88huRvNF8njY/pt09hxi4Bf5gfrzpSq6KMtQ
znfRBkKmfFFJrGU7fd0gkJbEdB1Dr8/Bp8v0v6TUKXIJf1hVgar7cOrAZUoAAf096102Jk5RAF/0
kkmo9n04F9CZk1VX7Ce+oAa7F/mLbjhvflDn6JTVAmkQSuC39LfWOw+bacFk49SqBqKxToXZtdC+
nbF2EywsehDJolakK2UXGD2S81Mlq5CqmU4LOiR7lovAa0EWA+NMTMW17Vw2Xwv228C6rVYPu113
gFstiS3gbjwH9pO7PDCHUI7hKhFZZ6kE/94oEihDDtQUYQZ/zxlrKgV9mTmZ65TCjpTkfW+amBMO
/3/WjQtmBt5GfdwS1KJuhMrKSr2/YdnDZFkcJEIh47DPiJRqPeLVHYWyjksUcbaCGi56GSnE3/hu
QMkOOqJcrUls525LPu7TAGIUf0zRpbzDiNo9ZI9+OOOsby6zTsPyXX/+0wWu1OIWN35eeVOCG47w
BW4HCNrfeXMbF3PxTyDUpQCGR4HQXinwwgBJGUT9oVQPH/eBlBkxKwW+yBNJj/wPw6JC6LbtpQNL
ZKJncZDIMEb6Jll/+BVHqJXA9LjCxPdNTRbLqrZ/1rgCdfhuX+XhdW2tb7yVCETrIOoEwxdYYhfY
KWDLLu8Z4LvXWwAF9UPNrhSe/Qobd+0ULCGuST8KPc1m2jGPgs1IkVd+cyW/KlPh3TADghaJYWU9
g/j5SH6q06xKHR/z4Grk+JL4Lv807G9OQ+dfVVs97P36sV4AFNjT9IoHU2OVRuKRbLuCzMonrkEg
VDoBC41YovBksCbXmtg25kUFKo5ff9h6T76OEZN5r0dZgKaHcwl9mfEuRDgTYfuPZ3SD7Dp/iNcr
6mPIjW5BUPLMt8ZgtLzQdS5A8puJwBk79JcFfDRPugeW+/HbKLnP5SCM2FluMnG3fXMNE4vcIgp5
U1zAgogDit/e93bFORholeVwhJ+DRiKDrLMsy0wXa95mOoIMIV5E/3LkEDlkpwH44pgWD6wgxynQ
/yqA4GuWCEX/KwxjMwnpUY+Dqtt4D4Cvk6QnabsOhcCKgxBdkysXtCWXnD1KFKXqm3ln63lvSXm1
VaT0S9JYtOc7nc+GwNMYV4tGH941QW92ITfCVLNCqAzRqMt+i90XQhpvs2i+tpLkIe8EIk2kqgZs
zG5Pj2aUpl1ARHmlkCiXidbbZPSYQOtRLpKv3it6tkshH/avyry+/o3gOmQVXXKFxznce3BbJXn3
/uYn4usCAfZpJ/nIk3s/uAkQVFQu0DPiq60F37j1Zx7lteR5/8Uf/UR1ge0b7MkM6Z4B6OaX6Oin
ny7GXkqJ7JP5VEkTXft8Kn0AkAAz7HOobu4C5TiOcBXWa0L93oZ7CpErEmSh6Za6p8OVcHy9lXAI
q8Z3jkovEVUbe9PV2vketDygIJwZDaHTJC/VJAADDyux/XpMUhx8za8SfR75IqmMYuOwXuCamuqP
tUODNiX+4U0mi5N1KZOaOc+ALmRR54qe5yZHJq4WXyNfmXjDStfiGZ6CgsAPhQUAcYoJn9ZZoaBh
v2NaniYcZjgM1e4VVxLQHCh1eT2ZTobSFWSCynbUwJeHjhjSOjN0g+PGKLsjmgZW7P0wNIdEpaCE
kjazPKQsFgwr6HuwLL7F21c6HnhikuHptytxYtwZIa9lpcT3M445haegJn6pJzfbXXJ2bdjjo5oc
ZuJUxZ9lhnRD6pjqC9eCHxvxKzQKifqIZpc8VJu2zwI4y3nk7Y1nCYdepjLexfWUaECac0W/9186
4C5zMAGYMtpNrAq1e0s2WeJ91NmwUdJ1xUwWKtKxgaEa6MTCWfObB0Hp/bf7250OhtxT3TCPhZf6
JO3y/k+T+tKfO+pMj5CVk97ZZy4Otxb6Hwya+XJFB/Y9T3VZR5RL7GE9oLWaet18ErOWG0HVZSaQ
BooLgQ3o2OeIcG/dKnFz3Dy/V+tVApft9RtRTr2kDsjdS4D7oZTtTIFX+4p8CCcLNZpRDaOD3Cc7
llUeCg6z/j7sxIi9sAYUAUPSkq0t3wyQLrPJWw2KNJr+iKYk6cv66EiquMrOmOzyYRKlR0hylCPO
N4ZBITpDqZGNmso9xMIhkX2FZZNOowEVXm+nDKcVu3d0lzqkVOsUD0MDI7O45fHnAGfs/fhGfGxA
tXx2HaQXUGEkZIvz5OiZErNRgLU6tVD/KXT6CGgNCQTtq5zyrg5IQc66i3qoJDPsgKz4x2Bor3jZ
MCrnzuST85ouuHKyJE5LxNQPSdJKuzedAZfxODl502oP2DLK4SMEOU5GZQVaQuy/kV/F3Qsa/vW2
1YXhbmYRAEZSh1UAoA03pB8F70eDEx9elnc4PwmYFiSx7gacJLrpIDibhejw8qjcJM7KyLMgpiCq
oa7c5KzZ2mMjTGqeeS4REQsY/8BmLDb0CxkPefigO24Cavgz13uwkR1hCnR7W3HbPd7HpRxa4Pbw
AtcnWEevr9cmRU8cwznqw8uWIYIHzV6uYoXtRepi44ys2a++rpXQEPMdGy1w2lcT9pTg8rZv77Gn
UQZNJzznGyHDeQz3n8UIkYJSjribQkYBg4SBg7L8QsREwOIi0zRBHu54duDYavPKDhuKLLozxnDW
4ix/iEnGAki4xz6bXYeJTLw1Wf9uJnoLmK0910E+5JxWCNUqpsu5nMFZh7Xh2JHD6sh1gcrwszEy
XbfwwZPhFIBpy1MRJt3vakQbhXZ+ul3HBtHlwwCVXrsLBfI3QggBm4N/HBc06ATe1QsSWjoujgHR
zeT4EHf6R9sg8qhmPOld/X7Ys7CPj5j2eWAhsVJETe8JbIpmn2DBalUsNMhSNTMGuCXSIijrrp2K
+WB0HzLMkB2G5DC8pWP6NOzJvEpXD3ywk7UPhtYb7+WDSPY/aYhDX6SM17JFMx+PHhKv4zBUGtxa
9RM9cfIZub5rAM4MelRiq4hOlooDz3f6UzE8oKfrULqzp7cmRHpE1bT7lXuWjMl8weLI6AT7yuug
0nechHLqIT7IsbhxqCVeIrCCWF2ZvrvAHdUQwmDjoDBqbBUDvNh0J9V3oJg/DMkT4KbNmStRO0gl
qRAKkhK5yD1kFBUiDDpQWu9A96zaHKB4X2fCDwyf+TxsTUu5iLRcvP0mUWkXkLTzzQ/2NMxFG1BC
QwU8pDVdI3lCoV4R/ZqSBxTcN8krpyIYkDp5clSB0Sl1WLrvPcnI8mq5/jBSBCJrggXqTzON2B+S
ooWS1NQUzfJAXO0MwJpDvD0C2dNClWQqYOVGkoxRXFDjWYNmn9gqPgPlHA0QakKtgVqNlAABejso
t4hSgt7ToVTHHRVhKeGWBHGIVHmt1Ww4WBYZuEmzYoXx7MDuBGqfpk0zkdv+LXgtvfsgT/Fpo2zX
OF86v6Cah1x+W+NhNSelRG8Qv/8iyuI4n/6zPNKrGlA2k0LdX7p39mKZsOduoHzdiqTZqmHXeoY2
tRyq0AtcFtOy/FlKAfrVwy0Q0EVLfedttAcxVQTqS5pVw/a9Y+LHAKI8GwCmsFRLi3EbpXYo7stA
+JcfhC0nKv5qcdSi5FJloWcSjrfdP68pAwAyEd/FAtlZ+eit7/mYDr4/jf1j7ipogCE/XP/fX3T3
bNNqgxfVAY0seEWjdoFv17jpDz/RhzLlHyHAm7Y3rGJlWVU1xJPnA7MkJpADSMoxVZxOzsVCI/b0
iRry7a4vmPqTw3+uW+Z38jFb6UpImdWh4AjhCredSFaqazdEvbP1vPL81BwcFP1gJkr4XUESY1/V
HcNfUv25AwaY79jN9p8Y/ngZnGhLWnUGdkv2iUCszPH7B9jmh23G2KvZ8XrebQogBeYcKFwAgt6i
oE8jokXP9v+dKoKRRN6PMPBW/gSfyN3hMukCAaxH0dkAGazgKUTYKTVT8N3FODi5ylICCq367PiT
wKj/ypgPXSCGg/0yCeNe+NgIdLZ/NlW/Pdhda2AR4AQLurkAUi+Vp8KBV1Cf91m6jPJKMTw4juR8
BRPFlirVM3l2UefguEbrty7bSYQ7LpOEf/J++NblFfh7P1rsUV3gHAj4w0sAJYkvt83+lhC5meF5
Xdlzo7y5j6zwHGtSAzmrplzCElhaOn+Zw9dwFyxONBPZ5eagYYQgIaqyRD2OnT8v/mGvZbCPDGE7
ZbFj8SeK/6/jnBgkGL93tTcQoEME3//9UW/9djz6VbJArb0lbLzZGB5Xyk0ARgX0OCKceU0H7kMJ
sIU9QfjZ591weuBBYUaAGkUX0T4PouRZDDrwiU16gaoVYxaccs2wtIxq7nwPJQsa+M63HenLtP28
6Wk/UWVBu1CrIk0WbxkzJODwk4pTeyJCIXCi70lBq+mYgHuC/WGQ8Fgo9eXsFVqv4wxtUWYdi0HM
COf8biTvnUgactxIc3a7cWDC0Iowu898cvBp4rk9tZw7jmGxPqyd0DqYApAj1oD2OYn3CygA/4XZ
2+x+bq3ck2MeIOsXVZPtggAuX+jNeqK3UPCFrhnZ2do89QNoYb0/V3VmRd8CDsqgoIP5JgeXXJ7D
nMmcnnc9jG7IpSzMEYSkj67SAmOnsswuiF8zIHMghrJ0pzGpM6HSqqUfDuagH1JYti/HeWvn2L72
am+2il1IBh0WmfHbzReSVn+zjMVKH3uH1mYoNKJbPjEuYOKuK+ndJvyoXxZjxseQkNDTdJkVQot2
NruQ2Ct69/2X+HNBq7KPaSK6T9/x3yyuKYw4dmArE8S1dUS1LRmYqIDPe9yMSGZ+wZSMIsuqZ0fE
cuD30TQ6Liyg7y/2MPuuK04Rpf+9Z5LdstlCJJ45UrzkzpKAz3vuTKD3iw1eLHKjT2Fa2VN0U8Sq
/oeax1vj9NqDtnAh3XgLpc26dqcNtAO3p1xFTYjGtIvzgMw6LlxdUrCB74L2hWs+hcJIEVq0nIYA
JqNz9dB703rRharkCkVyNIEWsqr1jl5EZAx+y4jbd0t4+hJQQAiKqUnndtZdm1X7WTKbtYEkjVWt
O2C45lPslok8ESkHN8mcTtubvljKNOT6wVzlfIyNYJbqWEigbJ8ezB7/1a3hsr6Tee9nRWf82s20
b9tv3XZhfyCmXKOZ4oy8g7WsN27Bf4zgnY7kHiXLX9Q6RUQpmh8GGtteWJ3vbGCQ/E9c27DjTOeI
7caRvFIp2a6+OXPu19EsDikq+eXRaPOgtXEk86GZYG/DoMYyCbLGbcVa8rI7FqQlCrYOc94NCWnz
AxpwW714HjhvLpQRB10omsNaH5wqnqyAs0PpvctjlsDuONAtlHvxubE53XiXwdZgWID3rqNaSDHg
zP3+7xoojSs8vzbC5nVe7bynJt4vOqaCvGSdJTP0Scg6B4GV2uTMQ+4mCPh3jfxBfyf6iUCjSDG6
Rqpu4fbkSrynO/oWFHuZPCtk8MpOP1/PbcZeQR0+cUoP9AwtT47suHjya+atQuarhw06e/yv6zZX
QpCYIoNFAsIFdALc4DaVy2MnUGlTD7KF26dx4qajNzTxnB6nq5tmAH9TQKAquyrjHgpW0T5mbwP9
VRj/Vgjk4FSZBkhoDd7B/Odgt0QhXGtA4InUkhbjukP/r5ndFlGg5D345Ez44opQo//JEn1CAZQ2
d8p+vKq26CfLnrdM0MIks7Zz2oBwb/rohc+6K3GfPWEN6nJh5jpqAu4u++s9ZPQ6Am/vlEYBM8Ff
4pgR8MACSIZs7PWgh7uDNBTcvkfMnA5KJ4FjSfHFU4NIv0erJCeciYrqMENaIbhbSA9AUHZ5FixG
0iBF20mtCZIALux3d3Mh3bzC/IC371N1tS3lsSGA87eVXTRp6W7Cvq1M+4qTbfrXVIklJibnKUpJ
uM0BxGKSRXt6eS8ryrfkINZrb72kunLJ4/2zUUgofeWq0N6s7tJ7bZ/NJfvRRnA8ROWxKFLoZQKS
44EzymnZD5HTeL6h6zOlhANDNuNtyFPBdio1ixnQOQO5pCmBFOuiQDOq81cc79rqCabA2uhbvO9E
eZMd9KsiyF5VlKJeU3a+nCo625smnDkNO6IUasSHP1MwpMjPsH8/WT26TOcuzs88EzvpC49ogUTw
P/PFeyHu5FD5H/j6hI/k+tYfQ6gWSSLGB+I6WJaRjToHZoeNLggOGuS/8MtDubqdCUsWbJo/gDnF
Rmhbr7lWc16sskAW9+Yd6dbMKlPIzEuGNawKi2UbO5gKivrmONyRIGEpWznL9/ZJW8faPZ5Qu07i
fterL2DwkRFr4dAGmN/wBO4d1cP4qtru1oUVhu5fNUDxK+7VcqpGa6xwR0Lh6jpteTmFQMrNNqBn
XoedAMpCymZC6wj5GzYkH7E0ubkmdKtAxqOXUHxeHXhOhHgx9PNYT9gV4Qe+2o3Gw/2w2f1z/Zv/
eCrl8raOjvaaa+nG/+vSUTkg7mL/1GIMkEamWB5OX867GKLzsoQIiMM+FRsZ/VbB6uClgvR4xLeH
4HNrvCiRhYla4+mTlDBNwJN0KR5bi/MMHyi2RAaHv60dViGGEwceaejRztlBSdhOMTeoureOvjTN
TvUVMkoMftpl7lMkDrKv1v7sQ4tpYvAt/vPVvj9DPbgRMjLkCcyagfxxd37Ly1QTaGOIU8mPEzu5
jzlna/kombYu+G5sPef9xbSjL/btlYnCdYCpE69P+fKUbyf2Uz8Gl0Yybx/LcL+v7LHPGE5QrvV2
G6BpSyrcsN42yAPUsZdpV85xSJRHy4vbZOwZooR5RkIK/iGVajVio/6vn9/UZtd5RGlQvIvZRJb4
udgVErARrxG17lcrUysk6kC7CWvOAVX4FOs9CIBDjapqeKWaqBxP8QdgNn5gG/5kjCCBq+Ywl6mN
9LbpYgwwKLxiTOLVMv9mEhs5RGhSIkjt/AR+hbxZQwn0Dq2QSJdHb0T2mIy+IdDb+w2RXJmdb5/O
EJKbRV1s0nNjAK1DDaX3i4acHqgyi0SXg+bC+kSaNIBbUCdHyGEtdbCuX+MLzbCNSGD3/JEcxpAE
TGVjJ7jcU1meCYNdXPsW4/AlcYAiBgNnOPmYgykZjjPtODIszL04/SQiGouK2L5G3Yl4w3O48Xsn
gDvFmgrdb5/z0uDjlHoHFoW+XZ07rNxrwmUKNRxHELGr2k0lNS/LMiBswoNLgOeeSUp1PyFooPFt
UOlnJltPvssvY7zwVpPsSl5e1ubAnnnrnDROTlvx1qgWc6xbTklmnsKwyKyHv7xogalol6j0DMdo
ZvTtjasWri1u3GfDSZOBD5bEago0a/22bvHSPI6rHoPFgS6YwRU01x8qvxuiLPAiUODA6eSEGPKX
s+ZW8s/N5fxOAEwisV3EEyWYdNRSrViMSwXaspk4h7OZRccku07W6JzLKCuhH39iEcxMuUP6/1z4
cPB//dgT84MVLMEQ4IFapVg8t8E053UcZkYisNGUERzmEQmi1AzJC1WVpTTcOAAsi0mw/35rggyk
qWzFb7mszaztX143AGfPN9zSeReJB10du9lgfqLQHEdtI42zHALXp1KIN0l59u6xFrzGGbOW5pZZ
kzTjrGYJ1yaNRuWD4wMWp90GJeSOKZJfFe/5YfCRj/DASICfLynRGFfti3PYz562xKA347rF48M3
WpOAKkJPUe5VuxcIgATJeeZRzwMgMQep9JAKuEY4jdPHD0FTxAHhTF5t2zDMVYNesYY5cZXwZaH6
I9N5OIoJLcXGuNPcIQ/tr2PLRwI8dvMs/sSpDkMVR+37vnNz9HoRldv011FiGAg0QuHnD3NYMJrG
8xXu1GEdLPqTeOtkvRB7eld2eNVyuGRxBdQ3yHrBOlfNeKkUoSfQmeZRNr9SGP9Ch3r9fgohtCcH
Enu072B69j4HFhG7UJWYJcNXJSpTSfv/3+kpuZnZYLDEYtURGYwpA0QRQUu9SnSUjUvJGTcNVtvC
HE2adcDTcZzIKVD6QuhAURiBoAcgER0dlTVNUJQz8jk/JeWz4pc7aqYAIx27qjY2ZWUFRgf8/i/o
HBfL0cICM8Td9L2hzTZ6MjkzoXVFz4B4X3b1rlCYQ4z9YI0eRWs8F3FBVmc4M/yU8CJs4EPxYMVI
QKg52e/n3O3mCUVhLT/0/Xv9Bc5Md5wroUXQqgsInBCVp3+6yUZ+5Qr3Xjcx/avZTLMcp1CSfIzw
ZwYxh9Gp5wTTEmthVHI2KE1TLZMZjooPHaYccR8IvgxKGZLf+Z0aEUxw7B2zLvtwI1+N6exZWU4T
r2b3+JuotG1WrQ5ne2VbDP2WwUnPMO2B83hz8HDi5Ijg1cNnK+irh64SimuFrv/sXD6dJ8UXuoZJ
hrICU4Iu+2Cm20SMHeNF+tGcmiTdslVj8NcAo3hMxPWNKXATaC1/TGuVRouLw1X7/sCCHdR9Zcy/
TJvI5Ah/+/R9/nkRZidrSivTipWuQAoW2o7x10npPlcj/D+3F+NCKEaSu3ZqLarnYj/yyaTgIaYj
z7lyuo8X1YPfV/nEqzyJc+4F0XyyHVfYn2k0vaf7ylAG1EdZH/lE1IQEjQ0OclmYTVZGx4jplbSe
j7Z2eLFZJfjHMydKVe4Gx7KqkynlZ5sPKlITxBXJmg7nRDmHsJdhyxafrjt1eCUkhv2eiT+ZgOWq
u/eUeMf93URcFEEXTjlmo1+HYKLwIz1JBiMIdNn22DSWxOCanRDP+6XGckgUGAsrub7bLg3xmrTQ
olKcQSass/cmfQZuqF4uQClOIZp9xGoh03me8rij+nUJyjhTwfvTS9MsoGCHFdiq0rgWX1vBYiyO
m9oiStItC1LFgPPSHRu+al8L2uLY2NeSl3l3aIVPYUtDPK4ckQyD1rgVJl++9Mts09oYFvVeCBfH
1NFau5xjibPvmQ2lVRCVv//DtMEvFT8UE7SRQ1/7/xSYdvOOlPuaTKYFPrbxo97AeOa55sUnKssv
4PSMoXKSGNvkCmLmu3CjWH/PlaRnlw1uY0gMrqwMEC1OuB4VfK4LFpGoEJnVF7wa3xWQNbSNYlzo
J4S6qgEXc1XFCbsVeOHjcbP6ePDCP3wAoqs7mKi5GCHHoPs2VIHgcElZiVwva1ItP04X83EfOHOo
S1XU4UxTPbpzQSy8Qo1P46Cn8bTGbeda9SWw+dHYie3driVRd/o3uH33M3Esw/Ul7tffBUDA14+f
lrNMfw2+9yrB2qowkcpsgImMo6TS0W6vGbpWM50IaQJKXg2UU20rqjIAuyXXX7M/DhL8J+LQy9Pk
DpOjKVHjo9mJmDV3n/2o+SFi/9M2IMRyVHDcZbXOyW+0ghFmPUkaeamRy8WBZzfmLl1lEmM9kJsR
NuwyLwaiV4dP0v6Yvv+z2izsjlaFd7TwOJfg5Nvz4bh96KTbSjc3F4bEnFIRgloQgBLYGHXD9lpQ
Nx0j0ARFPnJ3vz/rdhhNqGjWDd+Fgmx9sP3QK8/kcKtCg9OWrW7wpwrkA6NtgW6CL0U/wfmqiuF9
71vGcczl+CAIalaaT0SoKRXyCHjl5s67zFk4SwALa7ayx0Hc5W7cLhCGw189PJUcu52WVCdLpGwM
/8LV28/vvblHivGDg2p4/P5I7kEloTry/rt0TGEe2ZlFbP4yCcrpMtappsur2rOJzI3JNHerZUNm
EgFOAA3ehoA98AbsdX33PuD0j8WSegChOMpZO0t+edWmAwWJ1vs+97AgMns0w9F+BZCDXbGHFqRw
QPOk2tg7JNA5p7wJdtvhFQPP8zFV2QpSpvi92ewTHQcQj9qgE5EV4c8BXNhemyhKzypSCYIeSbed
XpgXxwfHuejzPppRvTcAcB8IfmKiVi6Sbd4VHBGoyfSE3aVmXUmVXo6S5Gop9GByjyFHVlLG2XZ/
EREfkWn4SfvICSrtdKZHe5Ryhg9d5dC0gcqU7p0Q12vCJX4PhH6H6Slolqgn9IZAX0tgU+AwpCjR
SvNsf109B1XoIPfhSm11iu8OvqVuqQuRY+jYPvNxIAA2itQ8XcKprMpJLsakcbHmW/WO33/HBtVY
iSyiuC1EoK82jgHnD/HXkNriaVjfpU0nescKRqKDRhet48aUmkHnBJXtGq0PnsfBm7Isa58jjm7p
vUkps7F/LYqTrm0qiQpvIfYDld5X4//4VBVVIoxe7+8A5e86ljmKaZiCZbpXNAX/J4rHeSeGHFD4
V4O7K2oDMdXXEy8rQfr8g8o1iONe0Syzm78d3Zhfq5/CjaswJY6c18VMEHsLa2QdkkxGlVtB29U0
DM4UBdauYOjalasn0HNrbNsHUjwHotsxylRtFXYzg2Yh9NqyXpjYdx8xNcM+bEbGJr0rZw+bjNGw
7AJqgfdDU43cS/vesqyqwQ1njmZn3HbhqdSleFAaLRllfzCB9S3Gg6kwAwlR4c/zEGXdY7bKXsSc
6OYTtjbNzeGtcH5pB5XOJX7vDfi1RD3iAxEBWBbDYtgxPmgpwyrCB2DIoY0NfqQmLmxv2Q0PbaC6
tTxIX8F5i73o2dPsnw/qSD51KPrsghc7crhydmmkUjFUTMHbnohtvguEfWiteiKz4KN0JuJ1gprU
K0sVFIgNXoJS9z6sPVS4/T6/k+fvDGenRagtyTh6Vp/SU/XyuI0lQvXCwWP1PQZ6P5yzNSn9mu/B
S0V/tRsHckGjZ+fGg1p4FCF5OWVP6sh0IR0GHZgqyM7OAN4IxoME2hGwYnV7WAaP7LRZUbeya1JZ
cTz9jyhvp22QKlM3tfpJAYOfr+3GiQvNU52hy5v+Qrsn0AFrAjpXSuhpaUntU/lp/sq2H3WHPXgX
DPa3DUq200FkJ0c1dfYLQtweok+W48lxQ5lZcp348eRSEFd1/njGvik4twi9EpQayAWUbBRvK5/m
YFHlhEiQVNnDl01Hg6DR1D/reUr3AJcxkW3o7ZVl+3L9Z3/8661M0DNhpNFvOjhxf6iO5eqaaCLp
+BQRShPz+mQ2rKvpFT9gJyfwDSP1gZvyZkQEjcnSzziNAtihHkRoNJ+h7bUUTdpVqI+hTyKfEw6m
YUY6jUSyqGyfP1z60aO8eucYZHB59qEdl+PY6xRE/ml3iEIhEelNYNh65Z6UG1NpdEmrnRjIHblj
elu2aycGdeFyaS06yUj5C4+rb0h4LCyHaA0hM88dkiVJqaQCVbqChTAnX9TSZXNNbQslkV26i23X
RHixhnaYKznfotumgQ0y0nWBLtdiIb5w1OC2k+/5Q/LSiyEgDcAOmJZSyXc4Ufu4UEE3PeP1b7CL
ANRtH29/cq2zYGeyuQyFfybFc2PNiMIXFnxCRNyf3+7qNZFxEO8C7jIdt7Codr26yYajJR+Yq9Eq
HZpZSb0fueYhKBqNvns7FqNmm40u4f30So1XubVU2BDMqgZOJYOXIxYtrOd1dDsUeNcY2hs9ZD2J
BTKObxBOy2LQ4eob2iRGOboT/E+k5Wb1WJzHJMpS7xn72/VeeT5xy9fNL1Bpr1QbhP6OEOFlrDYO
Wh0Q2h6+mdY2cE0x8ntjEfxAeNT7Pum/YlRnFkTm5FalFnC5wWHWv5IePRZ0oB5iUMweez+dKmJK
2WQAmSF5Gp6CLDjFUrJSXdcIvvMmv7D6kTpGm8PfTWDWH/VfeWTLODIAUddyFzfcXEDnq9veo6fc
kBcYvhrBcY+jqHPSjE64TeY6dig/WDxv/T7WMqd+Ljkk9LUxMicY9x3bsazEVgw83ZOZJ9mAS6XP
FKY2/TSbjqwIQHCjerE3JQ8uz9YWb9cuq6DQ3zs7k+8R1lRQlhncjyF3gd4G61y/g0Aqqld1IeLt
no9R06uJPa93XsoJLomB8/6aeuZeToPiTQ+8S80NVb7uPHCcXzXIdDlEAfnc8JLrRI7FJrPqtoX/
//a0Snom9tpen0wu4aORhWIHCW8ha07t6uvPUuMwkpcj8RxbNB+5UZMCVLVZs0SaeWwxHTHbUS8V
T423V1pKvTaoJWo2VjHXwQraNMz+OVLgWIAmOosIC8ez0fQlIgJVpQ5pFwjhLfmuZ6n8fhdFHYqG
Ra8pA0TlROVCjf0DARjcbFIHnQfFUJ7M41/Low3EBAxCf4bzm+vHctgT9nbsgC/VdulA76w0T4xY
F62zYs71lwfcSQKkD01xv8Lj8Vi7y2FkHwXlLg8HFxRT9HBpTsoXm8UDMbXEenRgZ4JylocmDSZ/
9fkh2i2ZTN1UGHr05ZZQOT/SEGszB6GO6yWpGhB/TEXL5P5Fu3/m38veA3Sr9Rggo7ptjpKDsysY
X1wfi3la52lDbUs8/ZfCzIIhc8HOGClQz7SAoHaBxhbQ/+eh4nzXH42BdhnnO04/54cyPhvH7tzw
+dQVIE2D6LZc3Rgl+LQIz3VPm1xcD+l+MnTTCSA6itgILoJOQc0CgOhW0eCu9l/sFJ6T/wb9CZ0g
9SgdRMw/7NQrnSuojo0QNSXdM6AFVt+NXTtGXgZ5UeHP3L0fC8E/W89S02jOmymK3Uu+9XSoAL/9
eKPAZjyp7FrfZ79Bp+M3/6czAl3Z6My/zT5mSdB1yVpZXZiBNRALP5Fh6Lr4OB0nwdmUuYnfRM1z
0pDf59dmeJtG3oRuRLwQJ8ayClg+x9vblAnPzC7FDClLi9gIX0Tu7EVpWgoAoeqHBrxhUqc97If2
iXpRfT4/Om/fgQWRIXT6kqpOh1KnIYxbinPvDiYgSyPd1eCi59V8fJ1KfDvKGVxW82AS8YksFJr/
NFwWeMLb5HJgUmGJMbg8VMK0nJiLIRFIHVaoh2d5UgYvPbZAhdETVkmv91VC1vENqFmEWeRurYTq
hsE6ZBuk6ogi1s6y4tNHSVRYXXpfOJZpQLPlJBjSJSrnwKYXssBXxkwyfpYZLGRASDKJ1B9V6dm4
hKZgp5Zsvy4oJnzTCIl5cOsTrz0jkidjOd/Ybf4WbF/sXjlsLUPkts4nu+4zEADFAY9eedNvwwQy
gI/F2Mxz4ctymjwkQe3XHmiTC3sblF0LrPrv+2ZvKfIFnvgeA2bh0YN01FBxFw6Hiz0+tNBkyjhj
OGjedRnp8hG3GiUM5Exh4UKFq73EbPqwtElXuohF1ALRAAGdH+BaAtPM8NCOZKZNGQBxcXQB+/gK
04lQPndUeIzmwI9NAC1ptFV3RtAgycYo7kcJUF/vGvyDSQWZ+8JP9gFqoYdyXV4MpLJt5MswBW4X
mDbyhZEwqwHm/hODiU8Vk3rp+IXTshzOe1SfT3wMPAcb5elFI+8Luedkz0+IRfRRvgVoff5/DH1z
9nOYyI8bb9iL6xH2I1slZQKek1Dgm2x/YMX2dX/1Ha9bsxvEcWvMwDR7lDuskV+x2L4H42r5/VUJ
377XEAjMILba/Q4YUqvqWSFVnUKItyDhkR5n9ENsulWPsBap2xgK6/jSrsJ/xF0tuI26V16QY4dB
I0XI4rAuh37teNR82V5eIJghbPzSvb+1PzqfhXp61McLBLcWsXHMswu4zKpUxCvESIVm3LedM6rB
JXcdkvVSoSy5OEr3KhGVTlLNYbYWFJ4/QY7fn+bcuu8Gmp6LcT2wFiYyQa+N/kmrA/muNGZYRuc7
8eZ4BjwGT9VG1gDN8CHwu2MXYR3sy5+mI0ooSITlKf+aixZAWLtaietvuYjSAZiNE0+U2KwRTID3
17gg0cYttS47qqb/r5Xdrk2Z9q1a87y3d1YJ+BQXGCOn8DT7XV8DQBzqFDYpQ/cwgpSAWsL0ww/l
PkE44TUaOnuzO8XRJ7fa7EXQ6JEjlpNM72oMUeBhYJ3C6SGKCuhXWVPalqNt/BXKpIYSTb2efIaZ
oBQJWUkej2omUWqqq8+BYsiVN9iV4NTsC+JtKyjeN1wyqPfgMCgKi5Fm9lvsbDHrOxTT/Ncw6TnO
AN99+56esUG4kNo4fPxzbiqey0dw0vKm7UwKGsBZn6g4MNZJw3E03kFgQSL4H8k8LM8tfUFrP4IW
g+D1i3nbdyO4MqctlR6O3XOXm3Mo5W/O0lzy3kLykwDHP3RUSZvPMBrKScd5friN0K0xfWTbGtfg
6xA7ch9AlFO2cngBM0sEpLMDD+XzH/suMcbfeM2N+D7fVYO0JbFn2ufjN9vO8eJNEs5UPWhMs4cL
rfD51bfEbvEnV0qMIHjrxCUM8fyZlj95ECAx9cPEC8mmT0WXgurQub8co3aFTcY3YAWA6stVWOZK
5c3I3Rx1FKJS9OSaRkna+vb/AoE+IBNiVxPpg7WafK+seblWsqqnFnb2sdpVb+UjcGQLkFVDHbHB
rVs5DomvrnccIy8HMT03VL0iAqwmpffOrlh0iYOF6FcNixNav83F+8C246SqEc3EupAtDqzikEuZ
bM6KvKxBS2qIO9scmWE6ar2ECDMbTifj2uCpTgX/iwFXujniRc7Rt/mAVWFgyI+qEuHupds9PLEB
Q0lbvEWpgK8mcmXTeOeOK+G8fM0rTNsBZJwrRozEJl/ksBObqHn9KmdSc6eQVmqFjc4lZIuirvV4
xyEETIGMf2vCW9ChtJbsU06EGn5vlFKb9bYapS4Z12fLrjGIchBIJ0f4bc7vhzgF4Lu2uTMflPhw
XDckG1AC5nASaK5q4MdRSIDZ9I5tF6x/nlX9mU0DDqqvO/qAPgRgAQ/gZvdMBk9OlSa1q3e0nNFO
9nvotpVxpHMbY8YiAXQDI7vcjZwVAbM3vflRbv49D25cnYRHpLp+1p0ol8z8mQ2rR6woHvgenm4W
dg2uwUgoz/8evy5K0Sw0i8I77oStcn3FrRnj0EnO4vPvtylwnJBsZ9/9fivmVAlivYhru5vGF8SV
zMwHGNfeutOFtqFf3ry0rLcwEdP1N1yHVdt52c9Fuij9Y09JXMKw2Ew58maHpFpW2614iWL6MOUL
Wh4YhcOUS9LZaafXIReloE9iOkb7EPb9lHLHnhfo0WeUYOpuPZxhI9BIGmL+UZJNUnVagqiDPDYU
zHV5WgJ2U7cS2NMW8ekwg8Fsj2bjtTACBybnrsztCFRsaDyQ2hI3rbm/35vxMEX1zu8cDlEmVHqX
hWtqIrghxXAmRkNNFMReU1BDBQ/A4h7c+UCkPccUASp+Pc1R8OOwGp3cSXoo6jZp4H0sd/WUcQdH
RuYdoiLLp4RZzXVIQMHokeGahrTTXsqAgEfwlJTW+RtK0+fhwdjW+tMNggRhMQvcyCAk6uisYpaP
NRSJ0vLvml9GGURwffWXGMsjOfc3Xo4Fsohcjm9fW9TFsa16Zm/cA/j/7xFIVqi1Qu2WnenQ8Ab5
JIUHk8jUTv5s+bAy4Ql3SuL0FPK3sFxmjWF90Uc+ojiBdHB6eoQjWpdpSTEX9eQ+tUBmt0PpnOT8
+DhE3K92Ud0k++Gf8AUWIKBhzOOnNi7fhBffbLavJqiKLy83nGMv5dAOqLxRcPb6HLb5baIEdsYn
ZT/+Vwg8239Tjz9Bmwct3rHKxvCuheJa/Qb6QHmGYOOZVjBGlqRgCAxI2Givc+0P+c0vDWfWFlNP
3Ll+9P+mr6GdYqHe+IlVTufOUfBdT95Kkk98Ji0adb7kQFYZYI6TkWySDR05N8zWMzcdizWPSVfB
ut0DsQMEowo7BldnpAy1MJvOcN8nEfgrnJWJWzmLnMYPryBdInuVD5odv5at4SR7urCXfGzRhS6S
nzaRUbpHd1Pdmev1qGgbEu4TnjKjmfGeIUVgZilMvvelzSKnT3XrkDi6JqxyPqSoVzWL0Q0byOy3
VU/Q75QBYNMNTfwKnZiN71gU7L2tjYFHEIp5nPs+MUMBYbH233fTWwAO2EqgLsSff9kz7zQYB5RG
5xUtogf/MuwuP77njphigx2CdyjKCCZBwq9WiT39QwPg+BZwXMZk/6ugL9pz7kfubhn0qEkJ707x
DWeJ0gbY1lgb6Cau126l1actiVdfhH/GlLU2HrY7f4f3e+yXVGDSX4iT78mPy1Eyd8htrnAP9PwS
SH1GByyIJ+ZoOq4v8vj0jD73JiXbEXohmYiKfs9jc0VACCdGscHx/SD84kXWCAzuWPaWy/kZHEss
4vTjpvgehTftzmypmMd/cSyKDTkhVsGzcSyXXY3t1JlaSUZLU9TzeyVu2aQg2W1iqzFaEaPfXB4q
6Jrvud/DEFuRo01NvU6E2JPQp6xZTJT0n4TxxRwTaRcSKZEahc4AuQn26HVsskwmG03WWWR7KGvA
2ZW7PnI8H69MDhTW2/oc5rA0o3xp6aFV3i6zD9032v1ekh1GbfLL6R+X3r4E1NaLv+dZCJJVwq6M
B7bKZcUvvF4KA5uxMS/wRGUYDDbuuDIAFA2fWGLR/MAITYc5K//qt1RUIdStgQp9mRK3/dYVwABD
35b8DGB0jw73y0iNeJ3xIE1fw6mXbh1bQzUNPCfOn/6cp+vsx60OdudEE4UVRmAIpxv3KBrzSWZO
7fSHfAzvo66mbLPxmDQaeRPtOVk1BRr6kMEXIq/qcsH8619khZ8l6G+wwEIxd6xYc/Vl7B04xAL0
Fq0fhRIEA2zQgtsqx4mgPKOnhtiib00j2eEfi5TOxgDISzUbQAlR6s+I4grtdQNnrglM59XvVFMe
Z8Zw9nYgNdDjoDheEjc7GPyxZ4fklKx3E5OelXxD844y0GzSbCAaxTCeMbYfQp6f896vGaEfI15Y
X08rFlNcWR2DQDao4ykXbJfIpGuMo2r3VL0sOKk6+xMK97+uDPcpJ+76U/yqsYPUolXBslMjwOOS
dMtb9MsNpKklNlBpvAA2/Sg/QDFz+aqlb0EwpPmJg+qrMhL4FK9zLyUuN5en71Q+jvpguNrj9/+r
AimtBVa3EU4bCBledMO/k2i9UqiCoh18FwJ6UKYuqJf3Q6MoqYyrmP1cV4Dq4+16cvX8te0maQIL
AxND6sv4XYm5yWR53heiMxgViN7jC/Zw9e1ostf+3zakGCe9Vi4ehQvQXqYFqD1uwFOYi4US1OBA
1mNGzT5tSU/iIbqSUPTdkh/kBpYfFzI6gtFFyxDgrTWov8c+iEUafXwnmR5uvPaeImT7OTbS8Hmn
clYCBdo5loQ7YxaqWtLWUWBI0dhVdLiiRnV/7jL/EWSbqO0PSa13rdPtpGuH4pw/JEujzH5NBjcn
LxSRS8EvdY3ZezwD2kXw8bAWRcrBBaEKzhlLZC6PKo22v13CTuLMVBj8fW0CSNT50urkBneT9jnZ
NGSR/CtwPfxzfX/3QKAHcP18bHVzPi9Vwomyd8QaiADjqoytJmOqwH3Dp+xaMCtO+D9RqMo3awug
fEj23peAJXk2GR0seBFcHC5Sg3FQH1LA13bbZ6u6vGibJR/rGpX+Q3yKNbKxsqcs7R1GHum0QEnc
JeBcJiOqMCsEYz2nh3FZy17s0sgPPD0dmNglWYPLrWj1UlYNqfrPgDiU5N/E/2XvtUnyPp+kETYr
shgPdV/m7dLZI068ml4GEW9O1Uxh1ZwzuH37Ubdk16hibWEw9oqxPL5Ut8BlqbGKJmfjAogOz8Kc
09jvomIc53YppgTpi94pWZTiB6J2/EBv04CqHSovoVgb3XmmcbRDv02HV0h1UejzwrzQzDJX48zm
I3waR2mhDulK/VGVFdjodKLOJ4QfCq6pu7YvMDYDRbFTi7z+FKBQO4grhflshfpOh3uhpOgdiuDV
9kk0Jv7F1X2/wqlB02KSQge9g5y8llHm0IuY+kPz2HQV38ezndQkmfXCTpcconRtj0uQpavgkrt0
6sJWC1/p51RydUQN32VRM9UXAwG9R4MhXqfQa1hSPxgAJrCi/I4vGJ1KmIFXFZOky8izLnmdWBu4
Z9SDhj/qMA8hwMLSSgVIvo2TL50YjuoMkEO0S2+zvk3nk9DncYmqODR9z/EQqt7/JHSJP57PBj4K
U5Xs9t51X6eJx4DRBXG0dgNq3lu2nPiPqJl4pgSZ8+gjs89Kl0HcEPfFZskZ/xZOArtIvU7yEth2
PGe9tbv7G5t+a86G7hT6OJhJyGmDLrClyctkQebgetHJyNBQY8QRcEW3mgQVWp2b6xh2yMiaEq9N
FlcTFOZmxfxMjyn9eKGgEZtGiu/OidBH4ryaa2Pm8SVTvDsLAaVIcGlEJhjQJ9Si+WRJbjsOB43u
4roIL756b8XMz//+E0VK0wgFY25b05O/i+qPLDasG4CLRPERYOK3kFHvvFdMqZ7x+fsJ3jYB+2/v
FBgZL1gWugyvgf9VFIUc6ibxlJEjqYGF7wFr+XfqTMHW7zq9JfaJKPF3LME+09mnMWTmpGpWjr7R
Rmapq/9fzbDY8BMA0ep23WtJ9gWpoFFrp6Yzu98nVYuaqmQ6uR/bzfP7UaSMSUGvshvej+yE3RW1
dzJHX4pjjFbdzz1NgoEZT0Xv4CPp2nEmPiHhUHCjznpStaD+WbGd6r5T3tPReH4svBCGsypFmEL0
jWUALpw8tkxXEag8A85BmpiHJYZsb40bCRk9DWmePQ9xY7d8Oe2RSE+xEy4rnnqY9TtIx8r99qux
azrAMkDx9R4OdgNEq+1gMT8e+fHu+aenKMh3H+tGnYj+4I9iHSjZx62pXXjFN18slhUOkKUilcnh
kSBakytpI3r2oP/xgbHonFONOjavKV4ekglg/cNgFIrqGNsW2/Ftt4qbjCdEJZ61fsIQQpYdD+Mc
G9FmTBQ4TG148LukeA5t0r8JaVcAzX5Q24t8LMLC/NkR9LvEEUqS2DD1ImtAohbanONEGovgYZth
79zp02iieba2hbwx03/YvQa+yKfjb18n8UZrpQG5E0+Yl+fWDCAoaAc62KV3gByZ2n/Ex+HulTSE
jVcmfN1vIAp7aCHCpXtvDonSafr9W8QdYVcYyFa3haa+d1u9fqBMj7NEjOpST4i/um6mwTMHZp3t
HJEWFhKoP+Wb0RBhSMIcD0drMSSxUUcGqpmEqB9LnD5AtN8PDR/A8jQJ3z9WNJa5QOx+q7YsJ4kw
sqrjxZk5jGgHWcsbI5O+pvjv5YqQ5+wPUh6k1JfC4x2oliI926O2g3ctuWvN0IHMbMpVRXHeudDq
9+2TZMX2jLUsQutMDp9XB+sQRMBconAF4GGDLe9WkN8r5pK0T45qDz0UeCyGNn0KFPgh1n0HVFhG
CXYycP9XWlGIztRmPELITC/Ca50d5EMgrwx1kMLLgPhB2YL3j2Ay65rF4WxGu+iqydJykilF/6wS
DofRyTOkh5KQorrrI2pYWE88+WzprMifOK7dvsuIFV2Mbk0SfpvDVyq9GILFpIhyxtoMV04XCYfe
DHWvt4JFcMkoyyzx6IXVBO0hVbpelP4Y0ij6xhjmnkWqhugq332lPJzkEsoDhPFua1Ee8V6rfukM
catJkJzCai+LXbKpiztspayHpedAra3KR4lszAUsjj7KlyOaJa1Jrc0fix78VqKzYWkwehJgQSZE
zdbJbv+QYoyelV5zw6qxuD6SYSY7IwExQ/P/FWWHdwwxs8ic9dZeQDdsN2DUyQ5IPI04xdX9YnUZ
MayDiMR7+VB+ENshJUoxwyEmY5ggaPQhtoizCx1Ma3bOHg+oRNjLj9isWC2YGfeg+Q5Z6chtDEbi
3V/RNlzOPEdISK0KQB3fdRIUVZh0vUH/GyOpqJ86Plhiti602usUFZ/SZDKfZwN0jXk9lkzFN23b
p+3RAKSzElunNK7ffTw2eMSBlMVoL6mW0febVUqix1IddjKRSQ3jjfU7W/RLI6KFvcHK3SE3V8+D
E7/2zp5+UKvusyLjM4TJhw0hemIjrZzUkPFvzyXGJ0D604UwzVq4SJJ/mjiK1iBGfqWDEz3MbAZS
m8IFAzp8mBoRKc0XMk9NP8hhm7Nnon1w2GAQvYaarvXpHKNtxod+K6Q8PSwHsBpWZJfLKN4pa/N2
uPANSUcjcyf3WMDTquQDZMqEsAjPvQ5rE+F/TGcKRSlcIK27RP56wVSB6sISVoRhN+oAg/pFAZzB
Jg9gC+A1L6/iis4Tc4hT92VFfGKdLOSdC7itWNnAvVm8SmQDS3J5XmgFhvSdMf59HscD10iCNR8t
pkXURdxbYAswJyieEfKOJfg+va3157uRJMlW1MMp8eQgMlf0iD0/Fs4VzQjYb44+k49tfXx+3N+V
/r/qlZbYzP+3H+LjaAw/To31JaN7gFuLhxH38bzonVXOCsSoKlf5LeLK6oqP9aS5Wx4m7g+epD+X
EnqlLSEdPL1er2jp/udiRWnm4t12AqlZIE6qCT4mNTfbIr5cDORnZUPkKiatLJVw25hMZ+oQsKDw
xFPKJVEUdUxMsE8Fce86L8yPfM7xjVrSOzO6cvuw25UKJpzJ12Rwe+u4hb3n7DOZeRpANaLOnRJY
k/Vz62lBEGjMkJ+7I7OSS9SWoyT5QNOMVzmY0uWKr8tPM4gXPI0CUoPJqVhhZ2CCB29gG3tHynXW
doTQyS+g2F+MS6pzKir1tmjr7qGy983uPATurquVUxrDmgYJONj8fUnRbymr0iXBrOg+/pjMSpjY
GYu/t9eo2iUpKfj6QE+42w2SkOqTQObVGpSaVo0iy+4M2gLhNW8UP4uq9vT3eu5PAAa0peGb8j6F
5N1Tp4YL0hUlPuHdORlEhcjuJY2zI1jGYGTqdv/A4WJbyFl86MEOECpPjelT88JlZ6OjuWpvEDiz
w8M8E92qsfQsHoFd5GGiJyaErjNafjRbGpSPMEymUc+aij3pEc5pArnhAzLTGlZSlAh42prNfQ30
gpbi9UUZrhslnhwo6DCc25swcuPRCYlQKZxH0b70KmYQs5fyna8dc+SDx0Nkj4MLkpD9c6elLBJk
5hCHhyXwVWMONz6aXt5lt0eCowv32kdVuD/HXXvxNaKdN5Stz8tnhUJwQndmr++IitN4mVs3u8cc
fJMlV3xBT27Y3aCjyikR1RP78PeRZarJkCHWcnZMi/5zPtBEmNEv2eDfHLmnxBywU8KhdrpRrC4K
mP1q/jWOLvMx2jkoh5V105KY4VV3WzHxQdUWycxWOct9fqWckYQR+I4LfX0RjxcJ7SJ/SKPZx7vF
3cW3YVUqEXIaGekXPkrYoEAZy2ZUhTYWrm0Kq8QDL91m3zQ04t3/dxMOXGC9q5Qni7dQ+lgqfkgP
wFtP6TZcCmmhzfn96E7+7kFjA8LstjXpWMq6pAnVcVy3SnhdQ2pb3iMOyr9LwnnvIQSK4WaaaNyD
ARkMPWGVee7DCysY1QJE1IOipzLRjmrzj6kIK3hL17PiPWuCAoCXNzfaWYiBuIL9U5J89xA1sI3Y
5Qgj2N5cH3rgN+WfQI0LCKUUlWLx8M8Y/08bcbw4bEp6uOw0+Zz1U9lpumGbqkEfCD+oj3AKmkt+
ON9e0/STZzkk48LWsXPnNGJXHuf/OeH9Ny8+8gs2y9+CUVD4209FYHLB8N3A5P1K7O9XcBZCB/e6
XJH+wCUkghtYMLIn++gHcoQ8WC37TBks/5ft4L8wMf5COz1LRO0iXyafdIJB7cbf4wyZxB4eKEf5
YXc1EPo9sL/ALuO6Rmd8qwbZ5G7CpX2qo4WBPUBho9oAV8eF8ADVW8jJVVF7sVfyIrTOnxo4sCZj
6BqBAdn8brpUbrOtqzlmwc1Oioh3y2bdXSt+O+jLMM9IAhNrLGLSkWbhoctWx6YAXYlQCfBpdEsM
yX71xk/s+vL6z1Kbp0aCs7p0iYVc4VL4dAnoa5kipyQotOW2upN7yXDDp7gTVKLf7Gv5ffevMNWl
pBqKWgYafdjieMJxe/B12CTiVLhnZVV5+qp6bXhz5OtFL2s3CbLtdXKO41nkFX6fwGOaO2AAAgLo
ytGuAWJzG+bGdTnClGZnNMf/YzqiHtc4uaVyzMC5z5H7JlPPLMuHRXaFMUce+bdT/QYBqi/2kh68
T/wiLDfFsz9k31ZSHXYUP4zVmEqnEVFbkjCDttoiaWyThPdWdH0fQRnK7jrrr/cnrmb2O3oNpNsx
/ifgRp7Sws3h854gaCRvCpesm+NjppmZyPtevr88TRepR98IjV/V30aoVxe8sx2s9OQ9pf8S+b+o
LpoPGmJTgcd+rEEUI8lvxvYjlJYov+CMS+fAtbWkmVBS9cDM1P4W9gDAMdnx3vkTWldwIaoyXmUi
JQqSm5+WaA/nqhtOIZtRu5xeUv9KQKSBI4QnYzUpBTzHkU1uqw0C8Cr8ZStkZpklUBudPhRBq8IR
ToGM7IiV/KvMYQOfD0IP2955xjsrLt0Tu0VMLjcQWHA5iiErfdjNgEQCC3Ez+Q/nYlrvSRx2MRNn
64KErJBaw4ehkZsXsQTzTipWGPKLUzoynbNLUur/YoxHSGoCTFKLfAqTLtmCY2fPB0MSpD1LieSW
cgtzYZsTevsNKhin6kSidpCWXChfRG2alqkmERKWnuZ1GsfsOaOV+l0mSQefZr5y4OgLcUj8Vios
FOZ4G1uqAGy+JAfRFUCU621+P9WC5XZRg4sG0lrMARPdMb94DNZ+XbWCdk9uEJ33vvw+4BkeKpc2
5eyi6ce/Abl8pyVzdEDpj6XNXEostjr1v/x1Nld40HxkbgmL+20F0jhKECPtJ6UqTIvnlrsQL8EQ
ZzPwuDQBchLHXFpRhnLBLWxHvxJSspHy/ihThaZ+xhv14bQXE4lJVRUPs7QSRr/B+qyTef7g5De/
kKxy5fYVCI5Srs666N94yKZMSlJPScI61YBL51ZWSYuImYsasDZwxePIHMjFDfHxnV+KEsUK3Pij
rO5uX2cO57+KjmAy8fIO6vY1l/xYrGZ2KfreB6oMhcKc0LAS6zJGMqxAGCT5OT+QBkJN4WCatuYR
dGmkd74tDtTSSieZsA7edlfJJhEMxydK3pIrSqPzLsDGtesaIHvgvWfVM/ZFphBOuubBOmDZEPlI
jBCss1DXSOTkbLtiBWrOXPxgf7lW2Z9n1RaFl3iGzd6JqxuvW3RIPzwRxqjWJHPsIyLASHk00tXB
lnCsO4uP4CCOTkIzI8EFQNUYoD6rPLrEKNH78aGN0z0UEs7q9uCgenEYajd215dgQQCcVE5zCKVt
HgBynN0NOxAHHrg3Tx2ZLdDB1FnsZPlBszJVT8F7ss7/wxtaqY9x3NsmCGLCGGTKJ6MVUGk9F/g1
jPMTZq34Dvh1GkFNpNm/pe35iKrzJwNOP0sJ5n6TDBVKfZqQRxJ7gEB8gVBF8/tRJlrIAsYy8ly7
juAN64satcJ8dxqDlhOWj3CkKNxIeNl3/T3Bfix2TbdsDCj7pHm6tArs3UkkfeFZb0FS7P1TZluu
YAa9FZwlrqhJGG5FQ4OMdvgmWiixlae0tBXLMGIn7WJv7eLecVyI9rWLFwBfLA1atVFrJuAJnodv
Ex0entO9Ao/ztrsNE41ri1nHl+xigDLzpr4VSwac94ezFBCyNDlTfvEy/qRY0taX13qx4IML8Ilv
w4J383C9VSkGn6E5AZhDVaP075NxZ26w6Uyh+ZZlIDHGD4UXH74Zadih8Gipqj/m1yd5zI70Jpwj
ST6EpbCUkSyZxEQMExtyx0+Xi07lsPe5iiIsSXlWAN3wr5HP0uV4DfijlItLpOTmEuYG5M2pL8C9
zakUaQemv4B/KwXyXWKqQ3sNKris21PNFxsw+RJljUfwiXHjaGRa+LcChubrPXHJLhYSVm+dUo2J
PN6RmN6ro3d97B802aavFeDOjDItwC90qVLYb/S7pG2NOqYUI5m16IR49xPHJyfZLzL3ce6HSHU9
8Hswt6gtH7Cz5ul/MNdYRI6iC/SEHSNNp3VxpYU1yL1oWzd2Yug8eEZk7iAz5IZczN7SLuFMj4Is
m04ESsbMOzxP5NQiCAfFFvNOx3H0t9q0DtVIW+goXiCoXU1AkSE3xPpt0YVAhN8+Oj+wrU8ZYmTS
wYVA+P2JXXx1vfdo6Cm1Ej00ORHolQIegr2YQn4nq76AZZPwK/rAgMC9B6pr1PS7zfO4C8UDpkiL
hxGd6jrKIxjacaasxJSWznU/tFVi78Mzu0Pij8WcJ+kCku7JFmApDI2jltenFsJy67blRWx2jBZ+
ANhLeIExlS5UkTFHPzDCe17FDlKc+GsPltdGiytmBU0vIXDsqy5oi9bFA+JXjKXnmfByZccNVcbo
p4m0jh+SweBaS1K5ozNgPC+3scmiBlPIgfSQIzq7nu5nKyfLnho+I0SdJ3qPKU36qz64SYz7nxda
ikj++r8sdZrMAnQ+eqg3XVTW3sd/uXCSPaprBUDf75SawaY9gKtf6DDKNyH4lzS1ObwuNaDOCfiq
RYkdxR9XR3RbASZJm1pFd97zSV85Ue+yBG6e9m7u5540AkLsLok/oWRrv6YT4pEnc1S9hG+s4o7T
NfkCYPZQSlZkCx7X/NJY1dxK4R55zs1vuEAm2KbuljFsBm7EZ6eZPBLUOK9A0Bk3ZDa3riwqSRo1
xPo3vGxpf37578vBS8joMUF6L91ZL5xS4kxuf2/4Hp/8BV3PtcNQpgMvlOF3wowjl8j320XNlHnX
jaW61fXyzGJtnD8g6xRfDoEbAFJ8K0IgMHu2e4jGKzPxkir/kTQ7TBx0D7ARWzaJL3RIe4ZsKItq
zUHggc+7OpcVm700VTseVBxEJ8ADHAhyJDGuKTwvod9YotT1TPrcErti0WZ8zP6/NmVanRiUqboh
mHj/abeFuTpKwOwbHeuZtZuMbDg9G7EdHPvHUwDp/TKc2ZMT+EVPF4aNY1po3qLtuj1yDIajYMyr
5O0Pj9TMkKtb4pHc7pLqRU/0obvbsVREz6GrKL1XJDiS1aat3WG2ruouuV0RrB3a6fFcrd9iUu14
xrA0tihDhwFWNIK8jR3bITkfpPXs7B01dOalsypT1Lt1bnewgtcYUPWMZqKhwIg4DvZcOxZmTeKc
VcHZUlYYpQ2VwHoCH3jGfx5PdDUXCQ+RQSb7ghau28J+YdyZnD27replAksqEHZwMZNfH0qosDmT
5CXAXdhpCASUmniK+UQ/wCEn50ICKn7fTtQmJJA+Fw4hB5Ff7D7ZCV1GL00hrOx5Vjsws7gHWl9x
C4cKoADXQyBAHWXom2IYf7syDzOicDe78PZbc8MwAtKOSQiIxdpq3gProyQiAZYbXIHNMey81K00
QbXRgLRWzU53tOAfn7HdAC6XoESrSsK+1o++NMBwKQ8ZrCxupjCVk+6XmOvtDNgMc3aUvRF6z+c/
BWhYzkCCCgTCL0iRcyK7V0SMYEm42/F80LhklKXiiUqV4xKC8A/atZ95orhPzkcrrNxqYxfooO0V
8N2ZTBPqUK2aUYgDGTg83RdLo0LJ2n4Cle9qL5nrpcd8kdm5MCks2PxhIzgZSvtt6XCkgVHJ4byQ
R8X6dNF4tKe2UCGWKgVlw21gHwVqCLbNf1T0QT8fYXNmSqJ8HSo0i3YdCRiIe+7oJwRvYXEjyHB5
b5inJ4URFFfc7hVCrh9ATp2UkbyavWNSRd4xVfvtfuvyo8BXgu/fytTDjGVVn0ovsOp/GNDyaNfW
ok8S2hL5FzaVIXXoA3aZNJibB1pCOx6PnhyxVjYfOQAvXiNfkKpoPgzc3S0j78YvhpWGXjw3E/w2
vyVvedwZaenOOdm8B52/+WjfdiiSfJDnedjAydGpUTyQg/ZJFvJ1tFVXbBxiKxMwxmlF2W6hwSMP
EAmQhN43OcziAtgB6nWDQ3njtpRxaJzg9bnVrqNRyd1yyCicftbZLbJI+KlInJhMS4DVIUWuYuQW
RfKJWfBB0XogX+RWWYAuKRM4zMLwTJ+3YZthHPG1p0w9P7lig1aao/vUr6WzvnwQNbTAYTxpzg68
kMG5dloTzBHd7Pr476dcCIXQi8O0snkC31sULZrxwzgWrk/ClYbLYwcpsXCylhZIrC5YoD8HC5iy
EkGxR82+pJWc7oCwwI/15Jn/clstL+GXgdcpM9tJYYlrnG63ASij8tkfNKE1thDHXs0zylNjtHwA
JD9ISuHSPyboVXmiVrDNmiF0QJ04Vxwvj6W6BxX5FBhzPAsEflhfvfxbju4y+7aY0jOC2iJarOew
9TlGdLdN4P+4puKi6LNp+WHT4Ucdf3ym5SCKNryaTH4BQ6ie7gKW1sU0Cql5A49isgUA/nFpYkfD
EWk3HU2RYfU01jZ84LL9FNBLhhUX2vota949cWOoag4g8aLhuyl1v+bqZy6U+0iTfKt0cR25Enso
0jXq23eBlZr1q6tjuBQVvPU4QDXGkuY2Bf4w81FwbTYVJCRxDO+tvMk5DIRcRjsrlmSkEhzeQXAx
cDfRssxxc5ZT2XfiZv7SHQGMKQEZ8i11mXaCeK6yAyktTLIMpjUAfZhCnuV4a6RGb2MccEv/wXop
duuUER+Nfz2Hp9INuDrgohJGrWDHNrbOqZbtAcJwdsUgtoAsJJYwsh46bY3KxiXy0HT4iiBDcgp3
NHH1mTfFPlFgm7sLawkxli1PUv3GDnPVbR5/cjj4xAX22id1fHBRCe9nvRI+Uw4yNIfnL1uf3bMM
z1pa26SnEd64pMv/d659GaiG7K7ciIgBq2snhxlmW8ul9YUrE1crYeLgcDuZTodspOcF2fSs0hQU
7BJMRmYNktu4J7nZwSPydZFPLu/s7XxNneitnEeO7HgXelciyP961RXgUrv08Tw+EuHaH3tlNdD4
n4lg7rvHi9ldQlhlBmTYa/5DfIW0UNMBtGqEldalWWFJgrkFeuWkvbEanEJpF2o/at7XHUiktHAg
w0pz3GZG0BR8mdCVQaBstt5qKfnv612YjB/y8UgL0zpA5CDdbIHSR6NJbM8B1PM6PWpDdRLIi+RB
MjP7NujgaA9a4t51OV9EAF/7KJEw8+U/XuZNqavXbWvVNQUZ5DAEC+ClyRbGqZ4J7diG8hOYqMQW
NM+HNXdptMCRnLSUMi+Q4mufUBiJKantFghnT/3Dw9GgvPMvRXjEVqle6Eik5cVD8l6wOof2Zuu5
9jAIsiZvcMFTnTBkxWKTknu67W8Lcmu6e1nx2OUwDTeaLZmNFW6ny6Iet6Im6sGr4gNzUGdlHQ7a
UhgnoGBQ/EyeIobDf2ufyLuJD1csFQMpsgtgd9ipXL9kmCil8F0+dpKcb3LCUwrjQJKpZhW+1Ifu
K/+NxsQEl+0hivdIor2mdyZCVVwD8OqCdg3auw3u8mkK7BH2ODo/yDPWfiZUIQfCcc74Uv95FlZL
9ya/wcWCAJvqopn9aWJIlefEmXtWAebvXR6agPvqKUC8D5RCKt2GIJqv0DRZGGIcf7WdMiwhZclK
Ej4b3M8nI2EA10v6Hast9lzXoQfI1wySpgvOxErBMrhgFhuB1l4AwGOStJeuqcFwIlJ12ORyOhvZ
l9Q5fIYPenYkMsHbF53wIxKjKTdiRNb+HTu/2sBxLT6NoeBdBYeI71HHC0ty0EMhENDMFAGUQHi3
j7hOys1iU+V4knE10P+mGhC22yTSlfQB3sgaZPiqQAZp9N05AAO4QutzwAexVttp8fzQPHwaDQmA
sEIfldXI15zZpqshgwX9Ajb5HJAPpc5RQLjwhOWCoIHuFN4REhUkLjA8Sdr1uXlVW6sqrI25lGtJ
VOS8oLK90XWaRKcLjZxksG687a72j/ZlXvgQZARKSj89lS9UF/4h21UmVWZnjhKATZsV+zTNt0zP
pYZO0eMvUUZdZeTQd2/9NiSFSD4BGDQToePM2sj14Q2gjkC4Xh8S1obl6NbkvlUf102+PBwzw/Q/
8CI+Baejov5AELb55dAdtAqzdlvHnGZ2PG5+8v/GfosERdhSt6+Bv/iyDvA2vBKR4QEnqowAC3Nv
JF3L10gNtxLHo6qbTTj+AswGxSXN0UvYnnoFeSeflrvjJ3TRJHldv3aup6jn0TCJC77plO8hefwd
ReIhesujl0yTPT8vWAXbBVD9S3DJR0rnG5hxTE2vmJqjHGodn8P0BmDI3DY7fqZtBHfLLw0uR3tl
j2ERsoPjrAkmxqeWgvYL517RbOUaEPlGJXDrTDMuk4OBkHoxp0kHGKmwroKdG3rNgS8kj7uzPL9e
vpoV8cn6VTQ13553Z9tmegyGCBHop+3SVhUL2bV7bwuR/JZcHUfxO18QSQzSEFZu5f49iVWb7/yN
jTZLwuR0oad2PmGPAgCnDqSA7bpXpQTJGRrUa2F4cLNvbTuFKtdvOS5y7k98Vto4kqoUPlh0uRk8
R5z+N/c3V9xL0tbxjZzFn/FbUfYutOOoa86Ag/d0puBHK5vjejkOzKQeVQcndtjMuvqL/FgeLYxV
5YnI/rYX73cRhe/4cmPNqjvqTGjs1SvWCwsFNbUWQEzsT5Lz6DnqpUTepiu5g3K5cKnZ0roQPq+p
i0C5Uj+TPP0jBC699sKoQS2SoK9yIU1YyqMNVZUbx34pPImkmpSchejW8xyh8Rt10HVpoT9FYrKG
Z5BDjvfU3FB29n/+DLh3Emr+sbXsvnu5mfydGRssByZf6+S8scvwEd61fVEnbGB6MAqlL6WtI9tk
nZ0ttH5cH7sTqkeviEKuUHMXG0veqalhrV9ZDcnvvDTgnIhLrykKTvFvUvAfgH8Dwl40wWm1FLWH
Z4Yksj0pAWtwfQOFt1EzvKO//5FMu3qSYLMuNUGTPoFDyFclQN8RoLbmW1gzZXlHDdfZY+lfxLjK
G8ABqlAJ8fb5alpMm3GFaSaeBZarbbpzV/amxIdANTwcwRhkx8OmPas0GQKxpMBV0gU1Nep0CxIz
iOonpFXDYTMyhEchZSYjUpDjjKcd0YwPfo3QFk/2AyWQDMrQFIavOV2buAC5ApKVfmghf8bo4C4t
+Kk1DGtmLboMdvaPYHSZ5ckS8tvGOrfSF/ZDrFT+tC7vxDlxiynG3I63q3RLGyvLJuwyqrfaCpnb
PHHKRBoJvBRU6hXlqtYCwViBdO22rt8xG3KuVvT7Mt76l3XS8Bnv2+SVcNiiODl3BsXt1KPEtnZ4
ZBd/SLE9K/w7KJHmBXyfZ+m84o2R5LCakoj3uvnSnsq9VSO/qx2GNk1wtp7OngtNFHc3d3DgtzEG
vRSROstxyq+u+gzohc8ddPbCRvW5UdjxSo625I06IoBFud5KpjF8khW714rpmfs1jAE6+dpa0om3
sRl4rJfoHElj52sxga/G83dpKI0W13ow2PsOKBz5YiVhHYH9SU+eOV8RjhYBYyJ3pzH/QfeEbk7L
rNgHKncuhca/iKvUeMwZpkagzWaAxDG0EkjIT6xShgXVt2z8mtcbUfuwZnXCtEaynvpdoGROHyJ7
+kdKgcpvyvMr5dTxvONQPkKH69Vzb9STCV/KfzHc9U/xDYqm1V86H3nxxAZyFWMmjQ/wuuEKhy/C
spkzGEFXy0w/T4IiJR84QLLnDp57xvDrlKqWwzcfc1DHnUFqjcAwE6hXIED4jzrIU5nziHGz14Pb
6B/OgrzZUu5v1vtrK5d9So7AYeTl2jQFdHb3SKn6ZHqsSYNnstIjkfZ/M2feyOGZRz3vNWlOlu4b
DVRzsIGGbCmfXcAMrtgywNNSFcDLtnAiOeUd7yImbsQNKPrK+pKEXe/dnRoRtTXXyQqNbOl/qomp
+TJ1g+lZpWIr3hTHLVCXt7xnOTZdQE5F87EnqEzET7MYBjR5NfEc02BV+zbu1qLzJFJ+Mb2Bb9/u
qjdeQ5IVocw7lPAiT+lDpr/b9Voz67n+1RjE4bVt30FB9BJ/5af9o1BEgxCDq8Zwe738yGycnnC+
cmJC/mvuCV1LKswaAoMTkJ3JPZcplOglPRzSpdQnAXvuMF2+RaYwzoxD6x0z00CGkzAxKDhfV1VH
9/Y2gOHMYR17lWg2Y9GAMlKtpG7dqPygQtz8wfLF4Q3zbxpgCegot2XxAioEbhtvGbCTUTQ5jmYA
yTR8EgfpqeQ2zaLUaMBNu6qofGTOnhsindvelZz4I10QQ/KSDN9gnoMBRvDOUj/6hlB+7tbmXvBI
CZ5UVqNTnOLiY5MVU78C+elnz1sqt4/WJaPfiwlYHjj3efCnLkzSdmnJ8g7CGjbf/Bw/b6FRotmF
wOLbEev+PUbblWxUeTa+WaXdxXZIuExIPOLTd/5gGeNJ7z9snBMAeYQt0IEm/JKhYtCqn8iCh6qM
lW4JasZWwNC7FmwvYTkI4YEW9Si7yHZTkHEeJvSkSdde1wI1O2OTEvHLwjZfEAGS0O0ZyySC34Tr
PYwbbrO9xNt/i2/rBabsnpkNpvsz9clyT264X30VkOgxI3YwwVRTGO1sYeIeyR51UO1rw6Qm0RPn
Ao0P+lsbcZ9PhmxvpBBA9CO169ZNpk2ohVzxbwgUu4Lv/8qDN5VSiSYgyNxGgYCCpr6oeMlc/8R4
/qfVFM9DGwZmZuFh09+sCZC7vIVPdl+LFqTyK9vNconntEwkn6O7bN/GBDkcfFzrareDExCWk2Me
xKeLlKNe+0uEndiY0SagPPYJQrNuNFt2CRRSKeQL0qlonRGc9G2bi1k35n5dH1WBMrFyf0V2fGTM
y2HoYd4X4tDsz+qLkIJ9UpgUvDLlq9Z7shbDB8BcIuTUPaPolOl8G37lx5jmwk6j3oPqSzNuDnMw
Gi+ml3N3zAOvWKpo17S21R5vCPE7w62NWyFBVN9UHUB5NPQi9OnOPNiM3H73U3oImJp04LUL0g/C
ddSjJfRpvasadVMk4yF4860lyJMSZ1ooocdTdhfdzzclqsj4WC6+LcKlNDpmdsi4U2I6f3LP4ZVJ
Ej1YiQJoJ4BT+gZdxt9WE1huM1nsFaC4+J8QAK/NwXtWxR7sV/JXNZBc6YKAf3z1+dmWeM+G+h1B
gz9h/J1AIKVhpVEA8PpwiFkpKh6IRXMeafq1993EtJ41WHksrNaKeXzm5kfKQmhU5F+vKmDBySB3
eByeoaVL/cWKAbnTrxLh1a/8mSW6ZQxz/5upnffxbEaB36IeKtJbJmZENfXzaJW3plcQTPf9me7Z
ilPCONKZy/WEegBoxynW9mWAtC+N475n/Kj3Y3Zz0CUIviajRhE2NNAOYZRwjK5/2LWASA9HmEjm
gNWRExJhzSpSWjhrBY9LaQBDf7zDuQZphNUI31wCFRG0kv9mzXtPNEp55UFruHSgx/PdDmMk6+Jk
TGmBDkeiK0zg0Ko1CvxDmvs9DhOC+5/1zKmVQCw1zniqhWuTROlj9md2gcM9TLtyI7PQKUYrPEvB
2PGSpADDQ1qSTDIHPckZoY+PAd3wNEwsxkUYBIxqjaZWGC653nRgNY4JV2QfItLOS469ywmz7JMR
Iv+UGai0DXQnVtgtmZygcj7I+11xZtYFOP0x3+twZYB4RUjqAJiFeUD4Q/I+qyMOJZqU3Nrx8tDK
xgfjb/w1sPMVe4enfYiWV4eDe2e9klLaZKNwZSCq6WLgvb5Br4LClBxExKyPSVSjwbiM695Oxq+U
6MRXy95sx6YjOCHAa2LXHjTwkzA2X+fpAxEzkLP/MLjeUeF8Kv8N15cinxiQypagCTD1T3NSex13
OpFkZln7JFz7RUx/JK16bpa7Ot3toMMZy0Hmv2AJvH7RYlA/148MVr18XZGgG/LgZksB/Mhtfxgj
zbwqglQc2vMYBSdk4HHkTm9e05Fq3QJ3BPYGzNzYAQUehRAbBYDFlDuVtsl+4BQ/TNBVd3mJhdli
Tm1Qy+KV/P86IkNHyt8dGzwLsjMJ3wMTw+0nawBiRBHVdomT8ufFCNUXHdkK5QdR0EIRRs4SMnwV
e2Ts+DMkyVWorPDRiwdQ8dM7n4VdOvPN9MUgs9WfCpN4wgPMamtTZhF9It24NIESkWy5Bz8i8Ny1
MmpvIV12mAGbJQF9iDYXvE+NS8Kqa4FP+QxuNiSpFohfRYfFzM1/Y8oUh5srR4GGC/UNNbFF8oLS
8+x49zfsZjUHrACdKVLsffjUvGrEjgYoJeUd1EhSXd2YBadAuoIb8Nz2vNW/rKij3mdSC6/qGDke
a1hT4Rc5flKziVeMdfpBWSHaiY/Ra2pla58OI1fDfiFiFjbwiQE0GERVELDTuNz9meHUQpah4HOr
MAxWQZyL49i5UXM1Vz/BdFPu5i/6JQmYz8DNlEpMm9xkpoJuPxIxZdbumvjyP3mvc+yPBCFmwh3v
v/q2mHATD8b7/xRRlknXctL1h1wJkcjlW+XwDINzRONY7LSGlWyMfzM1Wg44po0U3vOLGhdNLOwC
GEXo0vLide8M9bkSUYKRTeHyC1smy8QN9l0JIj+QjjKj8adfuP8lZkWjIDEAQvWPYTO8a+o3mvWA
o+58UclBmGG0OtWysST/Cp+D/YYiSbFk9dZPAYX/JBCofZpoj3nsqjoFZpz1N4ILitU4DxQQKboP
oQvRRLTla5pFSIUj+74L48djvNfFO6uYUJ17vGeqvurj6mR5BU7B/MPi2T5hFoj20GxSX/PQDk5s
LItvEGIFzBi3eShjZNOFo8UcKbRVz3SVBXxRggYw9DWCtznnjrBmQFiePRW/qBAPDbLxoeE0NOkn
8QIZCm6/0soxA3Mg5Dnv1ScLKVhlq6f71Xj1gVHtgnBQoOGTod3AjhnEV+04Gpc/SKDCvFR56Ddl
Vsn6PPtoZ8sYS5lNk5vH4YZk7rKfYV30/sMpBjkqA2KYmBZ0kHQpSb/MjQvtOMqv/ag8NUAZopJW
Z4TRpy9ErfhqkPh0EeXaQKuMQc7eqNKRRfotye/nWwh9QL8r6Cn5BMzP03nKsGTRqlL2cUAxZ4WP
R31//yi8noDpZS7zLg7Dc5xTrgS1Wc7W2o6WwVdx2F7+5whvsvn2Kf++WTMYSO+dF82rH7KCzEsq
waEMXzX0Aq3yg92etL48FYkvyn8vJhzd0WJ/XQPStmLmPvzv/Eg7X41eDBY8Zfv9w2QZXZqu2rxh
A31mN4+wc66I2hnooh+QBCsX0I3r9XTylPI2YTOmf6MBvizNsFCLD+uzaqAjBwjctC3FEMBbFPfC
lR37U5VBXY7itzlIqE7/2dcfk1kNGzuC/V4BzLCsMX9sSlfC7/BQftiTunjaoMOAy+jsp0sWHm9R
8ROg0Fvvrk7CvFCX6Yy+6pKAHz3LVjWLxdshJpmT/NR3Sn+fuOhf58uMoe41TJ4iIRmcXPURE1WL
Ivod4NTOgVPLiM4Tzmyc5r85JPV31P5iXmh8S23m0Huhi1JEV/7ZJTt2EBKWrOyawYwWnLnhmL1c
FrioaVVsf/4DMulDNqe11k0/VKJe8qYU112B8ofiX52zhvLEYD8HZ3yPb0G39vCyVZ3yYwmhESqH
cAW7UWbkkzwk+PFeFO7trtvYtpYwwAnA5ckzYUnMOTw/qCTlUgSc0sqwYFPPCPsTKeJAIdzcC49X
yB85vGvfLl9qCH47ZZPVPabctmqwCmBT4wbLDGynSAVai8Our+VgD6RC5XImiHzk+ZH1ub7uiGhk
bqijwrMo6+y0PXAWgxaj4MLajh39/2fbiBIffEvYPIxnC5xYs2Qkyna5HDvQhe/4dtCoOWSb5hQA
5dXnDZ44pZZUhpNgzp+PznBPrhFQMVzDtY0LZn6Mo/UqYPe8Fu6jHeGm26J+26WJ/HLf/4arngHY
b/6npMhCks4yCxckSMExAzpuaB/ZE4Sz3bNYq00Obmj0Hg5Kla9AY1eDdeFD4iQPBIiVIiNy9p98
cSWRGcAzgIsr9qCcEu/C6+w1rs2Gnc9AaMYum5oeFnsorPkm1+k2kfs2rC5IfATxvERzDEm2nygJ
ejlaNgde3ajziurkVkNnTDrByghn/mpdnfletyc6NfMQU2/5rlcv2ioKFjHP74x2Wl7v/UpWNPIw
D94lk00pJywStOcQUjOxO8/zVBPxBUelTNMnNNf6AmOYLbTQj8jdLkbb2f9qJEiix3oNTOGKatHB
REJGLIw940jaB6FvCpkkz9gtK24xel0MNxy3zJzRzVahLOukgj0XMpfJYW6ROwduCQo/EbSeHeQJ
DAHc8OdXNvFS07DCgq2qFZCNUNYwSaau9HETmqLw0FTV6O6QqkPLcGls4G/5tYNG4AaD7yxM/VU1
6Jlg5ZseX3Lkw7WQEdY6xIQ9QWvgKKve6r5ujUtPaNc7MbB9uylKfTQmFUAYr4naP1TZE1eDh+v/
WWIp93Bh0wbLCm+m4Wa2U+LXptL4nUhc4g1NoAqMKKw5ebeaFfg8Ek/KCQtBWkgMRyLM41RGWFCX
mkEOTEBnZ78YLOmXXbFnMDSkBf/gVTQ/af4LzkCYCRyE22/n1+mnfbrek7esNPHBKBolX+8vXx73
pGS2tba8z6QBR22KEOQQVhLL7K7l3JAqhRQ2xJqwVl7oq4zSEVx+n+tArnDaMfY9hy1nF0srk7Ch
cB92yLPT9zYs2WS/dNvf77XHXic/mg4K4nw/V239qjBD4HNz7haSFB3S6ruBcuNyNyTmHjpBasI3
76ERBo6tQYBxZm/3EjtGh1KtTiC/HdrvK9Anvv21//KbKM19T40QlgTjyKC6f0nyTtfRq01LO1Ob
CrCIRUCxBxAxXi4ShMYf62zIgq7O9OBzeqFFJByU5EEKg4Vc/r3YgMbENQQl+Vh3zNLuQJm5RYZ4
IfRpPiE7jcfPKat7s6HskHIOpy9tLMgxfxXIV+TFdQkW634PQCfMtBNQNligQDJQkAaLrr0KDBIq
1aipoIAIjMdHSGC5KqKKy5RH1F1frbjrhMp7SlS4d1l5IS98tdxpHuKemGJ0t4zbMv7rqL6WYPRH
UTmK3r5A9M4mu4cpYPoVA5eQRaK3OF8fR87GmuxV0jYxBrTZcKPuQIkkMmb71LrwaGZnvReXTLFr
W6HqDpa1eLMC4snwb1RTnpnjKssM2Sax5KV+DmvRUWcS6Q/lFXHhLa4Z7lkHbbFjrY9pkxlmLc1n
xGydPU8xDG/+Tf9wpYYSFSGfpKVXXH8vCvANX52otw18FLL5JKlrO8scW3v4Txz5T+T3x/veTNTm
z19Bsb4yF6pnJPYPcLgo0UPehjDuuHktHuSteuj0PoW7Hde+F0mOemf8+Ig0zIxmSU1lXKDxyjz1
jSwpVCj4weYUZGaQdK9x95uiXUN1h8IYjFQY4is7aHtoNq+/GHjtuGKg2AIoZaFZJhEoATXvfq2E
3ZaRpbMIkBcE7lRK/m9uIf3GrKQZlyG2JbPQdCjlAelVuM67SAGF8MZ8Fd6r6OdnFALtAZMzWGse
rz6cTHrOmLLEILc7dbPvACrByyWS7J+gJFGyUwHehETBpJFMQ797wtLOSqCCzqN7KNJvc1EVgY3K
LZBLlmt2A3YA1wCFKNt5C8dnNXKhzkaeRmpOcL4eGm0DE1hoPUMgYqxTbjtVspVOI7Jk
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    can_clk : in STD_LOGIC;
    can_clk_x2 : in STD_LOGIC;
    can_phy_tx : out STD_LOGIC;
    can_phy_rx : in STD_LOGIC;
    ip2bus_intrevent : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Main_Card_canfd_1_0,canfd_v2_0_1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "canfd_v2_0_1,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_apb_perror_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_apb_pready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_apb_prdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute C_AXI_SHIFTED_ADDR_WIDTH : integer;
  attribute C_AXI_SHIFTED_ADDR_WIDTH of inst : label is 13;
  attribute C_C2S_MTBF_STAGES : integer;
  attribute C_C2S_MTBF_STAGES of inst : label is 4;
  attribute C_CAN_NUM_FILTERS : integer;
  attribute C_CAN_NUM_FILTERS of inst : label is 32;
  attribute C_EINJ_MODE : integer;
  attribute C_EINJ_MODE of inst : label is 0;
  attribute C_EN_APB : integer;
  attribute C_EN_APB of inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_IS_EVAL : integer;
  attribute C_IS_EVAL of inst : label is 0;
  attribute C_IS_NISO : integer;
  attribute C_IS_NISO of inst : label is 0;
  attribute C_RX_FIFO_0_DEPTH : integer;
  attribute C_RX_FIFO_0_DEPTH of inst : label is 64;
  attribute C_RX_FIFO_1_DEPTH : integer;
  attribute C_RX_FIFO_1_DEPTH of inst : label is 64;
  attribute C_S2C_MTBF_STAGES : integer;
  attribute C_S2C_MTBF_STAGES of inst : label is 2;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 15;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_USE_XPM_CDC : integer;
  attribute C_USE_XPM_CDC of inst : label is 1;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute EN_RX_FIFO_1 : integer;
  attribute EN_RX_FIFO_1 of inst : label is 1;
  attribute LOG_NUM_FILTERS : integer;
  attribute LOG_NUM_FILTERS of inst : label is 5;
  attribute LOG_NUM_OF_RX_MB_BUF : integer;
  attribute LOG_NUM_OF_RX_MB_BUF of inst : label is 6;
  attribute LOG_NUM_OF_TX_BUF : integer;
  attribute LOG_NUM_OF_TX_BUF of inst : label is 5;
  attribute NUM_OF_RX_MB_BUF : integer;
  attribute NUM_OF_RX_MB_BUF of inst : label is 48;
  attribute NUM_OF_TX_BUF : integer;
  attribute NUM_OF_TX_BUF of inst : label is 32;
  attribute RX_MODE : integer;
  attribute RX_MODE of inst : label is 0;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of can_clk : signal is "xilinx.com:interface:can:1.0 CAN_INTERFACE CLK, xilinx.com:signal:clock:1.0 can_clk_i CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of can_clk : signal is "XIL_INTERFACENAME can_clk_i, ASSOCIATED_BUSIF CAN_INTERFACE, FREQ_HZ 40000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of can_clk_x2 : signal is "xilinx.com:signal:clock:1.0 can_clk_x2_i CLK";
  attribute X_INTERFACE_PARAMETER of can_clk_x2 : signal is "XIL_INTERFACENAME can_clk_x2_i, FREQ_HZ 80000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of can_phy_rx : signal is "xilinx.com:interface:can:1.0 CAN_INTERFACE RX";
  attribute X_INTERFACE_INFO of can_phy_tx : signal is "xilinx.com:interface:can:1.0 CAN_INTERFACE TX";
  attribute X_INTERFACE_INFO of ip2bus_intrevent : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of ip2bus_intrevent : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_aclk_i CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_aclk_i, ASSOCIATED_BUSIF CAN_S_AXI_LITE, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN Main_Card_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME CAN_S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 15, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN Main_Card_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE WVALID";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE AWADDR";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE WDATA";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1
     port map (
      apb_paddr(14 downto 0) => B"000000000000000",
      apb_pclk => '0',
      apb_penable => '0',
      apb_perror => NLW_inst_apb_perror_UNCONNECTED,
      apb_prdata(31 downto 0) => NLW_inst_apb_prdata_UNCONNECTED(31 downto 0),
      apb_pready => NLW_inst_apb_pready_UNCONNECTED,
      apb_psel => '0',
      apb_pwdata(31 downto 0) => B"00000000000000000000000000000000",
      apb_pwrite => '0',
      apb_resetn => '1',
      can_clk => can_clk,
      can_clk_x2 => can_clk_x2,
      can_phy_rx => can_phy_rx,
      can_phy_tx => can_phy_tx,
      ip2bus_intrevent => ip2bus_intrevent,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(14 downto 0) => s_axi_araddr(14 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(14 downto 0) => s_axi_awaddr(14 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
