Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_uart_top_behav xil_defaultlib.fir_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.fir_filter_optimized_default
Compiling module xil_defaultlib.fir_filter_serial_input_wrapper
Compiling module xil_defaultlib.fir_filter_serial_output_wrapper
Compiling module xil_defaultlib.fir_filter_top
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.fir_uart_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_uart_top_behav
