Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Wed Sep  6 20:14:34 2023
| Host         : sadhanpawar-ThinkPad-E14-Gen-4 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file combo_logic_timing_summary_routed.rpt -pb combo_logic_timing_summary_routed.pb -rpx combo_logic_timing_summary_routed.rpx -warn_on_violation
| Design       : combo_logic
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.905ns  (logic 5.605ns (47.080%)  route 6.300ns (52.920%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  SW_IBUF[1]_inst/O
                         net (fo=13, routed)          2.360     3.839    SW_IBUF[1]
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.963 r  LED_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.598     4.561    LED_OBUF[9]_inst_i_2_n_0
    SLICE_X43Y40         LUT5 (Prop_lut5_I0_O)        0.150     4.711 r  LED_OBUF[8]_inst_i_2/O
                         net (fo=2, routed)           0.419     5.130    LED_OBUF[8]_inst_i_2_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.326     5.456 r  LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.922     8.379    LED_OBUF[8]
    W19                  OBUF (Prop_obuf_I_O)         3.526    11.905 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.905    LED[8]
    W19                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.393ns  (logic 5.246ns (46.049%)  route 6.147ns (53.951%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  SW_IBUF[1]_inst/O
                         net (fo=13, routed)          2.360     3.839    SW_IBUF[1]
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.963 r  LED_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.659     4.622    LED_OBUF[9]_inst_i_2_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I3_O)        0.124     4.746 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.127     7.873    LED_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         3.520    11.393 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.393    LED[4]
    T19                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.127ns  (logic 5.507ns (49.496%)  route 5.620ns (50.504%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  SW_IBUF[1]_inst/O
                         net (fo=13, routed)          2.343     3.822    SW_IBUF[1]
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.946 r  LED_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.770     4.716    LED_OBUF[7]_inst_i_2_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I2_O)        0.150     4.866 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.506     7.372    LED_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         3.755    11.127 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.127    LED[7]
    W20                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.058ns  (logic 5.616ns (50.787%)  route 5.442ns (49.213%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  SW_IBUF[1]_inst/O
                         net (fo=13, routed)          2.360     3.839    SW_IBUF[1]
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.963 r  LED_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.598     4.561    LED_OBUF[9]_inst_i_2_n_0
    SLICE_X43Y40         LUT5 (Prop_lut5_I0_O)        0.150     4.711 r  LED_OBUF[8]_inst_i_2/O
                         net (fo=2, routed)           0.170     4.881    LED_OBUF[8]_inst_i_2_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.207 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.313     7.521    LED_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.537    11.058 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.058    LED[3]
    T20                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.898ns  (logic 5.658ns (51.914%)  route 5.240ns (48.086%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  SW_IBUF[1]_inst/O
                         net (fo=13, routed)          2.266     3.745    SW_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     3.869 r  LED_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.666     4.536    LED_OBUF[1]_inst_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.660 r  LED_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.660    LED_OBUF[1]_inst_i_2_n_0
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I0_O)      0.209     4.869 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.308     7.176    LED_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.722    10.898 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.898    LED[1]
    P20                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.805ns  (logic 5.273ns (48.803%)  route 5.532ns (51.197%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  SW_IBUF[1]_inst/O
                         net (fo=13, routed)          2.360     3.839    SW_IBUF[1]
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.963 r  LED_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.519     4.482    LED_OBUF[9]_inst_i_2_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.606 r  LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.652     7.258    LED_OBUF[9]
    Y19                  OBUF (Prop_obuf_I_O)         3.546    10.805 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.805    LED[9]
    Y19                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.588ns  (logic 5.666ns (53.515%)  route 4.922ns (46.485%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  SW_IBUF[1]_inst/O
                         net (fo=13, routed)          2.346     3.825    SW_IBUF[1]
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.949 r  LED_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.663     4.613    LED_OBUF[2]_inst_i_4_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I3_O)        0.124     4.737 r  LED_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.737    LED_OBUF[2]_inst_i_3_n_0
    SLICE_X42Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     4.951 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.912     6.862    LED_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.725    10.588 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.588    LED[2]
    R19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.122ns  (logic 5.667ns (55.992%)  route 4.455ns (44.008%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  SW_IBUF[1]_inst/O
                         net (fo=13, routed)          1.990     3.469    SW_IBUF[1]
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124     3.593 r  LED_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.154     3.747    LED_OBUF[0]_inst_i_4_n_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.871 r  LED_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.871    LED_OBUF[0]_inst_i_3_n_0
    SLICE_X43Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     4.088 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.310     6.398    LED_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.724    10.122 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.122    LED[0]
    N20                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            SS_CATHODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.916ns  (logic 5.453ns (54.986%)  route 4.464ns (45.014%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 f  SW_IBUF[10]_inst/O
                         net (fo=14, routed)          1.793     3.358    SS_CATHODE_OBUF[4]
    SLICE_X43Y41         LUT2 (Prop_lut2_I1_O)        0.152     3.510 r  SS_CATHODE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.671     6.181    SS_CATHODE_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.736     9.916 r  SS_CATHODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.916    SS_CATHODE[2]
    J18                                                               r  SS_CATHODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.833ns  (logic 5.240ns (53.287%)  route 4.593ns (46.713%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.015     3.462    SW_IBUF[0]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.124     3.586 r  LED_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.264     3.851    LED_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.975 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.313     6.288    LED_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         3.545     9.833 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.833    LED[6]
    V20                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.670ns (68.904%)  route 0.754ns (31.096%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  SW_IBUF[5]_inst/O
                         net (fo=10, routed)          0.333     0.618    SW_IBUF[5]
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.048     0.666 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.420     1.086    LED_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         1.337     2.423 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.423    LED[5]
    U13                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            SS_CATHODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.591ns (62.945%)  route 0.937ns (37.055%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  SW_IBUF[10]_inst/O
                         net (fo=14, routed)          0.509     0.841    SS_CATHODE_OBUF[4]
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.886 r  SS_CATHODE_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.428     1.314    SS_CATHODE_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         1.214     2.528 r  SS_CATHODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.528    SS_CATHODE[3]
    J15                                                               r  SS_CATHODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            SS_CATHODE[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.628ns (64.143%)  route 0.910ns (35.857%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  SW_IBUF[10]_inst/O
                         net (fo=14, routed)          0.910     1.242    SS_CATHODE_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         1.296     2.538 r  SS_CATHODE_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.538    SS_CATHODE[4]
    M17                                                               r  SS_CATHODE[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.559ns (59.844%)  route 1.046ns (40.156%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  SW_IBUF[11]_inst/O
                         net (fo=18, routed)          0.419     0.695    SW_IBUF[11]
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.740 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.627     1.367    LED_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         1.238     2.605 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.605    LED[3]
    T20                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            SS_CATHODE[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.625ns  (logic 1.543ns (58.781%)  route 1.082ns (41.219%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  SW_IBUF[11]_inst/O
                         net (fo=18, routed)          0.593     0.869    SW_IBUF[11]
    SLICE_X43Y41         LUT2 (Prop_lut2_I0_O)        0.045     0.914 r  SS_CATHODE_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.489     1.403    SS_CATHODE_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         1.222     2.625 r  SS_CATHODE_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.625    SS_CATHODE[5]
    J16                                                               r  SS_CATHODE[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.701ns (63.860%)  route 0.963ns (36.140%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  SW_IBUF[11]_inst/O
                         net (fo=18, routed)          0.522     0.798    SW_IBUF[11]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.045     0.843 r  LED_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.843    LED_OBUF[2]_inst_i_3_n_0
    SLICE_X42Y41         MUXF7 (Prop_muxf7_I1_O)      0.064     0.907 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.441     1.348    LED_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         1.316     2.663 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.663    LED[2]
    R19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.566ns (57.617%)  route 1.152ns (42.383%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  SW_IBUF[11]_inst/O
                         net (fo=18, routed)          0.525     0.801    SW_IBUF[11]
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.045     0.846 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.627     1.473    LED_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         1.245     2.719 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.719    LED[6]
    V20                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.601ns (58.312%)  route 1.145ns (41.688%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    T12                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           0.378     0.686    SW_IBUF[9]
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.731 r  LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.767     1.499    LED_OBUF[9]
    Y19                  OBUF (Prop_obuf_I_O)         1.247     2.746 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.746    LED[9]
    Y19                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            SS_CATHODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.777ns  (logic 1.639ns (59.007%)  route 1.138ns (40.993%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  SW_IBUF[10]_inst/O
                         net (fo=14, routed)          0.509     0.841    SS_CATHODE_OBUF[4]
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.886 r  SS_CATHODE_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.629     1.516    SS_CATHODE_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.262     2.777 r  SS_CATHODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.777    SS_CATHODE[0]
    K14                                                               r  SS_CATHODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.696ns (60.905%)  route 1.088ns (39.095%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  SW_IBUF[11]_inst/O
                         net (fo=18, routed)          0.464     0.740    SW_IBUF[11]
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.785 r  LED_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.785    LED_OBUF[1]_inst_i_2_n_0
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     0.847 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.625     1.471    LED_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.313     2.784 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.784    LED[1]
    P20                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





