Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0abecb33007547dbaa674c050bf8e53b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'SPRITE_ORIGIN_OFFSET_X' [C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/new/top.v:199]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'SPRITE_ORIGIN_OFFSET_Y' [C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/new/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'RASTER_X' [C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/new/top.v:202]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 9 for port 'RASTER_Y' [C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/new/top.v:203]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'SPRITE_ORIGIN_OFFSET_X' [C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/new/top.v:211]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'SPRITE_ORIGIN_OFFSET_Y' [C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/new/top.v:212]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'RASTER_X' [C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/new/top.v:214]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 9 for port 'RASTER_Y' [C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/new/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'SPRITE_ORIGIN_OFFSET_X' [C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/new/top.v:223]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'SPRITE_ORIGIN_OFFSET_Y' [C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/new/top.v:224]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'RASTER_X' [C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/new/top.v:226]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 9 for port 'RASTER_Y' [C:/Users/pearlstl/Documents/GitHub/lp_sprites/vga_project.srcs/sources_1/new/top.v:227]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.horizontal_counter
Compiling module xil_defaultlib.vertical_counter(BACKPORCH_Vend=...
Compiling module xil_defaultlib.lp_40x40_rom
Compiling module xil_defaultlib.sprite
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.25...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav
