$date
	Tue Nov 25 21:36:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 32 ! pc_o_pc_1 [31:0] $end
$var wire 32 " pc_o_pc_2 [31:0] $end
$var wire 32 # wb_ds1_o_data_rd [31:0] $end
$var wire 32 $ wb_ds2_o_data_rd [31:0] $end
$var reg 1 % d_clk $end
$var reg 1 & d_i_ce $end
$var reg 1 ' d_rst $end
$scope module d $end
$var wire 1 ( d_clk $end
$var wire 1 ) d_i_ce $end
$var wire 1 * d_rst $end
$var wire 5 + ds1_o_addr_rd [4:0] $end
$var wire 5 , ds1_o_addr_rs [4:0] $end
$var wire 5 - ds1_o_addr_rt [4:0] $end
$var wire 1 . ds1_o_alu_src $end
$var wire 1 / ds1_o_branch $end
$var wire 1 0 ds1_o_ce $end
$var wire 32 1 ds1_o_data_rs [31:0] $end
$var wire 32 2 ds1_o_data_rt [31:0] $end
$var wire 6 3 ds1_o_funct [5:0] $end
$var wire 16 4 ds1_o_imm [15:0] $end
$var wire 1 5 ds1_o_jal $end
$var wire 26 6 ds1_o_jal_addr [25:0] $end
$var wire 1 7 ds1_o_jr $end
$var wire 1 8 ds1_o_memtoreg $end
$var wire 1 9 ds1_o_memwrite $end
$var wire 6 : ds1_o_opcode [5:0] $end
$var wire 1 ; ds1_o_reg_dst $end
$var wire 1 < ds1_o_reg_write $end
$var wire 5 = ds2_o_addr_rd [4:0] $end
$var wire 5 > ds2_o_addr_rs [4:0] $end
$var wire 5 ? ds2_o_addr_rt [4:0] $end
$var wire 1 @ ds2_o_alu_src $end
$var wire 1 A ds2_o_branch $end
$var wire 1 B ds2_o_ce $end
$var wire 32 C ds2_o_data_rs [31:0] $end
$var wire 32 D ds2_o_data_rt [31:0] $end
$var wire 6 E ds2_o_funct [5:0] $end
$var wire 16 F ds2_o_imm [15:0] $end
$var wire 1 G ds2_o_jal $end
$var wire 26 H ds2_o_jal_addr [25:0] $end
$var wire 1 I ds2_o_jr $end
$var wire 1 J ds2_o_memtoreg $end
$var wire 1 K ds2_o_memwrite $end
$var wire 6 L ds2_o_opcode [5:0] $end
$var wire 1 M ds2_o_reg_dst $end
$var wire 1 N ds2_o_reg_write $end
$var wire 32 O es1_o_alu_pc [31:0] $end
$var wire 32 P es1_o_alu_value [31:0] $end
$var wire 1 Q es1_o_ce $end
$var wire 1 R es1_o_change_pc $end
$var wire 6 S es1_o_opcode [5:0] $end
$var wire 32 T es2_o_alu_pc [31:0] $end
$var wire 32 U es2_o_alu_value [31:0] $end
$var wire 1 V es2_o_ce $end
$var wire 1 W es2_o_change_pc $end
$var wire 6 X es2_o_opcode [5:0] $end
$var wire 2 Y forwarding1_1 [1:0] $end
$var wire 2 Z forwarding1_2 [1:0] $end
$var wire 1 [ forwarding1_stall $end
$var wire 2 \ forwarding2_1 [1:0] $end
$var wire 2 ] forwarding2_2 [1:0] $end
$var wire 1 ^ forwarding2_stall $end
$var wire 1 _ im_o_ce $end
$var wire 32 ` im_o_instr_1 [31:0] $end
$var wire 32 a im_o_instr_2 [31:0] $end
$var wire 32 b m_o_load_data_1 [31:0] $end
$var wire 32 c m_o_load_data_2 [31:0] $end
$var wire 5 d mx1_o_addr_rd [4:0] $end
$var wire 5 e mx2_o_addr_rd [4:0] $end
$var wire 32 f mx_es1_o_data_rs [31:0] $end
$var wire 32 g mx_es1_o_data_rt [31:0] $end
$var wire 32 h mx_es2_o_data_rs [31:0] $end
$var wire 32 i mx_es2_o_data_rt [31:0] $end
$var wire 1 j pc_ds1_o_change_pc $end
$var wire 32 k pc_ds1_o_pc [31:0] $end
$var wire 1 l pc_ds2_o_change_pc $end
$var wire 32 m pc_ds2_o_pc [31:0] $end
$var wire 1 n pc_o_ce $end
$var wire 32 o pc_o_pc_1 [31:0] $end
$var wire 32 p pc_o_pc_2 [31:0] $end
$var wire 32 q tl1_o_load_data [31:0] $end
$var wire 32 r tl2_o_load_data [31:0] $end
$var wire 32 s ts1_ms_o_data_store [31:0] $end
$var wire 4 t ts1_ms_o_mask [3:0] $end
$var wire 32 u ts2_ms_o_data_store [31:0] $end
$var wire 4 v ts2_ms_o_mask [3:0] $end
$var wire 32 w wb_ds1_o_data_rd [31:0] $end
$var wire 32 x wb_ds2_o_data_rd [31:0] $end
$var reg 5 y ds1_es1_o_addr_rd [4:0] $end
$var reg 5 z ds1_es1_o_addr_rs [4:0] $end
$var reg 5 { ds1_es1_o_addr_rt [4:0] $end
$var reg 1 | ds1_es1_o_alu_src $end
$var reg 1 } ds1_es1_o_branch $end
$var reg 1 ~ ds1_es1_o_ce $end
$var reg 32 !" ds1_es1_o_data_rs [31:0] $end
$var reg 32 "" ds1_es1_o_data_rt [31:0] $end
$var reg 6 #" ds1_es1_o_funct [5:0] $end
$var reg 16 $" ds1_es1_o_imm [15:0] $end
$var reg 1 %" ds1_es1_o_jal $end
$var reg 26 &" ds1_es1_o_jal_addr [25:0] $end
$var reg 1 '" ds1_es1_o_jr $end
$var reg 1 (" ds1_es1_o_memtoreg $end
$var reg 1 )" ds1_es1_o_memwrite $end
$var reg 6 *" ds1_es1_o_opcode [5:0] $end
$var reg 32 +" ds1_es1_o_pc [31:0] $end
$var reg 1 ," ds1_es1_o_reg_dst $end
$var reg 1 -" ds1_es1_o_reg_write $end
$var reg 5 ." ds2_es2_o_addr_rd [4:0] $end
$var reg 5 /" ds2_es2_o_addr_rs [4:0] $end
$var reg 5 0" ds2_es2_o_addr_rt [4:0] $end
$var reg 1 1" ds2_es2_o_alu_src $end
$var reg 1 2" ds2_es2_o_branch $end
$var reg 1 3" ds2_es2_o_ce $end
$var reg 32 4" ds2_es2_o_data_rs [31:0] $end
$var reg 32 5" ds2_es2_o_data_rt [31:0] $end
$var reg 6 6" ds2_es2_o_funct [5:0] $end
$var reg 16 7" ds2_es2_o_imm [15:0] $end
$var reg 1 8" ds2_es2_o_jal $end
$var reg 26 9" ds2_es2_o_jal_addr [25:0] $end
$var reg 1 :" ds2_es2_o_jr $end
$var reg 1 ;" ds2_es2_o_memtoreg $end
$var reg 1 <" ds2_es2_o_memwrite $end
$var reg 6 =" ds2_es2_o_opcode [5:0] $end
$var reg 32 >" ds2_es2_o_pc [31:0] $end
$var reg 1 ?" ds2_es2_o_reg_dst $end
$var reg 1 @" ds2_es2_o_reg_write $end
$var reg 32 A" es1_ctrl1_o_alu_pc [31:0] $end
$var reg 1 B" es1_ctrl1_o_change_pc $end
$var reg 5 C" es1_ms_o_addr_rd [4:0] $end
$var reg 32 D" es1_ms_o_alu_value [31:0] $end
$var reg 1 E" es1_ms_o_ce $end
$var reg 1 F" es1_ms_o_memtoreg $end
$var reg 1 G" es1_ms_o_memwrite $end
$var reg 1 H" es1_ms_o_regwrite $end
$var reg 6 I" es1_tl1_o_opcode [5:0] $end
$var reg 32 J" es2_ctrl2_o_alu_pc [31:0] $end
$var reg 1 K" es2_ctrl2_o_change_pc $end
$var reg 5 L" es2_ms_o_addr_rd [4:0] $end
$var reg 32 M" es2_ms_o_alu_value [31:0] $end
$var reg 1 N" es2_ms_o_ce $end
$var reg 1 O" es2_ms_o_memtoreg $end
$var reg 1 P" es2_ms_o_memwrite $end
$var reg 1 Q" es2_ms_o_regwrite $end
$var reg 6 R" es2_tl2_o_opcode [5:0] $end
$var reg 1 S" im_ds1_o_ce $end
$var reg 32 T" im_ds1_o_instr [31:0] $end
$var reg 32 U" im_ds1_o_pc [31:0] $end
$var reg 1 V" im_ds2_o_ce $end
$var reg 32 W" im_ds2_o_instr [31:0] $end
$var reg 32 X" im_ds2_o_pc [31:0] $end
$var reg 5 Y" ms_wb1_o_addr_rd [4:0] $end
$var reg 32 Z" ms_wb1_o_alu_value [31:0] $end
$var reg 32 [" ms_wb1_o_load_data [31:0] $end
$var reg 1 \" ms_wb1_o_memtoreg $end
$var reg 1 ]" ms_wb1_o_regwrite $end
$var reg 5 ^" ms_wb2_o_addr_rd [4:0] $end
$var reg 32 _" ms_wb2_o_alu_value [31:0] $end
$var reg 32 `" ms_wb2_o_load_data [31:0] $end
$var reg 1 a" ms_wb2_o_memtoreg $end
$var reg 1 b" ms_wb2_o_regwrite $end
$var reg 1 c" pc_im_o_ce $end
$var reg 32 d" pc_im_o_pc_1 [31:0] $end
$var reg 32 e" pc_im_o_pc_2 [31:0] $end
$scope module pc $end
$var wire 1 ) pc_i_ce $end
$var wire 1 j pc_i_change_pc_1 $end
$var wire 1 l pc_i_change_pc_2 $end
$var wire 1 ( pc_i_clk $end
$var wire 32 f" pc_i_pc_1 [31:0] $end
$var wire 32 g" pc_i_pc_2 [31:0] $end
$var wire 1 * pc_i_rst $end
$var reg 1 h" pc_o_ce $end
$var reg 32 i" pc_o_pc_1 [31:0] $end
$var reg 32 j" pc_o_pc_2 [31:0] $end
$var reg 32 k" temp_pc [31:0] $end
$var reg 32 l" temp_pc_1 [31:0] $end
$var reg 32 m" temp_pc_2 [31:0] $end
$upscope $end
$scope module im $end
$var wire 1 ( im_clk $end
$var wire 32 n" im_i_addr_1 [31:0] $end
$var wire 32 o" im_i_addr_2 [31:0] $end
$var wire 1 p" im_i_ce $end
$var wire 1 * im_rst $end
$var reg 1 q" im_o_ce $end
$var reg 32 r" im_o_instr_1 [31:0] $end
$var reg 32 s" im_o_instr_2 [31:0] $end
$upscope $end
$scope module ds1 $end
$var wire 5 t" ds_i_addr_rd [4:0] $end
$var wire 1 u" ds_i_ce $end
$var wire 1 ( ds_i_clk $end
$var wire 32 v" ds_i_data_rd [31:0] $end
$var wire 32 w" ds_i_instr [31:0] $end
$var wire 1 x" ds_i_reg_write $end
$var wire 1 * ds_i_rst $end
$var wire 5 y" ds_o_addr_rd [4:0] $end
$var wire 5 z" ds_o_addr_rs [4:0] $end
$var wire 5 {" ds_o_addr_rt [4:0] $end
$var wire 1 . ds_o_alu_src $end
$var wire 1 / ds_o_branch $end
$var wire 1 0 ds_o_ce $end
$var wire 32 |" ds_o_data_rs [31:0] $end
$var wire 32 }" ds_o_data_rt [31:0] $end
$var wire 6 ~" ds_o_funct [5:0] $end
$var wire 16 !# ds_o_imm [15:0] $end
$var wire 1 5 ds_o_jal $end
$var wire 26 "# ds_o_jal_addr [25:0] $end
$var wire 1 7 ds_o_jr $end
$var wire 1 8 ds_o_memtoreg $end
$var wire 1 9 ds_o_memwrite $end
$var wire 6 ## ds_o_opcode [5:0] $end
$var wire 1 ; ds_o_reg_dst $end
$var wire 1 < ds_o_reg_write $end
$scope module d $end
$var wire 1 u" d_i_ce $end
$var wire 6 $# d_i_funct [5:0] $end
$var wire 32 %# d_i_instr [31:0] $end
$var wire 6 &# d_i_opcode [5:0] $end
$var wire 6 '# funct [5:0] $end
$var wire 1 (# funct_jr $end
$var wire 16 )# imm [15:0] $end
$var wire 1 *# op_addi $end
$var wire 1 +# op_addiu $end
$var wire 1 ,# op_andi $end
$var wire 1 -# op_beq $end
$var wire 1 .# op_bne $end
$var wire 1 /# op_jal $end
$var wire 1 0# op_load $end
$var wire 1 1# op_ori $end
$var wire 1 2# op_rtype $end
$var wire 1 3# op_slti $end
$var wire 1 4# op_sltiu $end
$var wire 1 5# op_store $end
$var wire 6 6# opcode [5:0] $end
$var wire 5 7# rd [4:0] $end
$var wire 5 8# rs [4:0] $end
$var wire 5 9# rt [4:0] $end
$var wire 26 :# temp_jal [25:0] $end
$var reg 5 ;# d_o_addr_rd [4:0] $end
$var reg 5 <# d_o_addr_rs [4:0] $end
$var reg 5 =# d_o_addr_rt [4:0] $end
$var reg 1 ># d_o_alu_src $end
$var reg 1 ?# d_o_branch $end
$var reg 1 @# d_o_ce $end
$var reg 6 A# d_o_funct [5:0] $end
$var reg 16 B# d_o_imm [15:0] $end
$var reg 1 C# d_o_jal $end
$var reg 26 D# d_o_jal_addr [25:0] $end
$var reg 1 E# d_o_jr $end
$var reg 1 F# d_o_memtoreg $end
$var reg 1 G# d_o_memwrite $end
$var reg 6 H# d_o_opcode [5:0] $end
$var reg 1 I# d_o_reg_dst $end
$var reg 1 J# d_o_reg_wr $end
$upscope $end
$scope module r_eg $end
$var wire 1 ( r_clk $end
$var wire 5 K# r_i_addr_rd [4:0] $end
$var wire 5 L# r_i_addr_rs [4:0] $end
$var wire 5 M# r_i_addr_rt [4:0] $end
$var wire 32 N# r_i_data_rd [31:0] $end
$var wire 32 O# r_o_data_rs [31:0] $end
$var wire 32 P# r_o_data_rt [31:0] $end
$var wire 1 * r_rst $end
$var wire 1 x" r_wr_en $end
$var integer 32 Q# i [31:0] $end
$upscope $end
$upscope $end
$scope module ds2 $end
$var wire 5 R# ds_i_addr_rd [4:0] $end
$var wire 1 S# ds_i_ce $end
$var wire 1 ( ds_i_clk $end
$var wire 32 T# ds_i_data_rd [31:0] $end
$var wire 32 U# ds_i_instr [31:0] $end
$var wire 1 V# ds_i_reg_write $end
$var wire 1 * ds_i_rst $end
$var wire 5 W# ds_o_addr_rd [4:0] $end
$var wire 5 X# ds_o_addr_rs [4:0] $end
$var wire 5 Y# ds_o_addr_rt [4:0] $end
$var wire 1 @ ds_o_alu_src $end
$var wire 1 A ds_o_branch $end
$var wire 1 B ds_o_ce $end
$var wire 32 Z# ds_o_data_rs [31:0] $end
$var wire 32 [# ds_o_data_rt [31:0] $end
$var wire 6 \# ds_o_funct [5:0] $end
$var wire 16 ]# ds_o_imm [15:0] $end
$var wire 1 G ds_o_jal $end
$var wire 26 ^# ds_o_jal_addr [25:0] $end
$var wire 1 I ds_o_jr $end
$var wire 1 J ds_o_memtoreg $end
$var wire 1 K ds_o_memwrite $end
$var wire 6 _# ds_o_opcode [5:0] $end
$var wire 1 M ds_o_reg_dst $end
$var wire 1 N ds_o_reg_write $end
$scope module d $end
$var wire 1 S# d_i_ce $end
$var wire 6 `# d_i_funct [5:0] $end
$var wire 32 a# d_i_instr [31:0] $end
$var wire 6 b# d_i_opcode [5:0] $end
$var wire 6 c# funct [5:0] $end
$var wire 1 d# funct_jr $end
$var wire 16 e# imm [15:0] $end
$var wire 1 f# op_addi $end
$var wire 1 g# op_addiu $end
$var wire 1 h# op_andi $end
$var wire 1 i# op_beq $end
$var wire 1 j# op_bne $end
$var wire 1 k# op_jal $end
$var wire 1 l# op_load $end
$var wire 1 m# op_ori $end
$var wire 1 n# op_rtype $end
$var wire 1 o# op_slti $end
$var wire 1 p# op_sltiu $end
$var wire 1 q# op_store $end
$var wire 6 r# opcode [5:0] $end
$var wire 5 s# rd [4:0] $end
$var wire 5 t# rs [4:0] $end
$var wire 5 u# rt [4:0] $end
$var wire 26 v# temp_jal [25:0] $end
$var reg 5 w# d_o_addr_rd [4:0] $end
$var reg 5 x# d_o_addr_rs [4:0] $end
$var reg 5 y# d_o_addr_rt [4:0] $end
$var reg 1 z# d_o_alu_src $end
$var reg 1 {# d_o_branch $end
$var reg 1 |# d_o_ce $end
$var reg 6 }# d_o_funct [5:0] $end
$var reg 16 ~# d_o_imm [15:0] $end
$var reg 1 !$ d_o_jal $end
$var reg 26 "$ d_o_jal_addr [25:0] $end
$var reg 1 #$ d_o_jr $end
$var reg 1 $$ d_o_memtoreg $end
$var reg 1 %$ d_o_memwrite $end
$var reg 6 &$ d_o_opcode [5:0] $end
$var reg 1 '$ d_o_reg_dst $end
$var reg 1 ($ d_o_reg_wr $end
$upscope $end
$scope module r_eg $end
$var wire 1 ( r_clk $end
$var wire 5 )$ r_i_addr_rd [4:0] $end
$var wire 5 *$ r_i_addr_rs [4:0] $end
$var wire 5 +$ r_i_addr_rt [4:0] $end
$var wire 32 ,$ r_i_data_rd [31:0] $end
$var wire 32 -$ r_o_data_rs [31:0] $end
$var wire 32 .$ r_o_data_rt [31:0] $end
$var wire 1 * r_rst $end
$var wire 1 V# r_wr_en $end
$var integer 32 /$ i [31:0] $end
$upscope $end
$upscope $end
$scope module ch1 $end
$var wire 1 / i_branch $end
$var wire 32 0$ i_data_r1 [31:0] $end
$var wire 32 1$ i_data_r2 [31:0] $end
$var wire 1 2$ i_es_o_change_pc $end
$var wire 32 3$ i_es_o_pc [31:0] $end
$var wire 16 4$ i_imm [15:0] $end
$var wire 6 5$ i_opcode [5:0] $end
$var wire 32 6$ i_pc [31:0] $end
$var wire 32 7$ o_imm [31:0] $end
$var reg 1 8$ o_compare $end
$var reg 32 9$ o_pc [31:0] $end
$upscope $end
$scope module ch2 $end
$var wire 1 A i_branch $end
$var wire 32 :$ i_data_r1 [31:0] $end
$var wire 32 ;$ i_data_r2 [31:0] $end
$var wire 1 <$ i_es_o_change_pc $end
$var wire 32 =$ i_es_o_pc [31:0] $end
$var wire 16 >$ i_imm [15:0] $end
$var wire 6 ?$ i_opcode [5:0] $end
$var wire 32 @$ i_pc [31:0] $end
$var wire 32 A$ o_imm [31:0] $end
$var reg 1 B$ o_compare $end
$var reg 32 C$ o_pc [31:0] $end
$upscope $end
$scope module m1 $end
$var wire 5 D$ mx_i_addr_rd [4:0] $end
$var wire 5 E$ mx_i_addr_rt [4:0] $end
$var wire 1 F$ mx_i_reg_dst $end
$var wire 5 G$ mx_o_addr_rd [4:0] $end
$upscope $end
$scope module m2 $end
$var wire 5 H$ mx_i_addr_rd [4:0] $end
$var wire 5 I$ mx_i_addr_rt [4:0] $end
$var wire 1 J$ mx_i_reg_dst $end
$var wire 5 K$ mx_o_addr_rd [4:0] $end
$upscope $end
$scope module mux1 $end
$var wire 32 L$ alu_value [31:0] $end
$var wire 32 M$ data [31:0] $end
$var wire 32 N$ data_out [31:0] $end
$var wire 2 O$ forwarding [1:0] $end
$var wire 32 P$ write_back_data [31:0] $end
$upscope $end
$scope module mux2 $end
$var wire 32 Q$ alu_value [31:0] $end
$var wire 32 R$ data [31:0] $end
$var wire 32 S$ data_out [31:0] $end
$var wire 2 T$ forwarding [1:0] $end
$var wire 32 U$ write_back_data [31:0] $end
$upscope $end
$scope module mux3 $end
$var wire 32 V$ alu_value [31:0] $end
$var wire 32 W$ data [31:0] $end
$var wire 32 X$ data_out [31:0] $end
$var wire 2 Y$ forwarding [1:0] $end
$var wire 32 Z$ write_back_data [31:0] $end
$upscope $end
$scope module mux4 $end
$var wire 32 [$ alu_value [31:0] $end
$var wire 32 \$ data [31:0] $end
$var wire 32 ]$ data_out [31:0] $end
$var wire 2 ^$ forwarding [1:0] $end
$var wire 32 _$ write_back_data [31:0] $end
$upscope $end
$scope module es1 $end
$var wire 5 `$ alu_control [4:0] $end
$var wire 32 a$ alu_pc [31:0] $end
$var wire 32 b$ alu_value [31:0] $end
$var wire 1 c$ change_pc $end
$var wire 6 d$ es_i_alu_funct [5:0] $end
$var wire 6 e$ es_i_alu_op [5:0] $end
$var wire 1 f$ es_i_alu_src $end
$var wire 1 g$ es_i_ce $end
$var wire 32 h$ es_i_data_rs [31:0] $end
$var wire 32 i$ es_i_data_rt [31:0] $end
$var wire 16 j$ es_i_imm [15:0] $end
$var wire 1 k$ es_i_jal $end
$var wire 26 l$ es_i_jal_addr [25:0] $end
$var wire 1 m$ es_i_jr $end
$var wire 32 n$ es_i_pc [31:0] $end
$var wire 32 o$ es_o_alu_pc [31:0] $end
$var wire 1 R es_o_change_pc $end
$var wire 1 p$ take_jal $end
$var wire 1 q$ take_jr $end
$var wire 32 r$ temp_alu_value [31:0] $end
$var wire 1 s$ temp_jal_change_pc $end
$var wire 32 t$ temp_pc [31:0] $end
$var wire 32 u$ temp_ra [31:0] $end
$var reg 32 v$ es_o_alu_value [31:0] $end
$var reg 1 w$ es_o_ce $end
$var reg 6 x$ es_o_opcode [5:0] $end
$scope module ac $end
$var wire 6 y$ ac_i_funct [5:0] $end
$var wire 6 z$ ac_i_opcode [5:0] $end
$var reg 5 {$ ac_o_control [4:0] $end
$upscope $end
$scope module a $end
$var wire 1 f$ a_i_alu_src $end
$var wire 32 |$ a_i_data_rs [31:0] $end
$var wire 32 }$ a_i_data_rt [31:0] $end
$var wire 5 ~$ a_i_funct [4:0] $end
$var wire 16 !% a_i_imm [15:0] $end
$var wire 32 "% a_i_pc [31:0] $end
$var wire 32 #% a_imm [31:0] $end
$var wire 32 $% a_o_data_2 [31:0] $end
$var wire 1 %% funct_add $end
$var wire 1 &% funct_addu $end
$var wire 1 '% funct_and $end
$var wire 1 (% funct_eq $end
$var wire 1 )% funct_ge $end
$var wire 1 *% funct_geu $end
$var wire 1 +% funct_jr $end
$var wire 1 ,% funct_lui $end
$var wire 1 -% funct_neq $end
$var wire 1 .% funct_nor $end
$var wire 1 /% funct_or $end
$var wire 1 0% funct_sll $end
$var wire 1 1% funct_slt $end
$var wire 1 2% funct_sltu $end
$var wire 1 3% funct_sra $end
$var wire 1 4% funct_srl $end
$var wire 1 5% funct_sub $end
$var wire 1 6% funct_subu $end
$var reg 1 7% a_o_change_pc $end
$var reg 32 8% alu_pc [31:0] $end
$var reg 32 9% alu_value [31:0] $end
$upscope $end
$scope module tj $end
$var wire 32 :% temp_jumpaddr [31:0] $end
$var wire 1 k$ tj_i_jal $end
$var wire 26 ;% tj_i_jal_addr [25:0] $end
$var wire 32 <% tj_i_pc [31:0] $end
$var reg 1 =% tj_o_change_pc $end
$var reg 32 >% tj_o_pc [31:0] $end
$var reg 32 ?% tj_o_ra [31:0] $end
$upscope $end
$upscope $end
$scope module es2 $end
$var wire 5 @% alu_control [4:0] $end
$var wire 32 A% alu_pc [31:0] $end
$var wire 32 B% alu_value [31:0] $end
$var wire 1 C% change_pc $end
$var wire 6 D% es_i_alu_funct [5:0] $end
$var wire 6 E% es_i_alu_op [5:0] $end
$var wire 1 F% es_i_alu_src $end
$var wire 1 G% es_i_ce $end
$var wire 32 H% es_i_data_rs [31:0] $end
$var wire 32 I% es_i_data_rt [31:0] $end
$var wire 16 J% es_i_imm [15:0] $end
$var wire 1 K% es_i_jal $end
$var wire 26 L% es_i_jal_addr [25:0] $end
$var wire 1 M% es_i_jr $end
$var wire 32 N% es_i_pc [31:0] $end
$var wire 32 O% es_o_alu_pc [31:0] $end
$var wire 1 W es_o_change_pc $end
$var wire 1 P% take_jal $end
$var wire 1 Q% take_jr $end
$var wire 32 R% temp_alu_value [31:0] $end
$var wire 1 S% temp_jal_change_pc $end
$var wire 32 T% temp_pc [31:0] $end
$var wire 32 U% temp_ra [31:0] $end
$var reg 32 V% es_o_alu_value [31:0] $end
$var reg 1 W% es_o_ce $end
$var reg 6 X% es_o_opcode [5:0] $end
$scope module ac $end
$var wire 6 Y% ac_i_funct [5:0] $end
$var wire 6 Z% ac_i_opcode [5:0] $end
$var reg 5 [% ac_o_control [4:0] $end
$upscope $end
$scope module a $end
$var wire 1 F% a_i_alu_src $end
$var wire 32 \% a_i_data_rs [31:0] $end
$var wire 32 ]% a_i_data_rt [31:0] $end
$var wire 5 ^% a_i_funct [4:0] $end
$var wire 16 _% a_i_imm [15:0] $end
$var wire 32 `% a_i_pc [31:0] $end
$var wire 32 a% a_imm [31:0] $end
$var wire 32 b% a_o_data_2 [31:0] $end
$var wire 1 c% funct_add $end
$var wire 1 d% funct_addu $end
$var wire 1 e% funct_and $end
$var wire 1 f% funct_eq $end
$var wire 1 g% funct_ge $end
$var wire 1 h% funct_geu $end
$var wire 1 i% funct_jr $end
$var wire 1 j% funct_lui $end
$var wire 1 k% funct_neq $end
$var wire 1 l% funct_nor $end
$var wire 1 m% funct_or $end
$var wire 1 n% funct_sll $end
$var wire 1 o% funct_slt $end
$var wire 1 p% funct_sltu $end
$var wire 1 q% funct_sra $end
$var wire 1 r% funct_srl $end
$var wire 1 s% funct_sub $end
$var wire 1 t% funct_subu $end
$var reg 1 u% a_o_change_pc $end
$var reg 32 v% alu_pc [31:0] $end
$var reg 32 w% alu_value [31:0] $end
$upscope $end
$scope module tj $end
$var wire 32 x% temp_jumpaddr [31:0] $end
$var wire 1 K% tj_i_jal $end
$var wire 26 y% tj_i_jal_addr [25:0] $end
$var wire 32 z% tj_i_pc [31:0] $end
$var reg 1 {% tj_o_change_pc $end
$var reg 32 |% tj_o_pc [31:0] $end
$var reg 32 }% tj_o_ra [31:0] $end
$upscope $end
$upscope $end
$scope module ts1 $end
$var wire 6 ~% ts_i_opcode [5:0] $end
$var wire 32 !& ts_i_store_data [31:0] $end
$var reg 32 "& ts_o_store_data [31:0] $end
$var reg 4 #& ts_o_store_mask [3:0] $end
$upscope $end
$scope module ts2 $end
$var wire 6 $& ts_i_opcode [5:0] $end
$var wire 32 %& ts_i_store_data [31:0] $end
$var reg 32 && ts_o_store_data [31:0] $end
$var reg 4 '& ts_o_store_mask [3:0] $end
$upscope $end
$scope module m $end
$var wire 1 ( m_clk $end
$var wire 32 (& m_i_alu_value_1 [31:0] $end
$var wire 32 )& m_i_alu_value_2 [31:0] $end
$var wire 1 *& m_i_ce_1 $end
$var wire 1 +& m_i_ce_2 $end
$var wire 32 ,& m_i_data_rs_1 [31:0] $end
$var wire 32 -& m_i_data_rs_2 [31:0] $end
$var wire 4 .& m_i_mask_1 [3:0] $end
$var wire 4 /& m_i_mask_2 [3:0] $end
$var wire 1 0& m_i_wr_en_1 $end
$var wire 1 0& m_i_wr_en_2 $end
$var wire 32 1& m_o_load_data_1 [31:0] $end
$var wire 32 2& m_o_load_data_2 [31:0] $end
$var wire 1 * m_rst $end
$var integer 32 3& i [31:0] $end
$upscope $end
$scope module tl1 $end
$var wire 32 4& tl_i_load_data [31:0] $end
$var wire 6 5& tl_i_opcode [5:0] $end
$var reg 32 6& tl_o_load_data [31:0] $end
$upscope $end
$scope module tl2 $end
$var wire 32 7& tl_i_load_data [31:0] $end
$var wire 6 8& tl_i_opcode [5:0] $end
$var reg 32 9& tl_o_load_data [31:0] $end
$upscope $end
$scope module f1 $end
$var wire 5 :& ds_es_i_addr_rs1 [4:0] $end
$var wire 5 ;& ds_es_i_addr_rs2 [4:0] $end
$var wire 6 <& ds_es_i_opcode [5:0] $end
$var wire 1 =& ds_es_op_load $end
$var wire 5 >& es_ms_i_addr_rd [4:0] $end
$var wire 1 ?& es_ms_i_regwrite $end
$var wire 5 @& ms_wb_i_addr_rd [4:0] $end
$var wire 1 x" ms_wb_i_regwrite $end
$var reg 2 A& f_o_control_rs1 [1:0] $end
$var reg 2 B& f_o_control_rs2 [1:0] $end
$var reg 1 C& f_o_stall $end
$upscope $end
$scope module f2 $end
$var wire 5 D& ds_es_i_addr_rs1 [4:0] $end
$var wire 5 E& ds_es_i_addr_rs2 [4:0] $end
$var wire 6 F& ds_es_i_opcode [5:0] $end
$var wire 1 G& ds_es_op_load $end
$var wire 5 H& es_ms_i_addr_rd [4:0] $end
$var wire 1 I& es_ms_i_regwrite $end
$var wire 5 J& ms_wb_i_addr_rd [4:0] $end
$var wire 1 V# ms_wb_i_regwrite $end
$var reg 2 K& f_o_control_rs1 [1:0] $end
$var reg 2 L& f_o_control_rs2 [1:0] $end
$var reg 1 M& f_o_stall $end
$upscope $end
$upscope $end
$scope task reset $end
$var integer 32 N& counter [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 N&
0M&
b0 L&
b0 K&
b0 J&
0I&
b0 H&
0G&
b0 F&
b0 E&
b0 D&
0C&
b0 B&
b0 A&
b0 @&
0?&
b0 >&
0=&
b0 <&
b0 ;&
b0 :&
b0 9&
b0 8&
b0 7&
b0 6&
b0 5&
b0 4&
b100000 3&
b0 2&
b0 1&
00&
b0 /&
b0 .&
b0 -&
b0 ,&
0+&
0*&
b0 )&
b0 (&
b0 '&
b0 &&
b0 %&
b0 $&
b0 #&
b0 "&
b0 !&
b0 ~%
b0 }%
b0 |%
0{%
b0 z%
b0 y%
b0 x%
b0 w%
b0 v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
1n%
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
b0 b%
b0 a%
b0 `%
b0 _%
b111 ^%
b0 ]%
b0 \%
b111 [%
b0 Z%
b0 Y%
b0 X%
0W%
b0 V%
b0 U%
b0 T%
0S%
b0 R%
0Q%
0P%
b0 O%
b0 N%
0M%
b0 L%
0K%
b0 J%
b0 I%
b0 H%
0G%
0F%
b0 E%
b0 D%
0C%
b0 B%
b0 A%
b111 @%
b0 ?%
b0 >%
0=%
b0 <%
b0 ;%
b0 :%
b0 9%
b0 8%
07%
06%
05%
04%
03%
02%
01%
10%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
b0 $%
b0 #%
b0 "%
b0 !%
b111 ~$
b0 }$
b0 |$
b111 {$
b0 z$
b0 y$
b0 x$
0w$
b0 v$
b0 u$
b0 t$
0s$
b0 r$
0q$
0p$
b0 o$
b0 n$
0m$
b0 l$
0k$
b0 j$
b0 i$
b0 h$
0g$
0f$
b0 e$
b0 d$
0c$
b0 b$
b0 a$
b111 `$
b0 _$
b0 ^$
b0 ]$
b0 \$
b0 [$
b0 Z$
b0 Y$
b0 X$
b0 W$
b0 V$
b0 U$
b0 T$
b0 S$
b0 R$
b0 Q$
b0 P$
b0 O$
b0 N$
b0 M$
b0 L$
b0 K$
0J$
b0 I$
b0 H$
b0 G$
0F$
b0 E$
b0 D$
b0 C$
0B$
b0 A$
b0 @$
b0 ?$
b0 >$
b0 =$
0<$
b0 ;$
b0 :$
b0 9$
08$
b0 7$
b0 6$
b0 5$
b0 4$
b0 3$
02$
b0 1$
b0 0$
b100000 /$
b0 .$
b0 -$
b0 ,$
b0 +$
b0 *$
b0 )$
0($
0'$
b0 &$
0%$
0$$
0#$
b0 "$
0!$
b0 ~#
b0 }#
0|#
0{#
0z#
b0 y#
b0 x#
b0 w#
b0 v#
b0 u#
b0 t#
b0 s#
b0 r#
0q#
0p#
0o#
1n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
b0 e#
0d#
b0 c#
b0 b#
b0 a#
b0 `#
b0 _#
b0 ^#
b0 ]#
b0 \#
b0 [#
b0 Z#
b0 Y#
b0 X#
b0 W#
0V#
b0 U#
b0 T#
0S#
b0 R#
b100000 Q#
b0 P#
b0 O#
b0 N#
b0 M#
b0 L#
b0 K#
0J#
0I#
b0 H#
0G#
0F#
0E#
b0 D#
0C#
b0 B#
b0 A#
0@#
0?#
0>#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 7#
b0 6#
05#
04#
03#
12#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
b0 )#
0(#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
0x"
b0 w"
b0 v"
0u"
b0 t"
b0 s"
b0 r"
0q"
0p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
0h"
b0 g"
b0 f"
b0 e"
b0 d"
0c"
0b"
0a"
b0 `"
b0 _"
b0 ^"
0]"
0\"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
0V"
b0 U"
b0 T"
0S"
b0 R"
0Q"
0P"
0O"
0N"
b0 M"
b0 L"
0K"
b0 J"
b0 I"
0H"
0G"
0F"
0E"
b0 D"
b0 C"
0B"
b0 A"
0@"
0?"
b0 >"
b0 ="
0<"
0;"
0:"
b0 9"
08"
b0 7"
b0 6"
b0 5"
b0 4"
03"
02"
01"
b0 0"
b0 /"
b0 ."
0-"
0,"
b0 +"
b0 *"
0)"
0("
0'"
b0 &"
0%"
b0 $"
b0 #"
b0 ""
b0 !"
0~
0}
0|
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
0n
b0 m
0l
b0 k
0j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
0_
0^
b0 ]
b0 \
0[
b0 Z
b0 Y
b0 X
0W
0V
b0 U
b0 T
b0 S
0R
0Q
b0 P
b0 O
0N
0M
b0 L
0K
0J
0I
b0 H
0G
b0 F
b0 E
b0 D
b0 C
0B
0A
0@
b0 ?
b0 >
b0 =
0<
0;
b0 :
09
08
07
b0 6
05
b0 4
b0 3
b0 2
b0 1
00
0/
0.
b0 -
b0 ,
b0 +
0*
x)
0(
0'
x&
0%
b0 $
b0 #
b0 "
b0 !
$end
#5
1%
1(
#10
b100000 3&
b100000 /$
b100000 Q#
0%
0(
#15
1'
1*
1%
1(
#20
0%
0(
#25
b1000 k"
b100 j"
b100 "
b100 p
1h"
1n
1&
1)
1%
1(
#30
0%
0(
#35
b10000 k"
b1100 j"
b1100 "
b1100 p
b1000 i"
b1000 !
b1000 o
b100 m"
b100 e"
b100 o"
1c"
1p"
1%
1(
#40
0%
0(
#45
b100 X"
b100 @$
b1100 e"
b1100 o"
b1000 d"
b1000 n"
b11001000010100000100000 s"
b11001000010100000100000 a
b1000000001100000100000 r"
b1000000001100000100000 `
1q"
1_
b11000 k"
b10100 j"
b10100 "
b10100 p
b10000 i"
b10000 !
b10000 o
b1100 m"
b1000 l"
1%
1(
#50
0%
0(
#55
b100000 A#
b100000 3
b100000 ~"
b11 ;#
b11 +
b11 y"
b1 <#
b1 1
b1 |"
b1 O#
b1 0$
b1 ,
b1 z"
b1 L#
b100000 }#
b100000 E
b100000 \#
b101 w#
b101 =
b101 W#
b100 y#
b100 D
b100 [#
b100 .$
b100 ;$
b100 ?
b100 Y#
b100 +$
b11 x#
b11 C
b11 Z#
b11 -$
b11 :$
b11 >
b11 X#
b11 *$
b100000 $#
b1 8#
b11 7#
b1100000100000 )#
b100000 '#
b1000000001100000100000 :#
1I#
1;
1J#
1<
1@#
10
b100000 `#
b11 t#
b100 u#
b101 s#
b10100000100000 e#
b100000 c#
b11001000010100000100000 v#
1'$
1M
1($
1N
1|#
1B
b100000 k"
b11100 j"
b11100 "
b11100 p
b11000 i"
b11000 !
b11000 o
b10100 m"
b10000 l"
bx s"
bx a
b100001010001000000100000 r"
b100001010001000000100000 `
b10100 e"
b10100 o"
b10000 d"
b10000 n"
b1000000001100000100000 T"
b1000000001100000100000 w"
b1000000001100000100000 %#
b1000 U"
b1000 6$
1S"
1u"
b11001000010100000100000 W"
b11001000010100000100000 U#
b11001000010100000100000 a#
b1100 X"
b1100 @$
1V"
1S#
b100 >"
b100 N%
b100 `%
b100 z%
1%
1(
#60
0%
0(
#65
b100 i
b100 ]$
b111 V%
b111 U
b11 h
b11 X$
b1 v$
b1 P
b1 f
b1 N$
b111 R%
b1 r$
b0 }#
b0 E
b0 \#
b0 w#
b0 =
b0 W#
b0 y#
b0 D
b0 [#
b0 .$
b0 ;$
b0 ?
b0 Y#
b0 +$
b0 x#
b0 C
b0 Z#
b0 -$
b0 :$
b0 >
b0 X#
b0 *$
0'$
0M
0($
0N
0|#
0B
b101 =#
b101 2
b101 }"
b101 P#
b101 1$
b101 -
b101 {"
b101 M#
b100000 A#
b100000 3
b100000 ~"
b10 ;#
b10 +
b10 y"
b100 <#
b100 1
b100 |"
b100 O#
b100 0$
b100 ,
b100 z"
b100 L#
1I#
1;
1J#
1<
1@#
10
b101 e
b101 K$
b100 b%
b111 w%
b111 B%
b0 [%
1c%
0n%
b0 @%
b0 ^%
1W%
1V
b11 d
b11 G$
b1 9%
b1 b$
b0 {$
1%%
00%
b0 `$
b0 ~$
1w$
1Q
xd#
bx `#
xi#
xj#
xm#
xk#
xh#
xf#
xo#
xn#
xg#
xp#
xl#
xq#
bx b#
bx t#
bx u#
bx s#
bx e#
bx c#
bx r#
bx v#
b100 8#
b101 9#
b10 7#
b1000000100000 )#
b100001010001000000100000 :#
1@"
1?"
1J$
b100 0"
b100 I$
b100 E&
b11 /"
b11 D&
b100 5"
b100 \$
b100 I%
b100 ]%
b11 4"
b11 W$
b11 H%
b11 \%
b11 %&
b101 ."
b101 H$
b100000 6"
b100000 D%
b100000 Y%
b1100 >"
b1100 N%
b1100 `%
b1100 z%
13"
1G%
1-"
1,"
1F$
b1 z
b1 :&
b1 !"
b1 M$
b1 h$
b1 |$
b1 !&
b11 y
b11 D$
b100000 #"
b100000 d$
b100000 y$
b1000 +"
b1000 n$
b1000 "%
b1000 <%
1~
1g$
bx W"
bx U#
bx a#
b10100 X"
b10100 @$
b100001010001000000100000 T"
b100001010001000000100000 w"
b100001010001000000100000 %#
b10000 U"
b10000 6$
b11100 e"
b11100 o"
b11000 d"
b11000 n"
bx r"
bx `
b101000 k"
b100100 j"
b100100 "
b100100 p
b100000 i"
b100000 !
b100000 o
b11100 m"
b11000 l"
1%
1(
#70
0%
0(
#75
b101 g
b101 S$
b1001 v$
b1001 P
1w$
1Q
b100 f
b100 N$
b0 i
b0 ]$
b0 h
b0 X$
b0 A#
b0 3
b0 ~"
b0 ;#
b0 +
b0 y"
b0 =#
b0 2
b0 }"
b0 P#
b0 1$
b0 -
b0 {"
b0 M#
b0 <#
b0 1
b0 |"
b0 O#
b0 0$
b0 ,
b0 z"
b0 L#
0I#
0;
0J#
0<
0@#
00
b1001 r$
b0 R%
x(#
bx $#
x-#
x.#
x1#
x/#
x,#
x*#
x3#
x2#
x+#
x4#
x0#
x5#
bx &#
bx 8#
bx 9#
bx 7#
bx )#
bx '#
bx 6#
bx :#
b101 $%
b1001 9%
b1001 b$
b10 d
b10 G$
b0 b%
b0 w%
b0 B%
b0 e
b0 K$
b111 [%
0c%
1n%
b111 @%
b111 ^%
b0 V%
b0 U
0W%
0V
b110000 k"
b101100 j"
b101100 "
b101100 p
b101000 i"
b101000 !
b101000 o
b100100 m"
b100000 l"
b100100 e"
b100100 o"
b100000 d"
b100000 n"
bx T"
bx w"
bx %#
b11000 U"
b11000 6$
b11100 X"
b11100 @$
b101 {
b101 E$
b101 ;&
b100 z
b100 :&
b101 ""
b101 R$
b101 i$
b101 }$
b100 !"
b100 M$
b100 h$
b100 |$
b100 !&
b10 y
b10 D$
b10000 +"
b10000 n$
b10000 "%
b10000 <%
0@"
0?"
0J$
b0 0"
b0 I$
b0 E&
b0 /"
b0 D&
b0 5"
b0 \$
b0 I%
b0 ]%
b0 4"
b0 W$
b0 H%
b0 \%
b0 %&
b0 ."
b0 H$
b0 6"
b0 D%
b0 Y%
b10100 >"
b10100 N%
b10100 `%
b10100 z%
03"
0G%
1H"
1?&
b1 D"
b1 L$
b1 Q$
b1 (&
b1 b
b1 1&
b1 4&
b11 C"
b11 >&
1E"
1*&
1Q"
1I&
b111 M"
b111 V$
b111 [$
b111 )&
b111 c
b111 2&
b111 7&
b101 L"
b101 H&
1N"
1+&
1%
1(
#80
0%
0(
#85
b0 g
b0 S$
b0 f
b0 N$
b0 r$
b111 $
b111 x
b111 T#
b111 ,$
b111 Z$
b111 _$
b1 #
b1 w
b1 v"
b1 N#
b1 P$
b1 U$
b0 $%
b0 9%
b0 b$
b0 d
b0 G$
b111 {$
0%%
10%
b111 `$
b111 ~$
b0 v$
b0 P
0w$
0Q
b111 _"
b1 Z"
1b"
1V#
1]"
1x"
b101 ^"
b101 R#
b101 )$
b101 J&
b11 Y"
b11 t"
b11 K#
b11 @&
0Q"
0I&
b0 M"
b0 V$
b0 [$
b0 )&
b0 c
b0 2&
b0 7&
b0 L"
b0 H&
0N"
0+&
b1001 D"
b1001 L$
b1001 Q$
b1001 (&
b1001 b
b1001 1&
b1001 4&
b10 C"
b10 >&
b11100 >"
b11100 N%
b11100 `%
b11100 z%
0-"
0,"
0F$
b0 {
b0 E$
b0 ;&
b0 z
b0 :&
b0 ""
b0 R$
b0 i$
b0 }$
b0 !"
b0 M$
b0 h$
b0 |$
b0 !&
b0 y
b0 D$
b0 #"
b0 d$
b0 y$
b11000 +"
b11000 n$
b11000 "%
b11000 <%
0~
0g$
b100100 X"
b100100 @$
b100000 U"
b100000 6$
b101100 e"
b101100 o"
b101000 d"
b101000 n"
b111000 k"
b110100 j"
b110100 "
b110100 p
b110000 i"
b110000 !
b110000 o
b101100 m"
b101000 l"
1%
1(
#90
0%
0(
#95
b0 $
b0 x
b0 T#
b0 ,$
b0 Z$
b0 _$
b1001 #
b1001 w
b1001 v"
b1001 N#
b1001 P$
b1001 U$
b1000000 k"
b111100 j"
b111100 "
b111100 p
b111000 i"
b111000 !
b111000 o
b110100 m"
b110000 l"
b110100 e"
b110100 o"
b110000 d"
b110000 n"
b101000 U"
b101000 6$
b101100 X"
b101100 @$
b100000 +"
b100000 n$
b100000 "%
b100000 <%
b100100 >"
b100100 N%
b100100 `%
b100100 z%
0H"
0?&
b0 D"
b0 L$
b0 Q$
b0 (&
b0 b
b0 1&
b0 4&
b0 C"
b0 >&
0E"
0*&
b0 _"
b1001 Z"
0b"
0V#
b0 ^"
b0 R#
b0 )$
b0 J&
b10 Y"
b10 t"
b10 K#
b10 @&
1%
1(
#100
0%
0(
#105
b0 #
b0 w
b0 v"
b0 N#
b0 P$
b0 U$
b0 Z"
0]"
0x"
b0 Y"
b0 t"
b0 K#
b0 @&
b101100 >"
b101100 N%
b101100 `%
b101100 z%
b101000 +"
b101000 n$
b101000 "%
b101000 <%
b110100 X"
b110100 @$
b110000 U"
b110000 6$
b111100 e"
b111100 o"
b111000 d"
b111000 n"
b1001000 k"
b1000100 j"
b1000100 "
b1000100 p
b1000000 i"
b1000000 !
b1000000 o
b111100 m"
b111000 l"
1%
1(
#110
0%
0(
#115
b1010000 k"
b1001100 j"
b1001100 "
b1001100 p
b1001000 i"
b1001000 !
b1001000 o
b1000100 m"
b1000000 l"
b1000100 e"
b1000100 o"
b1000000 d"
b1000000 n"
b111000 U"
b111000 6$
b111100 X"
b111100 @$
b110000 +"
b110000 n$
b110000 "%
b110000 <%
b110100 >"
b110100 N%
b110100 `%
b110100 z%
1%
1(
#120
0%
0(
#125
b111100 >"
b111100 N%
b111100 `%
b111100 z%
b111000 +"
b111000 n$
b111000 "%
b111000 <%
b1000100 X"
b1000100 @$
b1000000 U"
b1000000 6$
b1001100 e"
b1001100 o"
b1001000 d"
b1001000 n"
b1011000 k"
b1010100 j"
b1010100 "
b1010100 p
b1010000 i"
b1010000 !
b1010000 o
b1001100 m"
b1001000 l"
1%
1(
