verdiSetActWin -dock widgetDock_<Decl._Tree>
sidCmdLineBehaviorAnalysisOpt -incr -clockSkew 0 -loopUnroll 0 -bboxEmptyModule 0  -cellModel 0 -bboxIgnoreProtected 0 
debImport "-sverilog" "-2012" "+define_FSDB_DUMP" "../verilog/test/sys_defs.vh" \
          "../verilog/group_scan_mem_reg_if/rwctr.sv" \
          "../verilog/group_scan_mem_reg_if/mem_reg_mux.sv" \
          "../verilog/group_scan_mem_reg_if/syn_pulse_gen.sv" \
          "../verilog/group_scan_mem_reg_if/group_scan_mem_reg_if.sv" \
          "../verilog/share/block_scan.sv" "../verilog/share/group_mux.sv" \
          "../verilog/scan_for_test.sv" "../verilog/reg/cs_reg.sv" \
          "../verilog/sram/spram.sv" "../verilog/test/test_scan.sv" \
          "../verilog/test/CLK_GEN.sv" "./tb_test_scan.sv" "-top" \
          "tb_test_scan" -autoalias
debLoadSimResult \
           /afs/umich.edu/group/e/ece598to/w26/group6/A_Team_Scan_Chain/vsim/tb_test_scan.fsdb
wvCreateWindow
verdiWindowResize -win $_Verdi_1 "500" "146" "900" "700"
verdiSetActWin -dock widgetDock_MTB_SOURCE_TAB_1
srcHBSelect "tb_test_scan.cs_reg1" -win $_nTrace1
verdiSetActWin -dock widgetDock_<Inst._Tree>
srcHBSelect "tb_test_scan.s1" -win $_nTrace1
srcHBSelect "tb_test_scan.dut" -win $_nTrace1
srcHBSelect "tb_test_scan" -win $_nTrace1
srcHBSelect "tb_test_scan.ts1" -win $_nTrace1
