<!doctype html public "-//W3C//DTD HTML 4.01 Transitional//EN">

<html>
<head>
    <title>System Specification for C65: C65 System Hardware - The CSG 4510 Microcontroller Chip (cont.)</title>
    <link rel=first href="../page1.html">
    <link rel=top href="../../../index.html">
     <link rel=prev href="page50.html"> 
     <link rel=next href="page52.html"> 
    <link rel="contents" href="../page6.html">
    <link rel="chapter" href="../Chapter_1/page9.html" title="Chapter 1 - Introduction">
    <link rel="chapter" href="page21.html" title="Chapter 2 - System Hardware">
    <link rel="chapter" href="../Chapter_3/page141.html" title="Chapter 3 - System Software">
    <link rel="chapter" href="../Chapter_4/page326.html" title="Chapter 4 - C64DX Development Support">
    <meta name="viewport" content="width=device-width, initial-scale=1">
</head>
<body>
 <a href="page50.html"><img src="../../../../../images/blue_prev.gif" width="24" height="24" alt="[Prev]"></a> 
 <a href="page52.html"><img src="../../../../../images/blue_next.gif" width="24" height="24" alt="[Next]"></a> 
<a href="../page6.html"><img src="../../../../../images/blue_toc.gif" width="24" height="24" alt="[Contents]"></a> <a href="../../../index.html"><img src="../../../../../images/blue_cbm.gif" alt="[Commodore]" width="22" height="24"></a>
 <a href="https://www.devili.iki.fi/general/new.html" title="New"><img src="../../../../../images/blue_new.gif" alt="[New]" height="24" width="27"></a>
<a href="https://www.devili.iki.fi/search/" title="Search"><img src="../../../../../images/blue_search.gif" alt="[Search]" height="24" width="24"></a>
<a href="https://www.devili.iki.fi/" title="Home"><img src="../../../../../images/blue_home.gif" alt="[Home]" width=24 height=24></a>
<br>
<hr>
<table width="100%">
  <tr><td align=left>System Specification for C65</td><td align=center>Fred Bowen</td><td align=right>March 1, 1991</td></tr>
</table>
<p>


<h4><a name="2.3.6.2">2.3.6.2</a> <u>UART Status Register (URSR)</u></h4>
    
<p><table align=center>
<tr valign=top align=left><th>BIT</th><th nowrap>Bit Name</th><th>Function</th></tr>
<tr valign=top align=left><td>0</td><td nowrap>FULL</td><td>
    Receiver Data Register Full bit. This bit is forced to
    a low upon reset, or after the data register (DREG) is
    read. This bit is enabled only if the RCVER EN bit is
    set in the URCR register. The FULL bit is set when the
    character being received is transferred from the receiver
    shift register into the receiver data register. If an
    error is encountered in the character data, this bit will
    not he set and the proper error bit will be set in the
    URSR register.
</td></tr>
<tr valign=top align=left><td>1</td><td nowrap>OVR</td><td>
    Receiver Over-Run Error bit. This bit is cleared upon reset or after
    reading the receiver data register. This bit is set if the new received
    charater is attempted to be transferred from the receiver shift
    register before reading the last character from the data register.
    Therefore, the last-character is preserved in the data register while
    the new received character is lost.
</td></tr>
<tr valign=top align=left><td>2</td><td nowrap>PRTY</td><td>
    Receiver Parity Error bit. This bit is cleared upon
    reset or after reading the receiver data register. The
    PRTY bit will be set when a parity error is detected on
    the received character, provided the PARITY EN bit is set
    and receiver is running asynchronously.
</td></tr>
<tr valign=top align=left><td>3</td><td nowrap>FRME</td><td>
    Receiver Frame Error bit. This bit is cleared upon
    reset or after reading the receiver data register.
    The FRME bit is set whenever the received character
    contains a low in the first stop-bit slot.
</td></tr>
<tr valign=top align=left><td>4</td><td nowrap>IDLE</td><td>
    Receiver Idle bit. When this bit is written to a "high", the status
    register bits 0-3 are disabled until the receiver detects 10
    consecutive marks, highs, on the RXD line, at which time the IDLE bit
    is cleared. This bit is also cleared upon reset. This bit allows the
    microprocessor, or any external microprocessor device, to ignore the
    transmission of a character until the start of the next character.
</td></tr>
<tr valign=top align=left><td>5</td><td nowrap>ENDT</td><td>
    Transmitter End of Transmission bit. This bit is cleared upon reset or
    whenever data is written sinto the transmitter data register, DREG.
    Setting this bit would disable the Transmitter Empty bit, EMPTY, until
    device completes transmission.
</td></tr></table>
<p>
<hr>
  <a href="page50.html"><img src="../../../../../images/blue_prev.gif" width="24" height="24" alt="[Prev]"></a> 
 <a href="page52.html"><img src="../../../../../images/blue_next.gif" width="24" height="24" alt="[Next]"></a> 
<a href="../page6.html"><img src="../../../../../images/blue_toc.gif" width="24" height="24" alt="[Contents]"></a> <a href="../../../index.html"><img src="../../../../../images/blue_cbm.gif" alt="[Commodore]" width="22" height="24"></a>
 <a href="https://www.devili.iki.fi/general/new.html" title="New"><img src="../../../../../images/blue_new.gif" alt="[New]" height="24" width="27"></a>
<a href="https://www.devili.iki.fi/search/" title="Search"><img src="../../../../../images/blue_search.gif" alt="[Search]" height="24" width="24"></a>
<a href="https://www.devili.iki.fi/" title="Home"><img src="../../../../../images/blue_home.gif" alt="[Home]" width=24 height=24></a>
<br>
<table cellspacing="0" border="0" width="100%">
<tr><td align="right" colspan="2"><small>
	This page has been created by <a href="mailto:rtiainen@suespammers.org">
	Sami Rautiainen</a>.
</small></td></tr><tr><td align="left"><small>
	Read the <a href="https://www.devili.iki.fi/general/copyright.html">small print</a>.
</small></td><td align="right"><small>
	Last updated 
	April 09, 2006.
</small></td></tr>
</table>

</body>

</html>
