// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s (
        ap_start,
        start_full_n,
        start_out,
        start_write,
        data_V_data_0_V_TDATA,
        data_V_data_1_V_TDATA,
        data_V_data_2_V_TDATA,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write,
        res_V_data_8_V_din,
        res_V_data_8_V_full_n,
        res_V_data_8_V_write,
        res_V_data_9_V_din,
        res_V_data_9_V_full_n,
        res_V_data_9_V_write,
        res_V_data_10_V_din,
        res_V_data_10_V_full_n,
        res_V_data_10_V_write,
        res_V_data_11_V_din,
        res_V_data_11_V_full_n,
        res_V_data_11_V_write,
        res_V_data_12_V_din,
        res_V_data_12_V_full_n,
        res_V_data_12_V_write,
        res_V_data_13_V_din,
        res_V_data_13_V_full_n,
        res_V_data_13_V_write,
        res_V_data_14_V_din,
        res_V_data_14_V_full_n,
        res_V_data_14_V_write,
        res_V_data_15_V_din,
        res_V_data_15_V_full_n,
        res_V_data_15_V_write,
        res_V_data_16_V_din,
        res_V_data_16_V_full_n,
        res_V_data_16_V_write,
        res_V_data_17_V_din,
        res_V_data_17_V_full_n,
        res_V_data_17_V_write,
        res_V_data_18_V_din,
        res_V_data_18_V_full_n,
        res_V_data_18_V_write,
        res_V_data_19_V_din,
        res_V_data_19_V_full_n,
        res_V_data_19_V_write,
        res_V_data_20_V_din,
        res_V_data_20_V_full_n,
        res_V_data_20_V_write,
        res_V_data_21_V_din,
        res_V_data_21_V_full_n,
        res_V_data_21_V_write,
        res_V_data_22_V_din,
        res_V_data_22_V_full_n,
        res_V_data_22_V_write,
        res_V_data_23_V_din,
        res_V_data_23_V_full_n,
        res_V_data_23_V_write,
        res_V_data_24_V_din,
        res_V_data_24_V_full_n,
        res_V_data_24_V_write,
        res_V_data_25_V_din,
        res_V_data_25_V_full_n,
        res_V_data_25_V_write,
        res_V_data_26_V_din,
        res_V_data_26_V_full_n,
        res_V_data_26_V_write,
        res_V_data_27_V_din,
        res_V_data_27_V_full_n,
        res_V_data_27_V_write,
        res_V_data_28_V_din,
        res_V_data_28_V_full_n,
        res_V_data_28_V_write,
        res_V_data_29_V_din,
        res_V_data_29_V_full_n,
        res_V_data_29_V_write,
        res_V_data_30_V_din,
        res_V_data_30_V_full_n,
        res_V_data_30_V_write,
        res_V_data_31_V_din,
        res_V_data_31_V_full_n,
        res_V_data_31_V_write,
        ap_clk,
        ap_rst,
        data_V_data_0_V_TVALID,
        data_V_data_0_V_TREADY,
        data_V_data_1_V_TVALID,
        data_V_data_1_V_TREADY,
        data_V_data_2_V_TVALID,
        data_V_data_2_V_TREADY,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_start;
input   start_full_n;
output   start_out;
output   start_write;
input  [15:0] data_V_data_0_V_TDATA;
input  [15:0] data_V_data_1_V_TDATA;
input  [15:0] data_V_data_2_V_TDATA;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [15:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [15:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [15:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [15:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;
output  [15:0] res_V_data_8_V_din;
input   res_V_data_8_V_full_n;
output   res_V_data_8_V_write;
output  [15:0] res_V_data_9_V_din;
input   res_V_data_9_V_full_n;
output   res_V_data_9_V_write;
output  [15:0] res_V_data_10_V_din;
input   res_V_data_10_V_full_n;
output   res_V_data_10_V_write;
output  [15:0] res_V_data_11_V_din;
input   res_V_data_11_V_full_n;
output   res_V_data_11_V_write;
output  [15:0] res_V_data_12_V_din;
input   res_V_data_12_V_full_n;
output   res_V_data_12_V_write;
output  [15:0] res_V_data_13_V_din;
input   res_V_data_13_V_full_n;
output   res_V_data_13_V_write;
output  [15:0] res_V_data_14_V_din;
input   res_V_data_14_V_full_n;
output   res_V_data_14_V_write;
output  [15:0] res_V_data_15_V_din;
input   res_V_data_15_V_full_n;
output   res_V_data_15_V_write;
output  [15:0] res_V_data_16_V_din;
input   res_V_data_16_V_full_n;
output   res_V_data_16_V_write;
output  [15:0] res_V_data_17_V_din;
input   res_V_data_17_V_full_n;
output   res_V_data_17_V_write;
output  [15:0] res_V_data_18_V_din;
input   res_V_data_18_V_full_n;
output   res_V_data_18_V_write;
output  [15:0] res_V_data_19_V_din;
input   res_V_data_19_V_full_n;
output   res_V_data_19_V_write;
output  [15:0] res_V_data_20_V_din;
input   res_V_data_20_V_full_n;
output   res_V_data_20_V_write;
output  [15:0] res_V_data_21_V_din;
input   res_V_data_21_V_full_n;
output   res_V_data_21_V_write;
output  [15:0] res_V_data_22_V_din;
input   res_V_data_22_V_full_n;
output   res_V_data_22_V_write;
output  [15:0] res_V_data_23_V_din;
input   res_V_data_23_V_full_n;
output   res_V_data_23_V_write;
output  [15:0] res_V_data_24_V_din;
input   res_V_data_24_V_full_n;
output   res_V_data_24_V_write;
output  [15:0] res_V_data_25_V_din;
input   res_V_data_25_V_full_n;
output   res_V_data_25_V_write;
output  [15:0] res_V_data_26_V_din;
input   res_V_data_26_V_full_n;
output   res_V_data_26_V_write;
output  [15:0] res_V_data_27_V_din;
input   res_V_data_27_V_full_n;
output   res_V_data_27_V_write;
output  [15:0] res_V_data_28_V_din;
input   res_V_data_28_V_full_n;
output   res_V_data_28_V_write;
output  [15:0] res_V_data_29_V_din;
input   res_V_data_29_V_full_n;
output   res_V_data_29_V_write;
output  [15:0] res_V_data_30_V_din;
input   res_V_data_30_V_full_n;
output   res_V_data_30_V_write;
output  [15:0] res_V_data_31_V_din;
input   res_V_data_31_V_full_n;
output   res_V_data_31_V_write;
input   ap_clk;
input   ap_rst;
input   data_V_data_0_V_TVALID;
output   data_V_data_0_V_TREADY;
input   data_V_data_1_V_TVALID;
output   data_V_data_1_V_TREADY;
input   data_V_data_2_V_TVALID;
output   data_V_data_2_V_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

reg start_write;

reg    real_start;
reg    start_once_reg;
wire    internal_ap_ready;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_start;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_done;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_continue;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_idle;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_ready;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_start_out;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_start_write;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_data_V_data_0_V_TREADY;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_data_V_data_1_V_TREADY;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_data_V_data_2_V_TREADY;
wire   [15:0] depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_0_V_din;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_0_V_write;
wire   [15:0] depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_1_V_din;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_1_V_write;
wire   [15:0] depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_2_V_din;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_2_V_write;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_start;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_done;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_continue;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_idle;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_ready;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_data_V_data_0_V_read;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_data_V_data_1_V_read;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_data_V_data_2_V_read;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_0_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_0_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_1_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_1_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_2_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_2_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_3_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_3_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_4_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_4_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_5_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_5_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_6_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_6_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_7_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_7_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_8_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_8_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_9_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_9_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_10_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_10_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_11_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_11_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_12_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_12_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_13_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_13_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_14_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_14_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_15_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_15_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_16_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_16_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_17_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_17_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_18_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_18_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_19_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_19_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_20_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_20_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_21_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_21_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_22_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_22_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_23_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_23_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_24_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_24_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_25_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_25_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_26_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_26_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_27_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_27_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_28_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_28_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_29_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_29_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_30_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_30_V_write;
wire   [15:0] pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_31_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_31_V_write;
wire    ap_sync_continue;
wire    depthwise_res_V_data_0_V_full_n;
wire   [15:0] depthwise_res_V_data_0_V_dout;
wire    depthwise_res_V_data_0_V_empty_n;
wire    depthwise_res_V_data_1_V_full_n;
wire   [15:0] depthwise_res_V_data_1_V_dout;
wire    depthwise_res_V_data_1_V_empty_n;
wire    depthwise_res_V_data_2_V_full_n;
wire   [15:0] depthwise_res_V_data_2_V_dout;
wire    depthwise_res_V_data_2_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_din;
wire    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_full_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_dout;
wire    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_empty_n;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_start_full_n;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_start_write;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
end

depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_start),
    .start_full_n(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_full_n),
    .ap_done(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_done),
    .ap_continue(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_continue),
    .ap_idle(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_idle),
    .ap_ready(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_ready),
    .start_out(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_start_out),
    .start_write(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_start_write),
    .data_V_data_0_V_TDATA(data_V_data_0_V_TDATA),
    .data_V_data_0_V_TVALID(data_V_data_0_V_TVALID),
    .data_V_data_0_V_TREADY(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_data_V_data_0_V_TREADY),
    .data_V_data_1_V_TDATA(data_V_data_1_V_TDATA),
    .data_V_data_1_V_TVALID(data_V_data_1_V_TVALID),
    .data_V_data_1_V_TREADY(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_data_V_data_1_V_TREADY),
    .data_V_data_2_V_TDATA(data_V_data_2_V_TDATA),
    .data_V_data_2_V_TVALID(data_V_data_2_V_TVALID),
    .data_V_data_2_V_TREADY(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_data_V_data_2_V_TREADY),
    .res_V_data_0_V_din(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(depthwise_res_V_data_0_V_full_n),
    .res_V_data_0_V_write(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(depthwise_res_V_data_1_V_full_n),
    .res_V_data_1_V_write(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(depthwise_res_V_data_2_V_full_n),
    .res_V_data_2_V_write(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_2_V_write)
);

pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_start),
    .ap_done(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_done),
    .ap_continue(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_continue),
    .ap_idle(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_idle),
    .ap_ready(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_ready),
    .data_V_data_0_V_dout(depthwise_res_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(depthwise_res_V_data_0_V_empty_n),
    .data_V_data_0_V_read(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(depthwise_res_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(depthwise_res_V_data_1_V_empty_n),
    .data_V_data_1_V_read(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(depthwise_res_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(depthwise_res_V_data_2_V_empty_n),
    .data_V_data_2_V_read(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_data_V_data_2_V_read),
    .res_V_data_0_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(res_V_data_0_V_full_n),
    .res_V_data_0_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(res_V_data_1_V_full_n),
    .res_V_data_1_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(res_V_data_2_V_full_n),
    .res_V_data_2_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(res_V_data_3_V_full_n),
    .res_V_data_3_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(res_V_data_4_V_full_n),
    .res_V_data_4_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(res_V_data_5_V_full_n),
    .res_V_data_5_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(res_V_data_6_V_full_n),
    .res_V_data_6_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(res_V_data_7_V_full_n),
    .res_V_data_7_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_7_V_write),
    .res_V_data_8_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_8_V_din),
    .res_V_data_8_V_full_n(res_V_data_8_V_full_n),
    .res_V_data_8_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_8_V_write),
    .res_V_data_9_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_9_V_din),
    .res_V_data_9_V_full_n(res_V_data_9_V_full_n),
    .res_V_data_9_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_9_V_write),
    .res_V_data_10_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_10_V_din),
    .res_V_data_10_V_full_n(res_V_data_10_V_full_n),
    .res_V_data_10_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_10_V_write),
    .res_V_data_11_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_11_V_din),
    .res_V_data_11_V_full_n(res_V_data_11_V_full_n),
    .res_V_data_11_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_11_V_write),
    .res_V_data_12_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_12_V_din),
    .res_V_data_12_V_full_n(res_V_data_12_V_full_n),
    .res_V_data_12_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_12_V_write),
    .res_V_data_13_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_13_V_din),
    .res_V_data_13_V_full_n(res_V_data_13_V_full_n),
    .res_V_data_13_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_13_V_write),
    .res_V_data_14_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_14_V_din),
    .res_V_data_14_V_full_n(res_V_data_14_V_full_n),
    .res_V_data_14_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_14_V_write),
    .res_V_data_15_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_15_V_din),
    .res_V_data_15_V_full_n(res_V_data_15_V_full_n),
    .res_V_data_15_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_15_V_write),
    .res_V_data_16_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_16_V_din),
    .res_V_data_16_V_full_n(res_V_data_16_V_full_n),
    .res_V_data_16_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_16_V_write),
    .res_V_data_17_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_17_V_din),
    .res_V_data_17_V_full_n(res_V_data_17_V_full_n),
    .res_V_data_17_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_17_V_write),
    .res_V_data_18_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_18_V_din),
    .res_V_data_18_V_full_n(res_V_data_18_V_full_n),
    .res_V_data_18_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_18_V_write),
    .res_V_data_19_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_19_V_din),
    .res_V_data_19_V_full_n(res_V_data_19_V_full_n),
    .res_V_data_19_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_19_V_write),
    .res_V_data_20_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_20_V_din),
    .res_V_data_20_V_full_n(res_V_data_20_V_full_n),
    .res_V_data_20_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_20_V_write),
    .res_V_data_21_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_21_V_din),
    .res_V_data_21_V_full_n(res_V_data_21_V_full_n),
    .res_V_data_21_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_21_V_write),
    .res_V_data_22_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_22_V_din),
    .res_V_data_22_V_full_n(res_V_data_22_V_full_n),
    .res_V_data_22_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_22_V_write),
    .res_V_data_23_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_23_V_din),
    .res_V_data_23_V_full_n(res_V_data_23_V_full_n),
    .res_V_data_23_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_23_V_write),
    .res_V_data_24_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_24_V_din),
    .res_V_data_24_V_full_n(res_V_data_24_V_full_n),
    .res_V_data_24_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_24_V_write),
    .res_V_data_25_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_25_V_din),
    .res_V_data_25_V_full_n(res_V_data_25_V_full_n),
    .res_V_data_25_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_25_V_write),
    .res_V_data_26_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_26_V_din),
    .res_V_data_26_V_full_n(res_V_data_26_V_full_n),
    .res_V_data_26_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_26_V_write),
    .res_V_data_27_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_27_V_din),
    .res_V_data_27_V_full_n(res_V_data_27_V_full_n),
    .res_V_data_27_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_27_V_write),
    .res_V_data_28_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_28_V_din),
    .res_V_data_28_V_full_n(res_V_data_28_V_full_n),
    .res_V_data_28_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_28_V_write),
    .res_V_data_29_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_29_V_din),
    .res_V_data_29_V_full_n(res_V_data_29_V_full_n),
    .res_V_data_29_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_29_V_write),
    .res_V_data_30_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_30_V_din),
    .res_V_data_30_V_full_n(res_V_data_30_V_full_n),
    .res_V_data_30_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_30_V_write),
    .res_V_data_31_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_31_V_din),
    .res_V_data_31_V_full_n(res_V_data_31_V_full_n),
    .res_V_data_31_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_31_V_write)
);

fifo_w16_d900_A depthwise_res_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_0_V_din),
    .if_full_n(depthwise_res_V_data_0_V_full_n),
    .if_write(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_0_V_write),
    .if_dout(depthwise_res_V_data_0_V_dout),
    .if_empty_n(depthwise_res_V_data_0_V_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_data_V_data_0_V_read)
);

fifo_w16_d900_A depthwise_res_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_1_V_din),
    .if_full_n(depthwise_res_V_data_1_V_full_n),
    .if_write(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_1_V_write),
    .if_dout(depthwise_res_V_data_1_V_dout),
    .if_empty_n(depthwise_res_V_data_1_V_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_data_V_data_1_V_read)
);

fifo_w16_d900_A depthwise_res_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_2_V_din),
    .if_full_n(depthwise_res_V_data_2_V_full_n),
    .if_write(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_2_V_write),
    .if_dout(depthwise_res_V_data_2_V_dout),
    .if_empty_n(depthwise_res_V_data_2_V_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_data_V_data_2_V_read)
);

start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0 start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_din),
    .if_full_n(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_full_n),
    .if_write(depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_start_write),
    .if_dout(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_dout),
    .if_empty_n(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

assign ap_done = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_done;

assign ap_idle = (pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_idle & depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_idle);

assign ap_ready = internal_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_done;

assign ap_sync_ready = depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_ready;

assign data_V_data_0_V_TREADY = depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_data_V_data_0_V_TREADY;

assign data_V_data_1_V_TREADY = depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_data_V_data_1_V_TREADY;

assign data_V_data_2_V_TREADY = depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_data_V_data_2_V_TREADY;

assign depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_continue = 1'b1;

assign depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_start = real_start;

assign internal_ap_ready = ap_sync_ready;

assign pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_continue = ap_continue;

assign pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_start = start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_empty_n;

assign pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_start_full_n = 1'b1;

assign pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_start_write = 1'b0;

assign res_V_data_0_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_0_V_din;

assign res_V_data_0_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_0_V_write;

assign res_V_data_10_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_10_V_din;

assign res_V_data_10_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_10_V_write;

assign res_V_data_11_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_11_V_din;

assign res_V_data_11_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_11_V_write;

assign res_V_data_12_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_12_V_din;

assign res_V_data_12_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_12_V_write;

assign res_V_data_13_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_13_V_din;

assign res_V_data_13_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_13_V_write;

assign res_V_data_14_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_14_V_din;

assign res_V_data_14_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_14_V_write;

assign res_V_data_15_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_15_V_din;

assign res_V_data_15_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_15_V_write;

assign res_V_data_16_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_16_V_din;

assign res_V_data_16_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_16_V_write;

assign res_V_data_17_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_17_V_din;

assign res_V_data_17_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_17_V_write;

assign res_V_data_18_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_18_V_din;

assign res_V_data_18_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_18_V_write;

assign res_V_data_19_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_19_V_din;

assign res_V_data_19_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_19_V_write;

assign res_V_data_1_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_1_V_din;

assign res_V_data_1_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_1_V_write;

assign res_V_data_20_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_20_V_din;

assign res_V_data_20_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_20_V_write;

assign res_V_data_21_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_21_V_din;

assign res_V_data_21_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_21_V_write;

assign res_V_data_22_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_22_V_din;

assign res_V_data_22_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_22_V_write;

assign res_V_data_23_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_23_V_din;

assign res_V_data_23_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_23_V_write;

assign res_V_data_24_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_24_V_din;

assign res_V_data_24_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_24_V_write;

assign res_V_data_25_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_25_V_din;

assign res_V_data_25_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_25_V_write;

assign res_V_data_26_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_26_V_din;

assign res_V_data_26_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_26_V_write;

assign res_V_data_27_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_27_V_din;

assign res_V_data_27_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_27_V_write;

assign res_V_data_28_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_28_V_din;

assign res_V_data_28_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_28_V_write;

assign res_V_data_29_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_29_V_din;

assign res_V_data_29_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_29_V_write;

assign res_V_data_2_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_2_V_din;

assign res_V_data_2_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_2_V_write;

assign res_V_data_30_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_30_V_din;

assign res_V_data_30_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_30_V_write;

assign res_V_data_31_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_31_V_din;

assign res_V_data_31_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_31_V_write;

assign res_V_data_3_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_3_V_din;

assign res_V_data_3_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_3_V_write;

assign res_V_data_4_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_4_V_din;

assign res_V_data_4_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_4_V_write;

assign res_V_data_5_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_5_V_din;

assign res_V_data_5_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_5_V_write;

assign res_V_data_6_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_6_V_din;

assign res_V_data_6_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_6_V_write;

assign res_V_data_7_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_7_V_din;

assign res_V_data_7_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_7_V_write;

assign res_V_data_8_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_8_V_din;

assign res_V_data_8_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_8_V_write;

assign res_V_data_9_V_din = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_9_V_din;

assign res_V_data_9_V_write = pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_9_V_write;

assign start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_din = 1'b1;

assign start_out = real_start;

endmodule //separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s
