<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CAD_PHASE1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REGTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="REGTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="REGTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REGTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1623158633" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1623158633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623159361" xil_pn:in_ck="7297437829305136452" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1623159361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUADDITest.v"/>
      <outfile xil_pn:name="ALUADDTest.v"/>
      <outfile xil_pn:name="ALUANDITest.v"/>
      <outfile xil_pn:name="ALUANDTest.v"/>
      <outfile xil_pn:name="ALUBEQTest.v"/>
      <outfile xil_pn:name="ALUBNETest.v"/>
      <outfile xil_pn:name="ALULUITest.v"/>
      <outfile xil_pn:name="ALULWTest.v"/>
      <outfile xil_pn:name="ALUORITest.v"/>
      <outfile xil_pn:name="ALUORTest.v"/>
      <outfile xil_pn:name="ALUSLLTest.v"/>
      <outfile xil_pn:name="ALUSRATest.v"/>
      <outfile xil_pn:name="ALUSRLTest.v"/>
      <outfile xil_pn:name="ALUSWTest.v"/>
      <outfile xil_pn:name="ALUTest.v"/>
      <outfile xil_pn:name="ALUXORITest.v"/>
      <outfile xil_pn:name="ALUXORTest.v"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="REGTest.v"/>
      <outfile xil_pn:name="Registers.v"/>
    </transform>
    <transform xil_pn:end_ts="1623158639" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5882290125660226517" xil_pn:start_ts="1623158638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623158639" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1769791553151944319" xil_pn:start_ts="1623158639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623158639" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5992900274028159921" xil_pn:start_ts="1623158639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623159365" xil_pn:in_ck="7297437829305136452" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1623159365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUADDITest.v"/>
      <outfile xil_pn:name="ALUADDTest.v"/>
      <outfile xil_pn:name="ALUANDITest.v"/>
      <outfile xil_pn:name="ALUANDTest.v"/>
      <outfile xil_pn:name="ALUBEQTest.v"/>
      <outfile xil_pn:name="ALUBNETest.v"/>
      <outfile xil_pn:name="ALULUITest.v"/>
      <outfile xil_pn:name="ALULWTest.v"/>
      <outfile xil_pn:name="ALUORITest.v"/>
      <outfile xil_pn:name="ALUORTest.v"/>
      <outfile xil_pn:name="ALUSLLTest.v"/>
      <outfile xil_pn:name="ALUSRATest.v"/>
      <outfile xil_pn:name="ALUSRLTest.v"/>
      <outfile xil_pn:name="ALUSWTest.v"/>
      <outfile xil_pn:name="ALUTest.v"/>
      <outfile xil_pn:name="ALUXORITest.v"/>
      <outfile xil_pn:name="ALUXORTest.v"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="REGTest.v"/>
      <outfile xil_pn:name="Registers.v"/>
    </transform>
    <transform xil_pn:end_ts="1623159368" xil_pn:in_ck="7297437829305136452" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="768875423513945050" xil_pn:start_ts="1623159365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="REGTest_beh.prj"/>
      <outfile xil_pn:name="REGTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1623159370" xil_pn:in_ck="8904990260468416141" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5895793561786827453" xil_pn:start_ts="1623159368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="REGTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
