# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/arm/mediatek/mediatek,mt7988-ethwarp.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: MediaTek MT7988 ethwarp Controller

maintainers:
  - Daniel Golle <daniel@makrotopia.org>

description:
  The Mediatek MT7988 ethwarp controller provides clocks and resets for the
  Ethernet related subsystems found the MT7988 SoC.
  The reset-controller can be represented using the ti,syscon-reset bindings.
  The clock values can be found in <dt-bindings/clock/mt*-clk.h>.

properties:
  compatible:
    items:
      - const: mediatek,mt7988-ethwarp
      - const: syscon
      - const: simple-mfd

  reg:
    maxItems: 1

  reset-controller:
    type: object

  '#clock-cells':
    const: 1

required:
  - compatible
  - reg
  - '#clock-cells'

additionalProperties: false

examples:
  - |
    #include <dt-bindings/reset/ti-syscon.h>
    soc {
        #address-cells = <2>;
        #size-cells = <2>;

        clock-controller@15031000 {
            compatible = "mediatek,mt7988-ethwarp", "syscon", "simple-mfd";
            reg = <0 0x15031000 0 0x1000>;
            #clock-cells = <1>;

            reset-controller {
                compatible = "ti,syscon-reset";
                #reset-cells = <1>;
                ti,reset-bits = <
                    0x8 9 0x8 9 0 0 (ASSERT_SET | DEASSERT_CLEAR | STATUS_NONE)
                >;
            };
        };
    };
