##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_4
		4.4::Critical Path Report for Clock_6
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_4:R vs. Clock_4:R)
		5.2::Critical Path Report for (Clock_6:R vs. Clock_6:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock_1                  | Frequency: 51.55 MHz  | Target: 0.80 MHz   | 
Clock: Clock_2                  | Frequency: 63.25 MHz  | Target: 3.00 MHz   | 
Clock: Clock_3                  | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_3(fixed-function)  | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_4                  | Frequency: 46.20 MHz  | Target: 24.00 MHz  | 
Clock: Clock_6                  | Frequency: 62.72 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                | N/A                   | Target: 48.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK             | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        1.25e+006        1230601     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        333333           317523      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4       Clock_4        41666.7          20021       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_6       Clock_6        83333.3          67389       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase  
-----------------------  ------------  ----------------  
Handle_Encoder_A(0)_PAD  17159         Clock_4:R         
Handle_Encoder_B(0)_PAD  17613         Clock_4:R         
Rx_SBUS(0)_PAD           18346         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
Brake_PWM(0)_PAD     23478         Clock_2:R         
Steering_PWM(0)_PAD  24105         Clock_6:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 51.55 MHz | Target: 0.80 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:rx_state_0\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1230601p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15889
-------------------------------------   ----- 
End-of-path arrival time (ps)           15889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
Net_210/q                             macrocell55   1250   1250  1230601  RISE       1
\SBUS_UART:BUART:rx_postpoll\/main_1  macrocell3    4900   6150  1230601  RISE       1
\SBUS_UART:BUART:rx_postpoll\/q       macrocell3    3350   9500  1230601  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_3   macrocell23   6389  15889  1230601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 63.25 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317523p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11580
-------------------------------------   ----- 
End-of-path arrival time (ps)           11580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   2950   6450  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11580  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11580  317523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 46.20 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17416
-------------------------------------   ----- 
End-of-path arrival time (ps)           17416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/main_1                macrocell7      2620   6120  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell7      3350   9470  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2816  12286  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  17416  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  17416  20021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_6
*************************************
Clock: Clock_6
Frequency: 62.72 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67389p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   3084   6584  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11714  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11714  67389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17416
-------------------------------------   ----- 
End-of-path arrival time (ps)           17416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/main_1                macrocell7      2620   6120  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell7      3350   9470  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2816  12286  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  17416  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  17416  20021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (Clock_6:R vs. Clock_6:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67389p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   3084   6584  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11714  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11714  67389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317523p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11580
-------------------------------------   ----- 
End-of-path arrival time (ps)           11580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   2950   6450  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11580  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11580  317523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:rx_state_0\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1230601p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15889
-------------------------------------   ----- 
End-of-path arrival time (ps)           15889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
Net_210/q                             macrocell55   1250   1250  1230601  RISE       1
\SBUS_UART:BUART:rx_postpoll\/main_1  macrocell3    4900   6150  1230601  RISE       1
\SBUS_UART:BUART:rx_postpoll\/q       macrocell3    3350   9500  1230601  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_3   macrocell23   6389  15889  1230601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17416
-------------------------------------   ----- 
End-of-path arrival time (ps)           17416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/main_1                macrocell7      2620   6120  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell7      3350   9470  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2816  12286  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  17416  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  17416  20021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 23321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12286
-------------------------------------   ----- 
End-of-path arrival time (ps)           12286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/main_1                macrocell7      2620   6120  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell7      3350   9470  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2816  12286  23321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 23332p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12275
-------------------------------------   ----- 
End-of-path arrival time (ps)           12275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/main_1                macrocell7      2620   6120  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell7      3350   9470  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell5   2804  12275  23332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell5       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:Net_1203\/main_5
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 25628p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12529
-------------------------------------   ----- 
End-of-path arrival time (ps)           12529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q     macrocell52   1250   1250  25628  RISE       1
\Handle_Encoder:Net_1203_split\/main_5  macrocell1    5016   6266  25628  RISE       1
\Handle_Encoder:Net_1203_split\/q       macrocell1    3350   9616  25628  RISE       1
\Handle_Encoder:Net_1203\/main_5        macrocell47   2913  12529  25628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 25660p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15507
-------------------------------------   ----- 
End-of-path arrival time (ps)           15507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell4   1370   1370  25660  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell5      0   1370  25660  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell5   2260   3630  25660  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_0\/main_0             macrocell8      2886   6516  25660  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_0\/q                  macrocell8      3350   9866  25660  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    5641  15507  25660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell3        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 25878p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9728
-------------------------------------   ---- 
End-of-path arrival time (ps)           9728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell46         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/q             macrocell46     1250   1250  22578  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/main_1          macrocell11     2314   3564  22578  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell11     3350   6914  22578  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   2814   9728  25878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 25892p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9715
-------------------------------------   ---- 
End-of-path arrival time (ps)           9715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell46         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/q             macrocell46     1250   1250  22578  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/main_1          macrocell11     2314   3564  22578  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell11     3350   6914  22578  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell5   2800   9715  25892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:Net_1251\/main_7
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 26652p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11505
-------------------------------------   ----- 
End-of-path arrival time (ps)           11505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell49   1250   1250  26652  RISE       1
\Handle_Encoder:Net_1251_split\/main_3   macrocell45   4604   5854  26652  RISE       1
\Handle_Encoder:Net_1251_split\/q        macrocell45   3350   9204  26652  RISE       1
\Handle_Encoder:Net_1251\/main_7         macrocell40   2301  11505  26652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27335p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13832
-------------------------------------   ----- 
End-of-path arrival time (ps)           13832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_3\/main_0            macrocell10     4670   8170  27335  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_3\/q                 macrocell10     3350  11520  27335  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2312  13832  27335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell3        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28760p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12406
-------------------------------------   ----- 
End-of-path arrival time (ps)           12406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell4    670    670  20445  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell5      0    670  20445  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell5   2720   3390  20445  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_2\/main_0            macrocell9      3346   6736  28760  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_2\/q                 macrocell9      3350  10086  28760  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2320  12406  28760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell3        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 29774p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11392
-------------------------------------   ----- 
End-of-path arrival time (ps)           11392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell44         0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/q  macrocell44    1250   1250  27782  RISE       1
\Handle_Encoder:Net_530\/main_2                  macrocell12    3855   5105  29774  RISE       1
\Handle_Encoder:Net_530\/q                       macrocell12    3350   8455  29774  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_0        statusicell4   2937  11392  29774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 29881p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1251\/q                macrocell40    1250   1250  27465  RISE       1
\Handle_Encoder:Net_611\/main_1            macrocell13    4360   5610  29881  RISE       1
\Handle_Encoder:Net_611\/q                 macrocell13    3350   8960  29881  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_1  statusicell4   2326  11286  29881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 29932p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell42     4725   8225  29932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell42         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Net_1275\/main_0
Capture Clock  : \Handle_Encoder:Net_1275\/clock_0
Path slack     : 29932p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  20021  RISE       1
\Handle_Encoder:Net_1275\/main_0                             macrocell43     4725   8225  29932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1275\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 30765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1251\/q                                    macrocell40     1250   1250  27465  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell4   3592   4842  30765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 30945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1251\/q                                    macrocell40     1250   1250  27465  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell5   3411   4661  30945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 30955p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7202
-------------------------------------   ---- 
End-of-path arrival time (ps)           7202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell49   1250   1250  26652  RISE       1
\Handle_Encoder:bQuadDec:error\/main_2   macrocell51   5952   7202  30955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 31408p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell4    670    670  20445  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell5      0    670  20445  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell5   2720   3390  20445  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell41     3359   6749  31408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0   macrocell41         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Net_1275\/main_1
Capture Clock  : \Handle_Encoder:Net_1275\/clock_0
Path slack     : 31408p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell4    670    670  20445  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell5      0    670  20445  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell5   2720   3390  20445  RISE       1
\Handle_Encoder:Net_1275\/main_1                             macrocell43     3359   6749  31408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1275\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31443p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9723
-------------------------------------   ---- 
End-of-path arrival time (ps)           9723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  20021  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    6223   9723  31443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell3        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 31641p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell4   1370   1370  25660  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell5      0   1370  25660  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell5   2260   3630  25660  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell44     2886   6516  31641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell44         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 32364p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5793
-------------------------------------   ---- 
End-of-path arrival time (ps)           5793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1260\/q             macrocell50   1250   1250  21316  RISE       1
\Handle_Encoder:bQuadDec:error\/main_0  macrocell51   4543   5793  32364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 32377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1260\/q               macrocell50   1250   1250  21316  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_0  macrocell52   4529   5779  32377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 32377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1260\/q               macrocell50   1250   1250  21316  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_0  macrocell53   4529   5779  32377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:Net_1251\/main_3
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 32555p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell49   1250   1250  26652  RISE       1
\Handle_Encoder:Net_1251\/main_3         macrocell40   4352   5602  32555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:Net_1203\/main_1
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 32555p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell49   1250   1250  26652  RISE       1
\Handle_Encoder:Net_1203\/main_1         macrocell47   4352   5602  32555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 32607p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q   macrocell49   1250   1250  26652  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_2  macrocell52   4300   5550  32607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 32607p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q   macrocell49   1250   1250  26652  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_2  macrocell53   4300   5550  32607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 32688p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8479
-------------------------------------   ---- 
End-of-path arrival time (ps)           8479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1260\/q                macrocell50    1250   1250  21316  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_2  statusicell4   7229   8479  32688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:Net_1260\/main_2
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 32819p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q  macrocell52   1250   1250  25628  RISE       1
\Handle_Encoder:Net_1260\/main_2     macrocell50   4088   5338  32819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:Net_1260\/main_3
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 32827p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q  macrocell53   1250   1250  25985  RISE       1
\Handle_Encoder:Net_1260\/main_3     macrocell50   4080   5330  32827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:Net_1251\/main_6
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 32838p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q  macrocell53   1250   1250  25985  RISE       1
\Handle_Encoder:Net_1251\/main_6     macrocell40   4069   5319  32838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:Net_1203\/main_4
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 32838p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q  macrocell53   1250   1250  25985  RISE       1
\Handle_Encoder:Net_1203\/main_4     macrocell47   4069   5319  32838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1260\/main_1
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 33007p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5150
-------------------------------------   ---- 
End-of-path arrival time (ps)           5150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:error\/q  macrocell51   1250   1250  25815  RISE       1
\Handle_Encoder:Net_1260\/main_1   macrocell50   3900   5150  33007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:Net_1251\/main_2
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 33013p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q  macrocell48   1250   1250  26175  RISE       1
\Handle_Encoder:Net_1251\/main_2         macrocell40   3893   5143  33013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:Net_1203\/main_0
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 33013p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q  macrocell48   1250   1250  26175  RISE       1
\Handle_Encoder:Net_1203\/main_0         macrocell47   3893   5143  33013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1251\/main_4
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 33019p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:error\/q  macrocell51   1250   1250  25815  RISE       1
\Handle_Encoder:Net_1251\/main_4   macrocell40   3888   5138  33019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1203\/main_2
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 33019p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:error\/q  macrocell51   1250   1250  25815  RISE       1
\Handle_Encoder:Net_1203\/main_2   macrocell47   3888   5138  33019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:Net_1251\/main_5
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 33039p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q  macrocell52   1250   1250  25628  RISE       1
\Handle_Encoder:Net_1251\/main_5     macrocell40   3868   5118  33039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:Net_1203\/main_3
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 33039p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q  macrocell52   1250   1250  25628  RISE       1
\Handle_Encoder:Net_1203\/main_3     macrocell47   3868   5118  33039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Net_1251\/main_1
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 33321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1260\/q       macrocell50   1250   1250  21316  RISE       1
\Handle_Encoder:Net_1251\/main_1  macrocell40   3586   4836  33321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Net_1260\/main_0
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 33332p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1260\/q       macrocell50   1250   1250  21316  RISE       1
\Handle_Encoder:Net_1260\/main_0  macrocell50   3575   4825  33332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:Net_1251\/main_0
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 33462p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1251\/q       macrocell40   1250   1250  27465  RISE       1
\Handle_Encoder:Net_1251\/main_0  macrocell40   3445   4695  33462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 33660p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q     macrocell53   1250   1250  25985  RISE       1
\Handle_Encoder:bQuadDec:error\/main_5  macrocell51   3247   4497  33660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 33661p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q     macrocell52   1250   1250  25628  RISE       1
\Handle_Encoder:bQuadDec:error\/main_4  macrocell51   3246   4496  33661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 33665p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q       macrocell53   1250   1250  25985  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_5  macrocell52   3242   4492  33665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 33665p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q       macrocell53   1250   1250  25985  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_5  macrocell53   3242   4492  33665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 33666p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q       macrocell52   1250   1250  25628  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_4  macrocell52   3240   4490  33666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 33666p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q       macrocell52   1250   1250  25628  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_4  macrocell53   3240   4490  33666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 33697p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:error\/q       macrocell51   1250   1250  25815  RISE       1
\Handle_Encoder:bQuadDec:error\/main_3  macrocell51   3209   4459  33697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 33705p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:error\/q         macrocell51   1250   1250  25815  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_3  macrocell52   3201   4451  33705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 33705p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:error\/q         macrocell51   1250   1250  25815  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_3  macrocell53   3201   4451  33705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 33963p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q       macrocell49   1250   1250  26652  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell49   2943   4193  33963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell49         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 33985p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell16   1250   1250  33985  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell17   2922   4172  33985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell17         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 33985p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell16   1250   1250  33985  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell48   2922   4172  33985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell48         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 34095p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q   macrocell48   1250   1250  26175  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_1  macrocell52   2811   4061  34095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 34095p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q   macrocell48   1250   1250  26175  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_1  macrocell53   2811   4061  34095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34101p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q       macrocell48   1250   1250  26175  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell48   2806   4056  34101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell48         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 34101p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q  macrocell48   1250   1250  26175  RISE       1
\Handle_Encoder:bQuadDec:error\/main_1   macrocell51   2806   4056  34101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/clock_0         macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell18   1250   1250  34594  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell48   2313   3563  34594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell48         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell20   1250   1250  34597  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell21   2310   3560  34597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/clock_0         macrocell21         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell20   1250   1250  34597  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell49   2310   3560  34597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell49         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34598p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell17   1250   1250  34598  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell18   2309   3559  34598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/clock_0         macrocell18         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34598p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell17   1250   1250  34598  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell48   2309   3559  34598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell48         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/clock_0         macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell19   1250   1250  34601  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell20   2305   3555  34601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell20         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/clock_0         macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell19   1250   1250  34601  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell49   2305   3555  34601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell49         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1203\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 34602p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1203\/q                              macrocell47   1250   1250  22588  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell46   2304   3554  34602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell46         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 34604p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7063
-------------------------------------   ---- 
End-of-path arrival time (ps)           7063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1260\/q                             macrocell50    1250   1250  21316  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   5813   7063  34604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell3        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/clock_0         macrocell21         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell21   1250   1250  34610  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell49   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell49         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 36695p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:error\/q          macrocell51    1250   1250  25815  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_3  statusicell4   3222   4472  36695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67389p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   3084   6584  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11714  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11714  67389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell7       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Steer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70578p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12256
-------------------------------------   ----- 
End-of-path arrival time (ps)           12256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  67389  RISE       1
\PWM_Steer:PWMUDB:status_2\/main_1          macrocell14     3087   6587  70578  RISE       1
\PWM_Steer:PWMUDB:status_2\/q               macrocell14     3350   9937  70578  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2318  12256  70578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70689p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   3084   6584  70689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70849p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  67389  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2924   6424  70849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell7       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 72760p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:runmode_enable\/q         macrocell56     1250   1250  69460  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   3264   4514  72760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 72799p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:runmode_enable\/q         macrocell56     1250   1250  69460  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   3224   4474  72799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell7       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_273/main_1
Capture Clock  : Net_273/clock_0
Path slack     : 73174p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6650
-------------------------------------   ---- 
End-of-path arrival time (ps)           6650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  73174  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  73174  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  73174  RISE       1
Net_273/main_1                             macrocell59     2900   6650  73174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_273/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Steer:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Steer:PWMUDB:prevCompare1\/clock_0
Path slack     : 73178p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  73174  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  73174  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  73174  RISE       1
\PWM_Steer:PWMUDB:prevCompare1\/main_0     macrocell57     2895   6645  73178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:prevCompare1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Steer:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Steer:PWMUDB:status_0\/clock_0
Path slack     : 73183p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  73174  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  73174  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  73174  RISE       1
\PWM_Steer:PWMUDB:status_0\/main_1         macrocell58     2890   6640  73183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:status_0\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:runmode_enable\/q
Path End       : Net_273/main_0
Capture Clock  : Net_273/clock_0
Path slack     : 75358p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:runmode_enable\/q  macrocell56   1250   1250  69460  RISE       1
Net_273/main_0                       macrocell59   3216   4466  75358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_273/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:prevCompare1\/q
Path End       : \PWM_Steer:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Steer:PWMUDB:status_0\/clock_0
Path slack     : 76271p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:prevCompare1\/clock_0                    macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:prevCompare1\/q   macrocell57   1250   1250  76271  RISE       1
\PWM_Steer:PWMUDB:status_0\/main_0  macrocell58   2302   3552  76271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:status_0\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Steer:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Steer:PWMUDB:runmode_enable\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk1:ctrlreg\/clock                   controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  76287  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/main_0      macrocell56    2326   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:status_0\/q
Path End       : \PWM_Steer:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Steer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79260p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:status_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:status_0\/q               macrocell58    1250   1250  79260  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2323   3573  79260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317523p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11580
-------------------------------------   ----- 
End-of-path arrival time (ps)           11580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   2950   6450  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11580  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11580  317523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell3       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Brake:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Brake:PWMUDB:genblk8:stsreg\/clock
Path slack     : 320599p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12235
-------------------------------------   ----- 
End-of-path arrival time (ps)           12235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  317523  RISE       1
\PWM_Brake:PWMUDB:status_2\/main_1          macrocell6      3082   6582  320599  RISE       1
\PWM_Brake:PWMUDB:status_2\/q               macrocell6      3350   9932  320599  RISE       1
\PWM_Brake:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2303  12235  320599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:genblk8:stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 320695p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6579
-------------------------------------   ---- 
End-of-path arrival time (ps)           6579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell3   3079   6579  320695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell3       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 320823p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  317523  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   2950   6450  320823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:runmode_enable\/q
Path End       : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 321165p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:runmode_enable\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:runmode_enable\/q         macrocell36     1250   1250  319171  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell3   4858   6108  321165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell3       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:runmode_enable\/q
Path End       : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 322471p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:runmode_enable\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:runmode_enable\/q         macrocell36     1250   1250  319171  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell2   3552   4802  322471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Brake:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Brake:PWMUDB:status_0\/clock_0
Path slack     : 323131p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  323131  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  323131  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  323131  RISE       1
\PWM_Brake:PWMUDB:status_0\/main_1         macrocell38     2942   6692  323131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:status_0\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_170/main_1
Capture Clock  : Net_170/clock_0
Path slack     : 323135p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  323131  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  323131  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  323131  RISE       1
Net_170/main_1                             macrocell39     2938   6688  323135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_170/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Brake:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Brake:PWMUDB:prevCompare1\/clock_0
Path slack     : 323144p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6679
-------------------------------------   ---- 
End-of-path arrival time (ps)           6679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  323131  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  323131  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  323131  RISE       1
\PWM_Brake:PWMUDB:prevCompare1\/main_0     macrocell37     2929   6679  323144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:prevCompare1\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:runmode_enable\/q
Path End       : Net_170/main_0
Capture Clock  : Net_170/clock_0
Path slack     : 325032p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4791
-------------------------------------   ---- 
End-of-path arrival time (ps)           4791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:runmode_enable\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:runmode_enable\/q  macrocell36   1250   1250  319171  RISE       1
Net_170/main_0                       macrocell39   3541   4791  325032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_170/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:prevCompare1\/q
Path End       : \PWM_Brake:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Brake:PWMUDB:status_0\/clock_0
Path slack     : 326290p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:prevCompare1\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:prevCompare1\/q   macrocell37   1250   1250  326290  RISE       1
\PWM_Brake:PWMUDB:status_0\/main_0  macrocell38   2283   3533  326290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:status_0\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Brake:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Brake:PWMUDB:runmode_enable\/clock_0
Path slack     : 326300p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:genblk1:ctrlreg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  326300  RISE       1
\PWM_Brake:PWMUDB:runmode_enable\/main_0      macrocell36    2314   3524  326300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:runmode_enable\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:status_0\/q
Path End       : \PWM_Brake:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Brake:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329272p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:status_0\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:status_0\/q               macrocell38    1250   1250  329272  RISE       1
\PWM_Brake:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2311   3561  329272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:genblk8:stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:rx_state_0\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1230601p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15889
-------------------------------------   ----- 
End-of-path arrival time (ps)           15889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
Net_210/q                             macrocell55   1250   1250  1230601  RISE       1
\SBUS_UART:BUART:rx_postpoll\/main_1  macrocell3    4900   6150  1230601  RISE       1
\SBUS_UART:BUART:rx_postpoll\/q       macrocell3    3350   9500  1230601  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_3   macrocell23   6389  15889  1230601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:rx_status_3\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_status_3\/clock_0
Path slack     : 1231014p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15476
-------------------------------------   ----- 
End-of-path arrival time (ps)           15476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
Net_210/q                             macrocell55   1250   1250  1230601  RISE       1
\SBUS_UART:BUART:rx_postpoll\/main_1  macrocell3    4900   6150  1230601  RISE       1
\SBUS_UART:BUART:rx_postpoll\/q       macrocell3    3350   9500  1230601  RISE       1
\SBUS_UART:BUART:rx_status_3\/main_3  macrocell32   5976  15476  1231014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1231036p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15454
-------------------------------------   ----- 
End-of-path arrival time (ps)           15454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell55         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_210/q                                     macrocell55   1250   1250  1230601  RISE       1
\SBUS_UART:BUART:rx_postpoll\/main_1          macrocell3    4900   6150  1230601  RISE       1
\SBUS_UART:BUART:rx_postpoll\/q               macrocell3    3350   9500  1230601  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/main_3  macrocell33   5954  15454  1231036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell33         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:rx_parity_bit\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1231036p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15454
-------------------------------------   ----- 
End-of-path arrival time (ps)           15454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
Net_210/q                               macrocell55   1250   1250  1230601  RISE       1
\SBUS_UART:BUART:rx_postpoll\/main_1    macrocell3    4900   6150  1230601  RISE       1
\SBUS_UART:BUART:rx_postpoll\/q         macrocell3    3350   9500  1230601  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/main_3  macrocell35   5954  15454  1231036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \SBUS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1233203p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3470
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13327
-------------------------------------   ----- 
End-of-path arrival time (ps)           13327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell55         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_210/q                                    macrocell55     1250   1250  1230601  RISE       1
\SBUS_UART:BUART:rx_postpoll\/main_1         macrocell3      4900   6150  1230601  RISE       1
\SBUS_UART:BUART:rx_postpoll\/q              macrocell3      3350   9500  1230601  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   3827  13327  1233203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \SBUS_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1233413p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -5360
--------------------------------------------   ------- 
End-of-path required time (ps)                 1244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11227
-------------------------------------   ----- 
End-of-path arrival time (ps)           11227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q            macrocell22   1250   1250  1233413  RISE       1
\SBUS_UART:BUART:rx_counter_load\/main_0  macrocell2    4375   5625  1233413  RISE       1
\SBUS_UART:BUART:rx_counter_load\/q       macrocell2    3350   8975  1233413  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/load   count7cell    2252  11227  1233413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \SBUS_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \SBUS_UART:BUART:sRX:RxSts\/clock
Path slack     : 1234214p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15286
-------------------------------------   ----- 
End-of-path arrival time (ps)           15286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1234214  RISE       1
\SBUS_UART:BUART:rx_status_4\/main_1                 macrocell4      2836   6416  1234214  RISE       1
\SBUS_UART:BUART:rx_status_4\/q                      macrocell4      3350   9766  1234214  RISE       1
\SBUS_UART:BUART:sRX:RxSts\/status_4                 statusicell1    5520  15286  1234214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \SBUS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1237824p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 1243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6166
-------------------------------------   ---- 
End-of-path arrival time (ps)           6166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q                macrocell22     1250   1250  1233413  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   4916   6166  1237824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \SBUS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1238701p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 1243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5289
-------------------------------------   ---- 
End-of-path arrival time (ps)           5289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q                macrocell23     1250   1250  1234291  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   4039   5289  1238701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:rx_state_2\/main_5
Capture Clock  : \SBUS_UART:BUART:rx_state_2\/clock_0
Path slack     : 1238712p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7778
-------------------------------------   ---- 
End-of-path arrival time (ps)           7778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
Net_210/q                            macrocell55   1250   1250  1230601  RISE       1
\SBUS_UART:BUART:rx_state_2\/main_5  macrocell26   6528   7778  1238712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \SBUS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1239250p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 1243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  1239250  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   3490   4740  1239250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1240294p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  1239250  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/main_2  macrocell24   4946   6196  1240294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:rx_status_3\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_status_3\/clock_0
Path slack     : 1240294p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1239250  RISE       1
\SBUS_UART:BUART:rx_status_3\/main_2  macrocell32   4946   6196  1240294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:rx_status_2\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_status_2\/clock_0
Path slack     : 1240302p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6188
-------------------------------------   ---- 
End-of-path arrival time (ps)           6188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1239250  RISE       1
\SBUS_UART:BUART:rx_status_2\/main_2  macrocell31   4938   6188  1240302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1240302p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6188
-------------------------------------   ---- 
End-of-path arrival time (ps)           6188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q          macrocell27   1250   1250  1239250  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/main_2  macrocell33   4938   6188  1240302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell33         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:rx_parity_bit\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1240302p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6188
-------------------------------------   ---- 
End-of-path arrival time (ps)           6188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q    macrocell27   1250   1250  1239250  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/main_2  macrocell35   4938   6188  1240302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:pollcount_1\/main_3
Capture Clock  : \SBUS_UART:BUART:pollcount_1\/clock_0
Path slack     : 1240340p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6150
-------------------------------------   ---- 
End-of-path arrival time (ps)           6150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
Net_210/q                             macrocell55   1250   1250  1230601  RISE       1
\SBUS_UART:BUART:pollcount_1\/main_3  macrocell29   4900   6150  1240340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:pollcount_1\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:pollcount_0\/main_2
Capture Clock  : \SBUS_UART:BUART:pollcount_0\/clock_0
Path slack     : 1240340p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6150
-------------------------------------   ---- 
End-of-path arrival time (ps)           6150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
Net_210/q                             macrocell55   1250   1250  1230601  RISE       1
\SBUS_UART:BUART:pollcount_0\/main_2  macrocell30   4900   6150  1240340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:pollcount_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:rx_last\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_last\/clock_0
Path slack     : 1240341p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
Net_210/q                         macrocell55   1250   1250  1230601  RISE       1
\SBUS_UART:BUART:rx_last\/main_0  macrocell34   4899   6149  1240341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_last\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : Net_210/main_0
Capture Clock  : Net_210/clock_0
Path slack     : 1240341p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell55         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_210/q       macrocell55   1250   1250  1230601  RISE       1
Net_210/main_0  macrocell55   4899   6149  1240341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell55         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_status_2\/main_4
Capture Clock  : \SBUS_UART:BUART:rx_status_2\/clock_0
Path slack     : 1240412p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q        macrocell26   1250   1250  1235246  RISE       1
\SBUS_UART:BUART:rx_status_2\/main_4  macrocell31   4828   6078  1240412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \SBUS_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1240412p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q                macrocell26   1250   1250  1235246  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/main_5  macrocell33   4828   6078  1240412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell33         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_parity_bit\/main_5
Capture Clock  : \SBUS_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1240412p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q          macrocell26   1250   1250  1235246  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/main_5  macrocell35   4828   6078  1240412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_state_0\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1240865p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q       macrocell22   1250   1250  1233413  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_0  macrocell23   4375   5625  1240865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_state_3\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_state_3\/clock_0
Path slack     : 1240865p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q       macrocell22   1250   1250  1233413  RISE       1
\SBUS_UART:BUART:rx_state_3\/main_0  macrocell25   4375   5625  1240865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_state_2\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_state_2\/clock_0
Path slack     : 1240865p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q       macrocell22   1250   1250  1233413  RISE       1
\SBUS_UART:BUART:rx_state_2\/main_0  macrocell26   4375   5625  1240865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \SBUS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1240968p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q         macrocell26   1250   1250  1235246  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/main_4  macrocell24   4272   5522  1240968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1240968p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q               macrocell26   1250   1250  1235246  RISE       1
\SBUS_UART:BUART:rx_state_stop1_reg\/main_3  macrocell28   4272   5522  1240968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell28         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_status_3\/main_5
Capture Clock  : \SBUS_UART:BUART:rx_status_3\/clock_0
Path slack     : 1240968p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q        macrocell26   1250   1250  1235246  RISE       1
\SBUS_UART:BUART:rx_status_3\/main_5  macrocell32   4272   5522  1240968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1241073p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q         macrocell23   1250   1250  1234291  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/main_1  macrocell24   4167   5417  1241073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1241073p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q               macrocell23   1250   1250  1234291  RISE       1
\SBUS_UART:BUART:rx_state_stop1_reg\/main_1  macrocell28   4167   5417  1241073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell28         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_status_3\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_status_3\/clock_0
Path slack     : 1241073p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q        macrocell23   1250   1250  1234291  RISE       1
\SBUS_UART:BUART:rx_status_3\/main_1  macrocell32   4167   5417  1241073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_status_2\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_status_2\/clock_0
Path slack     : 1241094p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5396
-------------------------------------   ---- 
End-of-path arrival time (ps)           5396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q        macrocell23   1250   1250  1234291  RISE       1
\SBUS_UART:BUART:rx_status_2\/main_1  macrocell31   4146   5396  1241094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1241094p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5396
-------------------------------------   ---- 
End-of-path arrival time (ps)           5396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q                macrocell23   1250   1250  1234291  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/main_1  macrocell33   4146   5396  1241094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell33         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_parity_bit\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1241094p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5396
-------------------------------------   ---- 
End-of-path arrival time (ps)           5396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q          macrocell23   1250   1250  1234291  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/main_1  macrocell35   4146   5396  1241094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_state_0\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1241743p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  1234291  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_1  macrocell23   3497   4747  1241743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_state_3\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_state_3\/clock_0
Path slack     : 1241743p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  1234291  RISE       1
\SBUS_UART:BUART:rx_state_3\/main_1  macrocell25   3497   4747  1241743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_state_2\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_state_2\/clock_0
Path slack     : 1241743p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  1234291  RISE       1
\SBUS_UART:BUART:rx_state_2\/main_1  macrocell26   3497   4747  1241743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1241921p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q         macrocell25   1250   1250  1235550  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/main_3  macrocell24   3319   4569  1241921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1241921p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q               macrocell25   1250   1250  1235550  RISE       1
\SBUS_UART:BUART:rx_state_stop1_reg\/main_2  macrocell28   3319   4569  1241921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell28         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_status_3\/main_4
Capture Clock  : \SBUS_UART:BUART:rx_status_3\/clock_0
Path slack     : 1241921p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q        macrocell25   1250   1250  1235550  RISE       1
\SBUS_UART:BUART:rx_status_3\/main_4  macrocell32   3319   4569  1241921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_status_2\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_status_2\/clock_0
Path slack     : 1241937p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q        macrocell25   1250   1250  1235550  RISE       1
\SBUS_UART:BUART:rx_status_2\/main_3  macrocell31   3303   4553  1241937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \SBUS_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1241937p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q                macrocell25   1250   1250  1235550  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/main_4  macrocell33   3303   4553  1241937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell33         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_parity_bit\/main_4
Capture Clock  : \SBUS_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1241937p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q          macrocell25   1250   1250  1235550  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/main_4  macrocell35   3303   4553  1241937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:rx_state_0\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1242277p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1239250  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_2   macrocell23   2963   4213  1242277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:rx_state_3\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_state_3\/clock_0
Path slack     : 1242277p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1239250  RISE       1
\SBUS_UART:BUART:rx_state_3\/main_2   macrocell25   2963   4213  1242277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:rx_state_2\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_state_2\/clock_0
Path slack     : 1242277p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1239250  RISE       1
\SBUS_UART:BUART:rx_state_2\/main_2   macrocell26   2963   4213  1242277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \SBUS_UART:BUART:rx_state_0\/main_8
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1242283p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1242283  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_8         macrocell23   2267   4207  1242283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \SBUS_UART:BUART:rx_state_3\/main_7
Capture Clock  : \SBUS_UART:BUART:rx_state_3\/clock_0
Path slack     : 1242283p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1242283  RISE       1
\SBUS_UART:BUART:rx_state_3\/main_7         macrocell25   2267   4207  1242283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \SBUS_UART:BUART:rx_state_0\/main_7
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1242295p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1242295  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_7         macrocell23   2255   4195  1242295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \SBUS_UART:BUART:rx_state_3\/main_6
Capture Clock  : \SBUS_UART:BUART:rx_state_3\/clock_0
Path slack     : 1242295p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1242295  RISE       1
\SBUS_UART:BUART:rx_state_3\/main_6         macrocell25   2255   4195  1242295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \SBUS_UART:BUART:rx_state_0\/main_6
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1242298p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1242298  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_6         macrocell23   2252   4192  1242298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \SBUS_UART:BUART:rx_state_3\/main_5
Capture Clock  : \SBUS_UART:BUART:rx_state_3\/clock_0
Path slack     : 1242298p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1242298  RISE       1
\SBUS_UART:BUART:rx_state_3\/main_5         macrocell25   2252   4192  1242298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \SBUS_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1242300p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1242300  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/main_0   macrocell27   2250   4190  1242300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell27         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \SBUS_UART:BUART:pollcount_1\/main_0
Capture Clock  : \SBUS_UART:BUART:pollcount_1\/clock_0
Path slack     : 1242300p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1242300  RISE       1
\SBUS_UART:BUART:pollcount_1\/main_0        macrocell29   2250   4190  1242300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:pollcount_1\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \SBUS_UART:BUART:pollcount_0\/main_0
Capture Clock  : \SBUS_UART:BUART:pollcount_0\/clock_0
Path slack     : 1242300p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1242300  RISE       1
\SBUS_UART:BUART:pollcount_0\/main_0        macrocell30   2250   4190  1242300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:pollcount_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \SBUS_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1242302p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1242302  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/main_1   macrocell27   2248   4188  1242302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell27         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \SBUS_UART:BUART:pollcount_1\/main_1
Capture Clock  : \SBUS_UART:BUART:pollcount_1\/clock_0
Path slack     : 1242302p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1242302  RISE       1
\SBUS_UART:BUART:pollcount_1\/main_1        macrocell29   2248   4188  1242302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:pollcount_1\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \SBUS_UART:BUART:pollcount_0\/main_1
Capture Clock  : \SBUS_UART:BUART:pollcount_0\/clock_0
Path slack     : 1242302p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1242302  RISE       1
\SBUS_UART:BUART:pollcount_0\/main_1        macrocell30   2248   4188  1242302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:pollcount_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \SBUS_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1242306p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1242306  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/main_2   macrocell27   2244   4184  1242306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell27         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_load_fifo\/q
Path End       : \SBUS_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \SBUS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1242439p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3130
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_load_fifo\/q            macrocell24     1250   1250  1237067  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   3181   4431  1242439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1242644p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q         macrocell22   1250   1250  1233413  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/main_0  macrocell24   2596   3846  1242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1242644p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q               macrocell22   1250   1250  1233413  RISE       1
\SBUS_UART:BUART:rx_state_stop1_reg\/main_0  macrocell28   2596   3846  1242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell28         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_status_3\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_status_3\/clock_0
Path slack     : 1242644p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q        macrocell22   1250   1250  1233413  RISE       1
\SBUS_UART:BUART:rx_status_3\/main_0  macrocell32   2596   3846  1242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_status_2\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_status_2\/clock_0
Path slack     : 1242650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q        macrocell22   1250   1250  1233413  RISE       1
\SBUS_UART:BUART:rx_status_2\/main_0  macrocell31   2590   3840  1242650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1242650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q                macrocell22   1250   1250  1233413  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/main_0  macrocell33   2590   3840  1242650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell33         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_parity_bit\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1242650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q          macrocell22   1250   1250  1233413  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/main_0  macrocell35   2590   3840  1242650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_state_0\/main_5
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1242698p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q       macrocell26   1250   1250  1235246  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_5  macrocell23   2542   3792  1242698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_state_3\/main_4
Capture Clock  : \SBUS_UART:BUART:rx_state_3\/clock_0
Path slack     : 1242698p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q       macrocell26   1250   1250  1235246  RISE       1
\SBUS_UART:BUART:rx_state_3\/main_4  macrocell25   2542   3792  1242698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_state_2\/main_4
Capture Clock  : \SBUS_UART:BUART:rx_state_2\/clock_0
Path slack     : 1242698p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q       macrocell26   1250   1250  1235246  RISE       1
\SBUS_UART:BUART:rx_state_2\/main_4  macrocell26   2542   3792  1242698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_status_3\/q
Path End       : \SBUS_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \SBUS_UART:BUART:sRX:RxSts\/clock
Path slack     : 1242724p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6776
-------------------------------------   ---- 
End-of-path arrival time (ps)           6776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_3\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_status_3\/q       macrocell32    1250   1250  1242724  RISE       1
\SBUS_UART:BUART:sRX:RxSts\/status_3  statusicell1   5526   6776  1242724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_parity_bit\/q
Path End       : \SBUS_UART:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \SBUS_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1242919p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_parity_bit\/q             macrocell35   1250   1250  1242919  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/main_7  macrocell33   2321   3571  1242919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell33         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_parity_bit\/q
Path End       : \SBUS_UART:BUART:rx_parity_bit\/main_6
Capture Clock  : \SBUS_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1242919p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_parity_bit\/q       macrocell35   1250   1250  1242919  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/main_6  macrocell35   2321   3571  1242919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_parity_error_pre\/q
Path End       : \SBUS_UART:BUART:rx_status_2\/main_5
Capture Clock  : \SBUS_UART:BUART:rx_status_2\/clock_0
Path slack     : 1242948p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_parity_error_pre\/q  macrocell33   1250   1250  1242948  RISE       1
\SBUS_UART:BUART:rx_status_2\/main_5     macrocell31   2292   3542  1242948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_parity_error_pre\/q
Path End       : \SBUS_UART:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \SBUS_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1242948p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_parity_error_pre\/q       macrocell33   1250   1250  1242948  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/main_6  macrocell33   2292   3542  1242948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell33         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:pollcount_1\/q
Path End       : \SBUS_UART:BUART:pollcount_1\/main_2
Capture Clock  : \SBUS_UART:BUART:pollcount_1\/clock_0
Path slack     : 1242976p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3514
-------------------------------------   ---- 
End-of-path arrival time (ps)           3514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:pollcount_1\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:pollcount_1\/q       macrocell29   1250   1250  1233237  RISE       1
\SBUS_UART:BUART:pollcount_1\/main_2  macrocell29   2264   3514  1242976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:pollcount_1\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_last\/q
Path End       : \SBUS_UART:BUART:rx_state_2\/main_6
Capture Clock  : \SBUS_UART:BUART:rx_state_2\/clock_0
Path slack     : 1242992p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_last\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_last\/q          macrocell34   1250   1250  1242992  RISE       1
\SBUS_UART:BUART:rx_state_2\/main_6  macrocell26   2248   3498  1242992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_state_0\/main_4
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1243002p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  1235550  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_4  macrocell23   2238   3488  1243002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_state_3\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_state_3\/clock_0
Path slack     : 1243002p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  1235550  RISE       1
\SBUS_UART:BUART:rx_state_3\/main_3  macrocell25   2238   3488  1243002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_state_2\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_state_2\/clock_0
Path slack     : 1243002p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  1235550  RISE       1
\SBUS_UART:BUART:rx_state_2\/main_3  macrocell26   2238   3488  1243002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:pollcount_0\/q
Path End       : \SBUS_UART:BUART:pollcount_1\/main_4
Capture Clock  : \SBUS_UART:BUART:pollcount_1\/clock_0
Path slack     : 1243004p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:pollcount_0\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:pollcount_0\/q       macrocell30   1250   1250  1233265  RISE       1
\SBUS_UART:BUART:pollcount_1\/main_4  macrocell29   2236   3486  1243004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:pollcount_1\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:pollcount_0\/q
Path End       : \SBUS_UART:BUART:pollcount_0\/main_3
Capture Clock  : \SBUS_UART:BUART:pollcount_0\/clock_0
Path slack     : 1243004p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:pollcount_0\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:pollcount_0\/q       macrocell30   1250   1250  1233265  RISE       1
\SBUS_UART:BUART:pollcount_0\/main_3  macrocell30   2236   3486  1243004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:pollcount_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:sample\/q
Path End       : Net_210/main_2
Capture Clock  : Net_210/clock_0
Path slack     : 1243008p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\GlitchFilter_1:genblk1[0]:sample\/q  macrocell54   1250   1250  1243008  RISE       1
Net_210/main_2                        macrocell55   2232   3482  1243008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell55         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_status_2\/q
Path End       : \SBUS_UART:BUART:sRX:RxSts\/status_2
Capture Clock  : \SBUS_UART:BUART:sRX:RxSts\/clock
Path slack     : 1245935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_status_2\/q       macrocell31    1250   1250  1245935  RISE       1
\SBUS_UART:BUART:sRX:RxSts\/status_2  statusicell1   2315   3565  1245935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxSts\/clock                          statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

