Implementation;Generate Bitstream;RootName:u8
HelpInfo,C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin\assistant
Implementation;Synthesis||CG1337||@W:Net almost_full is not declared.||u8.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/55||ram.v(545);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/545
Implementation;Synthesis||CG1337||@W:Net almost_empty is not declared.||u8.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/56||ram.v(546);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/546
Implementation;Synthesis||CG921||@W:wbck is already declared in this scope.||u8.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/61||test.v(284);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\test.v'/linenumber/284
Implementation;Synthesis||CG775||@N: Component CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||u8.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/89||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/90||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/91||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/92||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/93||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/94||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/95||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/96||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/97||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/98||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/99||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/100||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/101||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL169||@W:Pruning unused register demo[17:0]. Make sure that there are no unused intermediate registers.||u8.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/114||sd.v(1306);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/1306
Implementation;Synthesis||CL169||@W:Pruning unused register dbg[7:0]. Make sure that there are no unused intermediate registers.||u8.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/115||sd.v(1274);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/1274
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 28 of odin[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/116||sd.v(1306);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/1306
Implementation;Synthesis||CL113||@W:Feedback mux created for signal db[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||u8.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/117||sd.v(1306);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/1306
Implementation;Synthesis||CL250||@W:All reachable assignments to db[7:0] assign 0, register removed by optimization||u8.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/118||sd.v(1306);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/1306
Implementation;Synthesis||CL169||@W:Pruning unused register c3[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/131||bigfifo.v(110);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/110
Implementation;Synthesis||CL169||@W:Pruning unused register c2[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/132||bigfifo.v(109);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/109
Implementation;Synthesis||CL190||@W:Optimizing register bit HTRANS[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/133||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of HTRANS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/134||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_clear_i2s. Make sure that there are no unused intermediate registers.||u8.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/137||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||CG133||@W:Object n_write_block_addr is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/139||ram.v(518);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/518
Implementation;Synthesis||CG360||@W:Removing wire read_addr_inc, as there is no assignment to it.||u8.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/140||ram.v(521);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/521
Implementation;Synthesis||CL169||@W:Pruning unused register dbg[7:0]. Make sure that there are no unused intermediate registers.||u8.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/142||ram.v(619);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/619
Implementation;Synthesis||CL169||@W:Pruning unused register write_block_addr[13:0]. Make sure that there are no unused intermediate registers.||u8.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/143||ram.v(619);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/619
Implementation;Synthesis||CL169||@W:Pruning unused register ready. Make sure that there are no unused intermediate registers.||u8.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/144||ram.v(619);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/619
Implementation;Synthesis||CL190||@W:Optimizing register bit HTRANS[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/145||ram.v(619);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/619
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of HTRANS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/146||ram.v(619);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/619
Implementation;Synthesis||CS263||@W:Port-width mismatch for port pcm_left. The port definition is 32 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.||u8.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/153||sd.v(226);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/226
Implementation;Synthesis||CS263||@W:Port-width mismatch for port pcm_right. The port definition is 32 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.||u8.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/154||sd.v(226);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/226
Implementation;Synthesis||CS263||@W:Port-width mismatch for port dsd138_ctrl. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.||u8.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/155||sd.v(225);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/225
Implementation;Synthesis||CG360||@W:Removing wire adc_debug, as there is no assignment to it.||u8.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/156||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit sound_card_ctrl[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/158||sd.v(384);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/384
Implementation;Synthesis||CL190||@W:Optimizing register bit sound_card_ctrl[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/159||sd.v(384);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/384
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 3 of sound_card_ctrl[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/160||sd.v(384);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/384
Implementation;Synthesis||CL169||@W:Pruning unused register z[31][31:0]. Make sure that there are no unused intermediate registers.||u8.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/163||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL271||@W:Pruning unused bits 30 to 0 of z[30][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/164||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL265||@W:Removing unused bit 71 of AX[71:0]. Either assign all bits or reduce the width of the signal.||u8.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/167||wavegen.v(53);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\wavegen.v'/linenumber/53
Implementation;Synthesis||CL271||@W:Pruning unused bits 30 to 0 of AX[71:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/168||wavegen.v(53);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\wavegen.v'/linenumber/53
Implementation;Synthesis||CL265||@W:Removing unused bit 71 of BX[71:0]. Either assign all bits or reduce the width of the signal.||u8.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/169||wavegen.v(53);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\wavegen.v'/linenumber/53
Implementation;Synthesis||CL271||@W:Pruning unused bits 30 to 0 of BX[71:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/170||wavegen.v(53);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\wavegen.v'/linenumber/53
Implementation;Synthesis||CG133||@W:Object word is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/175||sound.v(1215);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sound.v'/linenumber/1215
Implementation;Synthesis||CG133||@W:Object n_sample_shift_l is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/183||dsd128filter.v(40);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\dsd128filter.v'/linenumber/40
Implementation;Synthesis||CG133||@W:Object n_sample_shift_r is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/184||dsd128filter.v(40);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\dsd128filter.v'/linenumber/40
Implementation;Synthesis||CG133||@W:Object n_sample_l is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/185||dsd128filter.v(41);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\dsd128filter.v'/linenumber/41
Implementation;Synthesis||CG133||@W:Object n_sample_r is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/186||dsd128filter.v(41);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\dsd128filter.v'/linenumber/41
Implementation;Synthesis||CG133||@W:Object n_i is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/187||dsd128filter.v(43);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\dsd128filter.v'/linenumber/43
Implementation;Synthesis||CG133||@W:Object n_sum_l is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/188||dsd128filter.v(70);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\dsd128filter.v'/linenumber/70
Implementation;Synthesis||CG133||@W:Object n_sum_r is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/189||dsd128filter.v(70);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\dsd128filter.v'/linenumber/70
Implementation;Synthesis||CG133||@W:Object n_dout_l is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/190||dsd128filter.v(71);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\dsd128filter.v'/linenumber/71
Implementation;Synthesis||CG133||@W:Object n_dout_r is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/191||dsd128filter.v(71);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\dsd128filter.v'/linenumber/71
Implementation;Synthesis||CL271||@W:Pruning unused bits 37 to 36 of result[37:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/196||adc96.v(193);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/193
Implementation;Synthesis||CL271||@W:Pruning unused bits 3 to 0 of result[37:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/197||adc96.v(193);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/193
Implementation;Synthesis||CG133||@W:Object n_i is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/209||adc96.v(48);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/48
Implementation;Synthesis||CL207||@W:All reachable assignments to latch1394 assign 0, register removed by optimization.||u8.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/211||adc96.v(57);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/57
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dsd_lnn[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/212||adc96.v(117);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/117
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dsd_rnn[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/213||adc96.v(117);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/117
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dsd_lpp[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/214||adc96.v(117);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/117
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dsd_rpp[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/215||adc96.v(117);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/117
Implementation;Synthesis||CG360||@W:Removing wire lrck_g, as there is no assignment to it.||u8.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/218||test.v(269);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\test.v'/linenumber/269
Implementation;Synthesis||CG360||@W:Removing wire data_g, as there is no assignment to it.||u8.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/219||test.v(269);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\test.v'/linenumber/269
Implementation;Synthesis||CL169||@W:Pruning unused register rrdata[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/221||test.v(304);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\test.v'/linenumber/304
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/231||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/232||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/233||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/234||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/235||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/236||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/282||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/283||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/284||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/323||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/324||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/325||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||u8.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/508||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||u8.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/509||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||u8.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/510||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||u8.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/511||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||u8.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/512||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||u8.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/513||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||u8.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/514||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||u8.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/515||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||u8.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/516||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||u8.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/517||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||u8.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/518||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||u8.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/519||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||u8.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/520||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||u8.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/521||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||u8.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/522||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||u8.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/523||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||u8.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/524||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||u8.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/525||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||u8.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/526||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||u8.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/527||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/528||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/529||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/530||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/531||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/532||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/533||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||u8.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/534||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||u8.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/535||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||u8.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/536||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||u8.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/537||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||u8.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/538||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/545||u8_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/546||u8_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/547||u8_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/548||u8_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/549||u8_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL247||@W:Input port bit 0 of FIC_0_AHB_S_HTRANS[1:0] is unused||u8.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/563||u8_sb_HPMS.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb_HPMS\u8_sb_HPMS.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input XTL is unused.||u8.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/568||u8_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/572||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/573||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/574||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/575||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||u8.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/576||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||u8.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/583||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||u8.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/590||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||u8.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/597||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||u8.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/604||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||u8.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/614||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||u8.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/615||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||u8.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/616||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||u8.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/617||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||u8.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/618||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||u8.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/619||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||u8.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/620||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||u8.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/621||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||u8.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/622||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||u8.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/623||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||u8.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/624||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||u8.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/625||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||u8.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/626||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||u8.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/627||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||u8.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/628||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||u8.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/629||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||u8.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/630||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||u8.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/631||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||u8.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/632||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||u8.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/633||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||u8.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/634||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||u8.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/635||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||u8.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/636||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||u8.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/637||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||u8.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/638||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||u8.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/639||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||u8.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/640||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||u8.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/641||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||u8.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/642||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||u8.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/643||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||u8.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/644||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||u8.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/645||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||u8.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/646||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||u8.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/648||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||u8.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/650||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||u8.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/652||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||u8.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/654||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||u8.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/656||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||u8.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/658||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||u8.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/660||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||u8.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/662||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||u8.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/664||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||u8.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/666||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||u8.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/668||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||u8.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/670||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||u8.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/672||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||u8.srr(674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/674||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||u8.srr(676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/676||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||u8.srr(678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/678||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||u8.srr(680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/680||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||u8.srr(682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/682||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||u8.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/684||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||u8.srr(686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/686||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||u8.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/688||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis||CL159||@N: Input HBURST_M0 is unused.||u8.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/690||coreahblite.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input HPROT_M0 is unused.||u8.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/691||coreahblite.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input HBURST_M1 is unused.||u8.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/692||coreahblite.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input HPROT_M1 is unused.||u8.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/693||coreahblite.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input HBURST_M2 is unused.||u8.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/694||coreahblite.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input HPROT_M2 is unused.||u8.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/695||coreahblite.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input HBURST_M3 is unused.||u8.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/696||coreahblite.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input HPROT_M3 is unused.||u8.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/697||coreahblite.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/157
Implementation;Synthesis||CL159||@N: Input HWDATA_M1 is unused.||u8.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/699||coreahblite_matrix4x16.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input HWDATA_M2 is unused.||u8.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/700||coreahblite_matrix4x16.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HWDATA_M3 is unused.||u8.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/701||coreahblite_matrix4x16.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||u8.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/702||coreahblite_matrix4x16.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||u8.srr(703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/703||coreahblite_matrix4x16.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input HRESP_S0 is unused.||u8.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/704||coreahblite_matrix4x16.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/75
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||u8.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/705||coreahblite_matrix4x16.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||u8.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/706||coreahblite_matrix4x16.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/85
Implementation;Synthesis||CL159||@N: Input HRESP_S1 is unused.||u8.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/707||coreahblite_matrix4x16.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||u8.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/708||coreahblite_matrix4x16.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||u8.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/709||coreahblite_matrix4x16.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input HRESP_S2 is unused.||u8.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/710||coreahblite_matrix4x16.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||u8.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/711||coreahblite_matrix4x16.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||u8.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/712||coreahblite_matrix4x16.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input HRESP_S3 is unused.||u8.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/713||coreahblite_matrix4x16.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||u8.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/714||coreahblite_matrix4x16.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||u8.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/715||coreahblite_matrix4x16.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input HRESP_S4 is unused.||u8.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/716||coreahblite_matrix4x16.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||u8.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/717||coreahblite_matrix4x16.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||u8.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/718||coreahblite_matrix4x16.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input HRESP_S5 is unused.||u8.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/719||coreahblite_matrix4x16.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||u8.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/720||coreahblite_matrix4x16.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||u8.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/721||coreahblite_matrix4x16.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input HRESP_S6 is unused.||u8.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/722||coreahblite_matrix4x16.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||u8.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/723||coreahblite_matrix4x16.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||u8.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/724||coreahblite_matrix4x16.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input HRESP_S7 is unused.||u8.srr(725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/725||coreahblite_matrix4x16.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||u8.srr(726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/726||coreahblite_matrix4x16.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/161
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||u8.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/727||coreahblite_matrix4x16.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/162
Implementation;Synthesis||CL159||@N: Input HRESP_S8 is unused.||u8.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/728||coreahblite_matrix4x16.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/163
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||u8.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/729||coreahblite_matrix4x16.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/172
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||u8.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/730||coreahblite_matrix4x16.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/173
Implementation;Synthesis||CL159||@N: Input HRESP_S9 is unused.||u8.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/731||coreahblite_matrix4x16.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||u8.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/732||coreahblite_matrix4x16.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/183
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||u8.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/733||coreahblite_matrix4x16.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/184
Implementation;Synthesis||CL159||@N: Input HRESP_S10 is unused.||u8.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/734||coreahblite_matrix4x16.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/185
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||u8.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/735||coreahblite_matrix4x16.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/194
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||u8.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/736||coreahblite_matrix4x16.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/195
Implementation;Synthesis||CL159||@N: Input HRESP_S11 is unused.||u8.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/737||coreahblite_matrix4x16.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/196
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||u8.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/738||coreahblite_matrix4x16.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/205
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||u8.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/739||coreahblite_matrix4x16.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/206
Implementation;Synthesis||CL159||@N: Input HRESP_S12 is unused.||u8.srr(740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/740||coreahblite_matrix4x16.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/207
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||u8.srr(741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/741||coreahblite_matrix4x16.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/216
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||u8.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/742||coreahblite_matrix4x16.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/217
Implementation;Synthesis||CL159||@N: Input HRESP_S13 is unused.||u8.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/743||coreahblite_matrix4x16.v(218);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/218
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||u8.srr(744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/744||coreahblite_matrix4x16.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/227
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||u8.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/745||coreahblite_matrix4x16.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/228
Implementation;Synthesis||CL159||@N: Input HRESP_S14 is unused.||u8.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/746||coreahblite_matrix4x16.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/229
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||u8.srr(747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/747||coreahblite_matrix4x16.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/238
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||u8.srr(748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/748||coreahblite_matrix4x16.v(239);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/239
Implementation;Synthesis||CL159||@N: Input HRESP_S15 is unused.||u8.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/749||coreahblite_matrix4x16.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/240
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||u8.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/752||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||CL159||@N: Input SDATAREADY is unused.||u8.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/772||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input SHRESP is unused.||u8.srr(773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/773||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||u8.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/774||coreahblite_masterstage.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/52
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||u8.srr(775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/775||coreahblite_masterstage.v(53);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/53
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||u8.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/776||coreahblite_masterstage.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||u8.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/777||coreahblite_masterstage.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||u8.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/778||coreahblite_masterstage.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/56
Implementation;Synthesis||CL246||@W:Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/783||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/784||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL246||@W:Input port bits 3 to 0 of x0[31:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/794||down882.v(8);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\down882.v'/linenumber/8
Implementation;Synthesis||CL246||@W:Input port bits 3 to 0 of x1[31:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/795||down882.v(9);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\down882.v'/linenumber/9
Implementation;Synthesis||CL190||@W:Optimizing register bit AX[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/798||adc96.v(193);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/193
Implementation;Synthesis||CL190||@W:Optimizing register bit AX[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/799||adc96.v(193);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/193
Implementation;Synthesis||CL190||@W:Optimizing register bit AX[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/800||adc96.v(193);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/193
Implementation;Synthesis||CL190||@W:Optimizing register bit AX[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/801||adc96.v(193);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/193
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of AX[37:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/802||adc96.v(193);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/193
Implementation;Synthesis||CL279||@W:Pruning register bits 37 to 36 of AX[37:4]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/803||adc96.v(193);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/193
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||u8.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/809||wavegen.v(53);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\wavegen.v'/linenumber/53
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of z[0][31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/821||cordic.v(71);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/71
Implementation;Synthesis||CL177||@W:Sharing sequential element z[1]. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/822||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[1][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/823||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[2][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/824||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[3][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/825||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[4][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/826||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[5][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/827||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[6][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/828||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[7][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/829||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[8][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/830||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[9][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/831||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[10][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/832||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[11][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/833||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[12][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/834||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[13][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/835||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[14][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/836||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[15][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/837||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[16][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/838||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[17][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/839||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[18][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/840||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[19][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/841||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[20][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/842||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[21][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/843||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[22][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/844||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[23][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/845||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[24][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/846||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[25][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/847||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[26][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/848||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[27][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/849||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[28][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/850||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of z[29][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/851||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||u8.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/853||sd.v(384);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/384
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register bus_state.||u8.srr(869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/869||sd.v(384);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/384
Implementation;Synthesis||CL156||@W:*Input master_bck to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||u8.srr(870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/870||sd.v(225);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/225
Implementation;Synthesis||CL156||@W:*Input master_lrck to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||u8.srr(871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/871||sd.v(225);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/225
Implementation;Synthesis||CL135||@N: Found sequential shift c2 with address depth of 3 words and data bit width of 32.||u8.srr(875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/875||ram.v(584);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/584
Implementation;Synthesis||CL190||@W:Optimizing register bit j[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/876||ram.v(619);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/619
Implementation;Synthesis||CL190||@W:Optimizing register bit j[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/877||ram.v(619);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/619
Implementation;Synthesis||CL190||@W:Optimizing register bit j[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/878||ram.v(619);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/619
Implementation;Synthesis||CL190||@W:Optimizing register bit j[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/879||ram.v(619);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/619
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 4 of j[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/880||ram.v(619);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/619
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||u8.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/881||ram.v(619);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/619
Implementation;Synthesis||CL246||@W:Input port bits 7 to 6 of ctrl[7:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/889||ram.v(478);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/478
Implementation;Synthesis||CL246||@W:Input port bits 4 to 0 of ctrl[7:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/890||ram.v(478);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/478
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||u8.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/892||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||CL246||@W:Input port bits 4 to 3 of ctrl[7:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/899||ram.v(29);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/29
Implementation;Synthesis||CL190||@W:Optimizing register bit j[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/901||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||CL190||@W:Optimizing register bit j[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/902||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||CL190||@W:Optimizing register bit j[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/903||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||CL190||@W:Optimizing register bit j[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/904||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 4 of j[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/905||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||u8.srr(906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/906||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||CL190||@W:Optimizing register bit k[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/917||sd.v(1274);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/1274
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of k[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/918||sd.v(1274);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/1274
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||u8.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/919||sd.v(1306);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/1306
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { gl0 }] -to test_0*||u8.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1025||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/18
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to u8_sb*||u8.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1026||synthesis.fdc(19);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/19
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk }] -to test_0.u100*||u8.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1027||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/20
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to test_0.mclk_d2*||u8.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1028||synthesis.fdc(21);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/21
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *ufifo*||u8.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1029||synthesis.fdc(22);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/22
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to u8_sb*||u8.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1030||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/23
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *uctrl*||u8.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1031||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/24
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1047||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1048||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1049||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1050||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1051||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1052||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1053||coreahblite_matrix4x16.v(3258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3258
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1054||coreahblite_matrix4x16.v(3212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3212
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1055||coreahblite_matrix4x16.v(3166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3166
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1056||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1057||coreahblite_matrix4x16.v(3074);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3074
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1058||coreahblite_matrix4x16.v(3028);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3028
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1059||coreahblite_matrix4x16.v(2982);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2982
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1060||coreahblite_matrix4x16.v(3350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3350
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1061||coreahblite_matrix4x16.v(2936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2936
Implementation;Synthesis||BN132||@W:Removing sequential instance u8_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance u8_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1062||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver led_1 (in view: work.sdtop(verilog)) on net led_1 (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1063||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||MO111||@N: Tristate driver led_2 (in view: work.sdtop(verilog)) on net led_2 (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1064||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||MO111||@N: Tristate driver led_3 (in view: work.sdtop(verilog)) on net led_3 (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1065||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||MO111||@N: Tristate driver led_4 (in view: work.sdtop(verilog)) on net led_4 (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1066||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||MO111||@N: Tristate driver led_5 (in view: work.sdtop(verilog)) on net led_5 (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1067||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||MO111||@N: Tristate driver led_6 (in view: work.sdtop(verilog)) on net led_6 (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1068||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||MO111||@N: Tristate driver led_7 (in view: work.sdtop(verilog)) on net led_7 (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1069||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||MO111||@N: Tristate driver led_8 (in view: work.sdtop(verilog)) on net led_8 (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1070||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||u8.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1071||u8_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||u8.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1072||u8_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||u8.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1073||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||u8.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1074||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||u8.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1075||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||u8.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1076||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||u8.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1077||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||u8.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1078||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||u8.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1079||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||u8.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1080||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||u8.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1081||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||u8.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1082||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||u8.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1083||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||u8.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1084||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||u8.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1085||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||u8.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1086||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||u8.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1087||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance write_addr[13:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1088||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance write_block_addr[13:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1089||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_mute (in view: work.sdtop(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1090||sd.v(384);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/384
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_0(verilog) because it does not drive other instances.||u8.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1091||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_0(verilog) because it does not drive other instances.||u8.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1092||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1093||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_1(verilog) because it does not drive other instances.||u8.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1094||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_1(verilog) because it does not drive other instances.||u8.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1095||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1096||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_2(verilog) because it does not drive other instances.||u8.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1097||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_2(verilog) because it does not drive other instances.||u8.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1098||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1099||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog) because it does not drive other instances.||u8.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1100||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog) because it does not drive other instances.||u8.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1101||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog) because it does not drive other instances.||u8.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1102||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||BN362||@N: Removing sequential instance pcm_left[31:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1103||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance pcm_right[31:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1104||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance bck_divider[2:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1105||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance sound_card_start (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1106||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance working (in view: work.wavegen(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1107||wavegen.v(53);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\wavegen.v'/linenumber/53
Implementation;Synthesis||BN115||@N: Removing instance DUT700 (in view: work.adc96(verilog)) of type view:work.down_882(verilog) because it does not drive other instances.||u8.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1108||adc96.v(109);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/109
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1109||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1110||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1111||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1112||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1113||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1114||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1115||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1116||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1117||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1118||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1119||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1120||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance addr[13:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1121||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance HWDATA[31:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1122||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance HTRANS_1[1] (in view: work.bigfifo(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1123||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance final_l[31:0] (in view: work.down_882(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1124||down882.v(38);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\down882.v'/linenumber/38
Implementation;Synthesis||BN362||@N: Removing sequential instance final_r[31:0] (in view: work.down_882(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1125||down882.v(38);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\down882.v'/linenumber/38
Implementation;Synthesis||BN115||@N: Removing instance UKDC2 (in view: work.adc96(verilog)) of type view:work.kill_dc176_0(verilog) because it does not drive other instances.||u8.srr(1126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1126||adc96.v(105);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/105
Implementation;Synthesis||BN115||@N: Removing instance UKDC1 (in view: work.adc96(verilog)) of type view:work.kill_dc176_1(verilog) because it does not drive other instances.||u8.srr(1127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1127||adc96.v(104);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/104
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog) because it does not drive other instances.||u8.srr(1128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1128||coreahblite_matrix4x16.v(2890);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2890
Implementation;Synthesis||BN362||@N: Removing sequential instance use_dsd (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1129||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance result[35:4] (in view: work.kill_dc176_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1130||adc96.v(193);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/193
Implementation;Synthesis||BN115||@N: Removing instance DUT600 (in view: work.adc96(verilog)) of type view:work.dsd128_176(verilog) because it does not drive other instances.||u8.srr(1131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1131||adc96.v(99);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/99
Implementation;Synthesis||BN362||@N: Removing sequential instance result[35:4] (in view: work.kill_dc176_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1132||adc96.v(193);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/193
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||u8.srr(1133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1133||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||u8.srr(1134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1134||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||u8.srr(1135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1135||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||u8.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1136||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance c1[31:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||u8.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1137||bigfifo.v(108);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/108
Implementation;Synthesis||BN115||@N: Removing instance usync101 (in view: work.mem_controller(verilog)) of type view:work.sync_logic_1s_1(verilog) because it does not drive other instances.||u8.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1138||ram.v(61);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance dout_l[31:0] (in view: work.dsd128_176(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1139||dsd128filter.v(88);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\dsd128filter.v'/linenumber/88
Implementation;Synthesis||BN362||@N: Removing sequential instance dout_r[31:0] (in view: work.dsd128_176(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1140||dsd128filter.v(88);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\dsd128filter.v'/linenumber/88
Implementation;Synthesis||BN362||@N: Removing sequential instance rdsd_clk (in view: work.adc96(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1141||adc96.v(57);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/57
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1142||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance c0[31:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||u8.srr(1143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1143||bigfifo.v(107);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/107
Implementation;Synthesis||BN362||@N: Removing sequential instance data_buf_sync[0] (in view: work.sync_logic_1s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1144||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1145||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1146||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1147||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1148||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance data_buf[0] (in view: work.sync_logic_1s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1149||ram.v(428);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/428
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog) because it does not drive other instances.||u8.srr(1150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1150||coreahblite_slavestage.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/87
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1151||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1152||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1153||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1154||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||u8.srr(1155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1155||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31,dsps=34 on top level netlist u8 ||u8.srr(1156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1156||null;null
Implementation;Synthesis||MT548||@W:Source for clock gl0 not found in netlist.||u8.srr(1160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1160||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/8
Implementation;Synthesis||MT530||@W:Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 113 sequential elements including u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1231||coreahblite_defaultslavesm.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v'/linenumber/64
Implementation;Synthesis||MT530||@W:Found inferred clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 15 sequential elements including u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1232||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||MT530||@W:Found inferred clock test|c1_inferred_clock which controls 1 sequential elements including test_0.c2. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1233||test.v(129);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\test.v'/linenumber/129
Implementation;Synthesis||MT530||@W:Found inferred clock test|c2_inferred_clock which controls 1 sequential elements including test_0.c3. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1234||test.v(130);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\test.v'/linenumber/130
Implementation;Synthesis||MT530||@W:Found inferred clock adc96|clkd16_inferred_clock which controls 209 sequential elements including test_0.u100.UADC.sync_bck[2:0]. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1235||ram.v(612);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/612
Implementation;Synthesis||MT530||@W:Found inferred clock adc96|clkd2_inferred_clock which controls 1 sequential elements including test_0.UADC.clkd4. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1236||adc96.v(89);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/89
Implementation;Synthesis||MT530||@W:Found inferred clock adc96|clkd4_inferred_clock which controls 1 sequential elements including test_0.UADC.clkd8. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1237||adc96.v(92);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/92
Implementation;Synthesis||MT530||@W:Found inferred clock adc96|clkd8_inferred_clock which controls 1 sequential elements including test_0.UADC.clkd16. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1238||adc96.v(95);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\adc96.v'/linenumber/95
Implementation;Synthesis||MT530||@W:Found inferred clock wavegen|pclk_div2_inferred_clock which controls 3672 sequential elements including test_0.uGEN_DDS.U100.UCORD.y\[0\][39:0]. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1239||cordic.v(71);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/71
Implementation;Synthesis||MT530||@W:Found inferred clock u8|sdclk which controls 5 sequential elements including test_0.u100.UD100.data0[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1240||sd.v(1301);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/1301
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||u8.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1242||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.mem_controller(verilog)); safe FSM implementation is not required.||u8.srr(1271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1271||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||BN115||@N: Removing instance usync102 (in view: work.mem_controller(verilog)) of type view:work.sync_logic_3s(verilog) because it does not drive other instances.||u8.srr(1272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1272||ram.v(64);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/64
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[7:0] (in view: work.wavegen(verilog)); safe FSM implementation is not required.||u8.srr(1305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1305||wavegen.v(53);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\wavegen.v'/linenumber/53
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "D:\820\igloo\soc\sdio25\synthesis\u8_cck.rpt" .||u8.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1336||null;null
Implementation;Synthesis||MO111||@N: Tristate driver led_1 (in view: work.sdtop(verilog)) on net led_1 (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1390||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||MO111||@N: Tristate driver led_2 (in view: work.sdtop(verilog)) on net led_2 (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1391||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||MO111||@N: Tristate driver led_3 (in view: work.sdtop(verilog)) on net led_3 (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1392||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||MO111||@N: Tristate driver led_4 (in view: work.sdtop(verilog)) on net led_4 (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1393||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||MO111||@N: Tristate driver led_5 (in view: work.sdtop(verilog)) on net led_5 (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1394||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||MO111||@N: Tristate driver led_6 (in view: work.sdtop(verilog)) on net led_6 (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1395||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||MO111||@N: Tristate driver led_7 (in view: work.sdtop(verilog)) on net led_7 (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1396||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||MO111||@N: Tristate driver led_8 (in view: work.sdtop(verilog)) on net led_8 (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1397||sd.v(268);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/268
Implementation;Synthesis||MO111||@N: Tristate driver led0_t (in view: work.test(verilog)) on net led0 (in view: work.test(verilog)) has its enable tied to GND.||u8.srr(1398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1398||null;null
Implementation;Synthesis||MO111||@N: Tristate driver led1_t (in view: work.test(verilog)) on net led1 (in view: work.test(verilog)) has its enable tied to GND.||u8.srr(1399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1399||null;null
Implementation;Synthesis||BN132||@W:Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHMASTLOCK because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1400||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN132||@W:Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1401||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1402||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1403||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1404||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance flag (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1405||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance demo[17:0] (in view: work.sdtop(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1406||sd.v(384);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/384
Implementation;Synthesis||BN132||@W:Removing sequential instance test_0.uGEN_DDS.U100.ystart_rep[39:0] because it is equivalent to instance test_0.uGEN_DDS.U100.ystart[39:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1411||wavegen.v(53);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\wavegen.v'/linenumber/53
Implementation;Synthesis||BN132||@W:Removing sequential instance test_0.uGEN_DDS.U100.xstart_rep[39:0] because it is equivalent to instance test_0.uGEN_DDS.U100.xstart[39:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1412||wavegen.v(53);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\wavegen.v'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance j[3:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1413||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance isl[1:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||u8.srr(1414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1414||bigfifo.v(114);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/114
Implementation;Synthesis||MO231||@N: Found counter in view:work.test(verilog) instance lldata[15:0] ||u8.srr(1418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1418||test.v(304);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\test.v'/linenumber/304
Implementation;Synthesis||MO231||@N: Found counter in view:work.test(verilog) instance wii[6:0] ||u8.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1419||test.v(322);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\test.v'/linenumber/322
Implementation;Synthesis||MO231||@N: Found counter in view:work.test(verilog) instance wi[5:0] ||u8.srr(1420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1420||test.v(304);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\test.v'/linenumber/304
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.sdtop(verilog) instance i[7:0]  ||u8.srr(1436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1436||sd.v(384);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/384
Implementation;Synthesis||MO231||@N: Found counter in view:work.sdtop(verilog) instance buffer_under_run[7:0] ||u8.srr(1437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1437||sd.v(384);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/384
Implementation;Synthesis||MO231||@N: Found counter in view:work.sd_data(verilog) instance i[9:0] ||u8.srr(1448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1448||sd.v(1306);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/1306
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.mem_controller(verilog)); safe FSM implementation is not required.||u8.srr(1455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1455||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance usync102.data_buf_sync[2:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1456||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance usync102.data_buf[2:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1457||ram.v(428);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/428
Implementation;Synthesis||MO231||@N: Found counter in view:work.mem_controller(verilog) instance k[4:0] ||u8.srr(1458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1458||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance state[1] (in view: work.mem_controller(verilog)) because it does not drive other instances.||u8.srr(1459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1459||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||BN132||@W:Removing instance test_0.u100.uctrl.k[3] because it is equivalent to instance test_0.u100.uctrl.k[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1460||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||BN132||@W:Removing instance test_0.u100.uctrl.k[2] because it is equivalent to instance test_0.u100.uctrl.k[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1461||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||BN132||@W:Removing instance test_0.u100.uctrl.k[1] because it is equivalent to instance test_0.u100.uctrl.k[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1462||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||BN132||@W:Removing instance test_0.u100.uctrl.k[4] because it is equivalent to instance test_0.u100.uctrl.k[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1463||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance k[0] (in view: work.mem_controller(verilog)) because it does not drive other instances.||u8.srr(1464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1464||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||MO231||@N: Found counter in view:work.bigfifo(verilog) instance read_addr[13:0] ||u8.srr(1472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1472||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||MO231||@N: Found counter in view:work.bigfifo(verilog) instance i[7:0] ||u8.srr(1473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1473||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance state[3] (in view: work.bigfifo(verilog)) because it does not drive other instances.||u8.srr(1474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1474||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance state[4] (in view: work.bigfifo(verilog)) because it does not drive other instances.||u8.srr(1475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1475||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||MO231||@N: Found counter in view:work.adc_controller(verilog) instance i[7:0] ||u8.srr(1483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1483||ram.v(619);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/619
Implementation;Synthesis||MO231||@N: Found counter in view:work.adc_controller(verilog) instance read_addr[13:0] ||u8.srr(1484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1484||ram.v(619);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/619
Implementation;Synthesis||MO231||@N: Found counter in view:work.adc_controller(verilog) instance write_addr[13:0] ||u8.srr(1485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1485||ram.v(619);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/619
Implementation;Synthesis||MO231||@N: Found counter in view:work.GEN_DDS(verilog) instance i[9:0] ||u8.srr(1486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1486||gen_dds.v(62);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\GEN_DDS.v'/linenumber/62
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[7:0] (in view: work.wavegen(verilog)); safe FSM implementation is not required.||u8.srr(1497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1497||wavegen.v(53);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\wavegen.v'/linenumber/53
Implementation;Synthesis||MO231||@N: Found counter in view:work.wavegen(verilog) instance i[9:0] ||u8.srr(1498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1498||wavegen.v(53);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\wavegen.v'/linenumber/53
Implementation;Synthesis||BN132||@W:Removing sequential instance test_0.uGEN_DDS.U100.UCORD.z[0][9] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1499||cordic.v(71);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/71
Implementation;Synthesis||BN132||@W:Removing sequential instance test_0.uGEN_DDS.U100.UCORD.z[0][21:19] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][16:14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1500||cordic.v(71);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/71
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][0] is reduced to a combinational gate by constant propagation.||u8.srr(1501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1501||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][1] is reduced to a combinational gate by constant propagation.||u8.srr(1502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1502||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][2] is reduced to a combinational gate by constant propagation.||u8.srr(1503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1503||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][7] is reduced to a combinational gate by constant propagation.||u8.srr(1504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1504||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][8] is reduced to a combinational gate by constant propagation.||u8.srr(1505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1505||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][10] is reduced to a combinational gate by constant propagation.||u8.srr(1506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1506||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][11] is reduced to a combinational gate by constant propagation.||u8.srr(1507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1507||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][12] is reduced to a combinational gate by constant propagation.||u8.srr(1508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1508||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][13] is reduced to a combinational gate by constant propagation.||u8.srr(1509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1509||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][17] is reduced to a combinational gate by constant propagation.||u8.srr(1510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1510||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][18] is reduced to a combinational gate by constant propagation.||u8.srr(1511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1511||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][22] is reduced to a combinational gate by constant propagation.||u8.srr(1512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1512||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][24] is reduced to a combinational gate by constant propagation.||u8.srr(1513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1513||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][25] is reduced to a combinational gate by constant propagation.||u8.srr(1514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1514||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][26] is reduced to a combinational gate by constant propagation.||u8.srr(1515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1515||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][27] is reduced to a combinational gate by constant propagation.||u8.srr(1516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1516||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO129||@W:Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][28] is reduced to a combinational gate by constant propagation.||u8.srr(1517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1517||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][19] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1518||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][20] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1519||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][21] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1520||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][9] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1521||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][16] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1522||cordic.v(71);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/71
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][15] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1523||cordic.v(71);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/71
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][6] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1524||cordic.v(71);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/71
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][5] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1525||cordic.v(71);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/71
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][4] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1526||cordic.v(71);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/71
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][3] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1527||cordic.v(71);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/71
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][23] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1528||cordic.v(71);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/71
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][29] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1529||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][3] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1530||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][4] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1531||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][5] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1532||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][6] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1533||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][23] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1534||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][16] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1535||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][15] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1536||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||MO231||@N: Found counter in view:work.pcm_tx(verilog) instance i[5:0] ||u8.srr(1537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1537||sound.v(1218);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sound.v'/linenumber/1218
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1538||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1539||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1540||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1541||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1542||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1543||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1544||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1545||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[27] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1546||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[26] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1547||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[25] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1548||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[24] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1549||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1550||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1551||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1552||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1553||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1554||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1555||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1556||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1557||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1558||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1559||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1560||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1561||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1562||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1563||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1564||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1565||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[7] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1566||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[5] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1567||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[3] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1568||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1569||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState is reduced to a combinational gate by constant propagation.||u8.srr(1570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1570||coreahblite_defaultslavesm.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v'/linenumber/64
Implementation;Synthesis||BN132||@W:Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[1] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1571||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN132||@W:Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1572||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN132||@W:Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[17] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1573||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1574||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1575||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1576||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1595||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1596||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1597||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance UD100.is_last_data (in view: work.sdtop(verilog)) because it does not drive other instances.||u8.srr(1610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1610||sd.v(1306);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/1306
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1611||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[6] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1612||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN132||@W:Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1616||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1617||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1618||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1619||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||FF150||@N: Multiplier test_0.uGEN_DDS.U100.n_AX_3[68:0] implemented with multiple MACC blocks using cascade/shift feature.||u8.srr(1620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1620||wavegen.v(113);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\wavegen.v'/linenumber/113
Implementation;Synthesis||FF150||@N: Multiplier test_0.uGEN_DDS.U100.n_BX_3[68:0] implemented with multiple MACC blocks using cascade/shift feature.||u8.srr(1621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1621||wavegen.v(114);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\wavegen.v'/linenumber/114
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[2][0] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1622||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[2][2] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1623||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.ufifo.state[1] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1624||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.ufifo.state[2] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1625||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1626||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1627||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.ufifo.sync_wen[2] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1628||bigfifo.v(118);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/118
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.read_en (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1629||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.ufifo.sync_wen[1] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1630||bigfifo.v(118);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/118
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.ufifo.sync_wen[0] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1631||bigfifo.v(118);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/118
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.state[0] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1632||ram.v(115);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync100.data_buf_sync[0] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1633||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync600.data_buf_sync[0] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1634||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.ufifo.i[7:0] (in view: work.u8(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.||u8.srr(1635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1635||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync100.data_buf[0] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1636||ram.v(428);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/428
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync600.data_buf[0] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1637||ram.v(428);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/428
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.ufifo.state[0] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1638||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN132||@W:Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1642||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1643||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance test_0.uGEN_DDS.U100.UCORD.z[3][0] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[2][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1650||cordic.v(97);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\cordic.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1654||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1655||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1656||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1657||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1658||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1659||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1660||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1661||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1662||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1663||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1664||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1665||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1666||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1667||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1668||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1669||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1670||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1671||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1672||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1673||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1674||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1675||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1676||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1677||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1678||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1679||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1680||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1681||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1682||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[5] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1683||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[4] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1684||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[3] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1685||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[2] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1686||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[1] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1687||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[0] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1688||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync102.update_ack (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1689||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync102.update_strobe (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1690||ram.v(428);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/428
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync102.update_strobe_dly[3] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1691||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync102.update_strobe_dly[2] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1692||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync102.update_strobe_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1693||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync102.update_strobe_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1694||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync102.update_ack_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1695||ram.v(428);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/428
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync102.update_ack_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1696||ram.v(428);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/428
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync600.update_strobe_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1697||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync600.update_ack_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1698||ram.v(428);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/428
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync600.update_ack_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1699||ram.v(428);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/428
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync600.update_ack (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1700||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync600.update_strobe (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1701||ram.v(428);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/428
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync600.update_strobe_dly[3] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1702||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync600.update_strobe_dly[2] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1703||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync600.update_strobe_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1704||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.ufifo.wen_toggle (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1705||bigfifo.v(98);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync100.update_strobe_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1706||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync100.update_ack_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1707||ram.v(428);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/428
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync100.update_ack_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1708||ram.v(428);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/428
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync100.update_ack (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1709||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync100.update_strobe (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1710||ram.v(428);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/428
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync100.update_strobe_dly[3] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1711||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync100.update_strobe_dly[2] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1712||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.usync100.update_strobe_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1713||ram.v(444);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\ram.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.UD100.wen (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1714||sd.v(1306);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\sd.v'/linenumber/1306
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[0] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1715||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[1] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1716||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[2] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1717||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[3] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1718||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[4] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1719||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[5] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1720||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[6] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1721||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'D:\820\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||FP130||@N: Promoting Net test_0.uGEN_DDS.U100.reset_n_arst on CLKINT  I_3112 ||u8.srr(1734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1734||null;null
Implementation;Synthesis||FP130||@N: Promoting Net test_0.uGEN_DDS.U100.pclk_div2 on CLKINT  I_3113 ||u8.srr(1735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1735||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MSS_HPMS_READY_int_arst on CLKINT  I_3114 ||u8.srr(1736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1736||null;null
Implementation;Synthesis||FP130||@N: Promoting Net test_0.u100.reset_n_arst on CLKINT  I_3115 ||u8.srr(1737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1737||null;null
Implementation;Synthesis||FP130||@N: Promoting Net test_0.bck_g on CLKINT  I_3116 ||u8.srr(1738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1738||null;null
Implementation;Synthesis||FP130||@N: Promoting Net test_0.u_pcm_tx.reset_n on CLKINT  I_3117 ||u8.srr(1739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1739||null;null
Implementation;Synthesis||FP130||@N: Promoting Net test_0.u100.UD100.crc_clr on CLKINT  I_3118 ||u8.srr(1740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1740||null;null
Implementation;Synthesis||FP130||@N: Promoting Net wstart_arst on CLKINT  I_3119 ||u8.srr(1741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1741||null;null
Implementation;Synthesis||FP130||@N: Promoting Net mclk_c on CLKINT  I_3120 ||u8.srr(1742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1742||null;null
Implementation;Synthesis||MT611||@N: Automatically generated clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock is not used and is being removed||u8.srr(1754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1754||null;null
Implementation;Synthesis||FX1056||@N: Writing EDF file: D:\820\igloo\soc\sdio25\synthesis\u8.edn||u8.srr(1799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1799||null;null
Implementation;Synthesis||BW150||@W:Clock 10024 in set_clock_groups command cannot be found and will not be forward annotated||u8.srr(1802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1802||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/25
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1803||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/25
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1804||null;null
Implementation;Synthesis||BW150||@W:Clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||u8.srr(1805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1805||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1806||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1807||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1808||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1809||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1810||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1811||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1812||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1813||null;null
Implementation;Synthesis||MT615||@N: Found clock mclk with period 8.00ns ||u8.srr(1822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1822||null;null
Implementation;Synthesis||MT615||@N: Found clock sdclk_n with period 16.00ns ||u8.srr(1823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1823||null;null
Implementation;Synthesis||MT615||@N: Found clock mclk4549 with period 16.00ns ||u8.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1824||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net u8_sb_0.CCC_0.GL0_net.||u8.srr(1825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1825||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock test|c1_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.c1.||u8.srr(1826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1826||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock test|c2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.c2.||u8.srr(1827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1827||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock adc96|clkd16_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.UADC.clkd16.||u8.srr(1828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1828||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock adc96|clkd2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.UADC.clkd2.||u8.srr(1829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1829||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock adc96|clkd4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.UADC.clkd4.||u8.srr(1830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1830||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock adc96|clkd8_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.UADC.clkd8.||u8.srr(1831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1831||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock wavegen|pclk_div2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.uGEN_DDS.U100.pclk_div2_0.||u8.srr(1832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1832||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock u8|sdclk with period 10.00ns. Please declare a user-defined clock on port sdclk.||u8.srr(1833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1833||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_ports { DEVRST_N* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||u8.srr(3041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/3041||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/13
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_ports { en45* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||u8.srr(3042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/3042||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/14
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_ports { en49* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||u8.srr(3043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/3043||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/15
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_ports { led* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||u8.srr(3044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/3044||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/16
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_ports { spdif_en* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||u8.srr(3045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/3045||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/17
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { gl0 }] to test_0*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(3046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/3046||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { mclk4549 }] to u8_sb*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||u8.srr(3047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/3047||synthesis.fdc(19);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/19
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { mclk }] to test_0.u100*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin ||u8.srr(3048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/3048||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/20
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { mclk4549 }] to test_0.mclk_d2*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||u8.srr(3049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/3049||synthesis.fdc(21);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/21
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { sdclk_n }] to *ufifo*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||u8.srr(3050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/3050||synthesis.fdc(22);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/22
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { sdclk_n }] to u8_sb*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||u8.srr(3051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/3051||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/23
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { sdclk_n }] to *uctrl*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||u8.srr(3052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/3052||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/24
Implementation;Place and Route;RootName:u8
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 6 Info(s)||u8_layout_log.log;liberoaction://open_report/file/u8_layout_log.log||(null);(null)
