

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Tue Apr 25 15:26:02 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ov5640_sobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.396|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  127|  2085859|  127|  2085859|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |  126|  2085858| 14 ~ 1926 |          -|          -|  9 ~ 1083 |    no    |
        | + loop_width  |   11|     1923|          3|          1|          1| 10 ~ 1922 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond461_i)
3 --> 
	4  / true
4 --> 
	6  / (exitcond460_i)
	5  / (!exitcond460_i)
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 7 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 8 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 13 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str129, i32 0, i32 0, [1 x i8]* @p_str130, [1 x i8]* @p_str131, [1 x i8]* @p_str132, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str133, [1 x i8]* @p_str134)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str136, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str138, [1 x i8]* @p_str139, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str140, [1 x i8]* @p_str141)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_src_cols_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_cols_V_read)"   --->   Operation 21 'read' 'p_src_cols_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_src_rows_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_rows_V_read)"   --->   Operation 22 'read' 'p_src_rows_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 23 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 24 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 25 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 26 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 27 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.55ns)   --->   "%tmp_s = add i32 2, %p_src_cols_V_read_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 28 'add' 'tmp_s' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.55ns)   --->   "%tmp_1 = add i32 2, %p_src_rows_V_read_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 29 'add' 'tmp_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.55ns)   --->   "%p_neg465_i = add i32 -1, %p_src_rows_V_read_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 30 'add' 'p_neg465_i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.55ns)   --->   "%tmp_2 = add i32 3, %p_src_cols_V_read_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 31 'add' 'tmp_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%tmp_3 = shl i32 %p_src_rows_V_read_1, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 32 'shl' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_4 = add i32 2, %tmp_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 33 'add' 'tmp_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp_8)   --->   "%tmp_7 = shl i32 %p_src_cols_V_read_1, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 34 'shl' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_8 = add i32 -2, %tmp_7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 35 'add' 'tmp_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 9.33>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %arrayctor.loop.i.0 ], [ %i_V, %5 ]"   --->   Operation 37 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.47ns)   --->   "%exitcond461_i = icmp eq i32 %t_V, %tmp_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 38 'icmp' 'exitcond461_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 1083, i64 0)"   --->   Operation 39 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.55ns)   --->   "%i_V = add i32 %t_V, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 40 'add' 'i_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond461_i, label %"filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>.exit", label %1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 42 'specloopname' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 43 'specregionbegin' 'tmp' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.47ns)   --->   "%tmp_5 = icmp ult i32 %t_V, %p_src_rows_V_read_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:492->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 44 'icmp' 'tmp_5' <Predicate = (!exitcond461_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.97ns)   --->   "%tmp_70_0_not = xor i1 %tmp_5, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 45 'xor' 'tmp_70_0_not' <Predicate = (!exitcond461_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_10 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 46 'partselect' 'tmp_10' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.47ns)   --->   "%icmp = icmp ne i31 %tmp_10, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 47 'icmp' 'icmp' <Predicate = (!exitcond461_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (2.47ns)   --->   "%tmp_12 = icmp eq i32 %t_V, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 48 'icmp' 'tmp_12' <Predicate = (!exitcond461_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (2.47ns)   --->   "%tmp_114_1 = icmp eq i32 %t_V, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 49 'icmp' 'tmp_114_1' <Predicate = (!exitcond461_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.47ns)   --->   "%tmp_13 = icmp ugt i32 %t_V, %p_src_rows_V_read_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 50 'icmp' 'tmp_13' <Predicate = (!exitcond461_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.55ns)   --->   "%tmp_14 = add i32 -1, %t_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 51 'add' 'tmp_14' <Predicate = (!exitcond461_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_14, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 52 'bitselect' 'tmp_15' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%rev = xor i1 %tmp_15, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 53 'xor' 'rev' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (2.47ns)   --->   "%tmp_16 = icmp slt i32 %tmp_14, %p_src_rows_V_read_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 54 'icmp' 'tmp_16' <Predicate = (!exitcond461_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%or_cond_i496_i = and i1 %tmp_16, %rev" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 55 'and' 'or_cond_i496_i' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_14, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 56 'bitselect' 'tmp_17' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%p_assign_7 = sub i32 1, %t_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 57 'sub' 'p_assign_7' <Predicate = (!exitcond461_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.69ns)   --->   "%p_p2_i497_i = select i1 %tmp_17, i32 %p_assign_7, i32 %tmp_14" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 58 'select' 'p_p2_i497_i' <Predicate = (!exitcond461_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (2.47ns)   --->   "%tmp_18 = icmp slt i32 %p_p2_i497_i, %p_src_rows_V_read_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 59 'icmp' 'tmp_18' <Predicate = (!exitcond461_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.55ns)   --->   "%p_assign_8 = sub i32 %tmp_4, %p_p2_i497_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 60 'sub' 'p_assign_8' <Predicate = (!exitcond461_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (2.55ns)   --->   "%p_assign_6_1 = add i32 -2, %t_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 61 'add' 'p_assign_6_1' <Predicate = (!exitcond461_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_1, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 62 'bitselect' 'tmp_19' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%rev1 = xor i1 %tmp_19, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 63 'xor' 'rev1' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (2.47ns)   --->   "%tmp_140_1 = icmp slt i32 %p_assign_6_1, %p_src_rows_V_read_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 64 'icmp' 'tmp_140_1' <Predicate = (!exitcond461_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%or_cond_i496_i_1 = and i1 %tmp_140_1, %rev1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 65 'and' 'or_cond_i496_i_1' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_1, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 66 'bitselect' 'tmp_20' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.55ns)   --->   "%p_assign_7_1 = sub i32 2, %t_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 67 'sub' 'p_assign_7_1' <Predicate = (!exitcond461_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.69ns)   --->   "%p_p2_i497_i_1 = select i1 %tmp_20, i32 %p_assign_7_1, i32 %p_assign_6_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 68 'select' 'p_p2_i497_i_1' <Predicate = (!exitcond461_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.47ns)   --->   "%tmp_149_1 = icmp slt i32 %p_p2_i497_i_1, %p_src_rows_V_read_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 69 'icmp' 'tmp_149_1' <Predicate = (!exitcond461_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (2.55ns)   --->   "%p_assign_8_1 = sub i32 %tmp_4, %p_p2_i497_i_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 70 'sub' 'p_assign_8_1' <Predicate = (!exitcond461_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (2.55ns)   --->   "%p_assign_6_2 = add i32 -3, %t_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 71 'add' 'p_assign_6_2' <Predicate = (!exitcond461_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_2, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 72 'bitselect' 'tmp_21' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%rev2 = xor i1 %tmp_21, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 73 'xor' 'rev2' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (2.47ns)   --->   "%tmp_140_2 = icmp slt i32 %p_assign_6_2, %p_src_rows_V_read_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 74 'icmp' 'tmp_140_2' <Predicate = (!exitcond461_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%or_cond_i496_i_2 = and i1 %tmp_140_2, %rev2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 75 'and' 'or_cond_i496_i_2' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_2, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 76 'bitselect' 'tmp_22' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.55ns)   --->   "%p_assign_7_2 = sub i32 3, %t_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 77 'sub' 'p_assign_7_2' <Predicate = (!exitcond461_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.69ns)   --->   "%p_p2_i497_i_2 = select i1 %tmp_22, i32 %p_assign_7_2, i32 %p_assign_6_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 78 'select' 'p_p2_i497_i_2' <Predicate = (!exitcond461_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (2.47ns)   --->   "%tmp_149_2 = icmp slt i32 %p_p2_i497_i_2, %p_src_rows_V_read_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 79 'icmp' 'tmp_149_2' <Predicate = (!exitcond461_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (2.55ns)   --->   "%p_assign_8_2 = sub i32 %tmp_4, %p_p2_i497_i_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 80 'sub' 'p_assign_8_2' <Predicate = (!exitcond461_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%p_p2_i497_i_p_assign_8 = select i1 %tmp_18, i32 %p_p2_i497_i, i32 %p_assign_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 81 'select' 'p_p2_i497_i_p_assign_8' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%y = select i1 %or_cond_i496_i, i32 %tmp_14, i32 %p_p2_i497_i_p_assign_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 82 'select' 'y' <Predicate = (!exitcond461_i)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.55ns) (out node of the LUT)   --->   "%row_assign_9 = sub i32 %p_neg465_i, %y" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 83 'sub' 'row_assign_9' <Predicate = (!exitcond461_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i32 %row_assign_9 to i2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 84 'trunc' 'tmp_23' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%p_p2_i497_i_1_p_assig = select i1 %tmp_149_1, i32 %p_p2_i497_i_1, i32 %p_assign_8_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 85 'select' 'p_p2_i497_i_1_p_assig' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_1 = select i1 %or_cond_i496_i_1, i32 %p_assign_6_1, i32 %p_p2_i497_i_1_p_assig" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 86 'select' 'y_1' <Predicate = (!exitcond461_i)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (2.55ns) (out node of the LUT)   --->   "%row_assign_9_1 = sub i32 %p_neg465_i, %y_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 87 'sub' 'row_assign_9_1' <Predicate = (!exitcond461_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %row_assign_9_1 to i2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 88 'trunc' 'tmp_24' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%p_p2_i497_i_2_p_assig = select i1 %tmp_149_2, i32 %p_p2_i497_i_2, i32 %p_assign_8_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 89 'select' 'p_p2_i497_i_2_p_assig' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_2 = select i1 %or_cond_i496_i_2, i32 %p_assign_6_2, i32 %p_p2_i497_i_2_p_assig" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 90 'select' 'y_2' <Predicate = (!exitcond461_i)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (2.55ns) (out node of the LUT)   --->   "%row_assign_9_2 = sub i32 %p_neg465_i, %y_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 91 'sub' 'row_assign_9_2' <Predicate = (!exitcond461_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i32 %row_assign_9_2 to i2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 92 'trunc' 'tmp_32' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.76ns)   --->   "br label %2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 93 'br' <Predicate = (!exitcond461_i)> <Delay = 1.76>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1290]   --->   Operation 94 'ret' <Predicate = (exitcond461_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.6>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%t_V_2 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge485.i ]"   --->   Operation 95 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.47ns)   --->   "%exitcond460_i = icmp eq i32 %t_V_2, %tmp_s" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 96 'icmp' 'exitcond460_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (2.55ns)   --->   "%j_V = add i32 %t_V_2, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 97 'add' 'j_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_33 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_2, i32 1, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 98 'partselect' 'tmp_33' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (2.47ns)   --->   "%icmp1 = icmp ne i31 %tmp_33, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 99 'icmp' 'icmp1' <Predicate = (!exitcond460_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (2.55ns)   --->   "%ImagLoc_x = add i32 -1, %t_V_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 100 'add' 'ImagLoc_x' <Predicate = (!exitcond460_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 101 'bitselect' 'tmp_34' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev3 = xor i1 %tmp_34, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 102 'xor' 'rev3' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (2.47ns)   --->   "%tmp_9 = icmp slt i32 %ImagLoc_x, %p_src_cols_V_read_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 103 'icmp' 'tmp_9' <Predicate = (!exitcond460_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_9, %rev3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 104 'and' 'or_cond_i_i' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 105 'bitselect' 'tmp_35' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.55ns)   --->   "%p_assign_1 = sub i32 1, %t_V_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 106 'sub' 'p_assign_1' <Predicate = (!exitcond460_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.69ns)   --->   "%p_p2_i_i = select i1 %tmp_35, i32 %p_assign_1, i32 %ImagLoc_x" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 107 'select' 'p_p2_i_i' <Predicate = (!exitcond460_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (2.47ns)   --->   "%tmp_11 = icmp slt i32 %p_p2_i_i, %p_src_cols_V_read_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 108 'icmp' 'tmp_11' <Predicate = (!exitcond460_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (2.55ns)   --->   "%p_assign_2 = sub i32 %tmp_8, %p_p2_i_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 109 'sub' 'p_assign_2' <Predicate = (!exitcond460_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_3 = select i1 %or_cond_i_i, i32 %ImagLoc_x, i32 %p_assign_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 110 'select' 'p_assign_3' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_9_not = xor i1 %tmp_9, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 111 'xor' 'tmp_9_not' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_34, %tmp_9_not" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 112 'or' 'sel_tmp7' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_11, %sel_tmp7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 113 'and' 'sel_tmp8' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.69ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i32 %p_p2_i_i, i32 %p_assign_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 114 'select' 'x' <Predicate = (!exitcond460_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (2.55ns)   --->   "%col_assign_1 = sub i32 %tmp_2, %x" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 115 'sub' 'col_assign_1' <Predicate = (!exitcond460_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.97ns)   --->   "%brmerge = or i1 %tmp_9, %tmp_70_0_not" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 116 'or' 'brmerge' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_25 = zext i32 %x to i64" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 117 'zext' 'tmp_25' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_25" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 118 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 119 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i32 %col_assign_1 to i2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 120 'trunc' 'tmp_37' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_25" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 121 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 122 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 122 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_25" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 123 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 124 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge478.i_ifconv" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 125 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit495.i.0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 126 'br' <Predicate = (!exitcond460_i & or_cond_i_i)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %"operator().exit538.i.0", label %._crit_edge480.i.0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 127 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %tmp_114_1, label %"operator().exit538.i.1", label %._crit_edge480.i.1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 128 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %"operator().exit538.i.2", label %._crit_edge480.i.2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 129 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i_ifconv"   --->   Operation 130 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %.preheader462.i.preheader.0, label %._crit_edge478.i_ifconv" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:475->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 131 'br' <Predicate = (!exitcond460_i & or_cond_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.97ns)   --->   "%or_cond_i = and i1 %icmp, %icmp1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 132 'and' 'or_cond_i' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %.preheader.0, label %._crit_edge485.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 133 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 17.3>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 134 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1922, i64 0)"   --->   Operation 135 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %exitcond460_i, label %5, label %.critedge.i_ifconv" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 137 'load' 'right_border_buf_0_7' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 138 'load' 'right_border_buf_0_8' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 139 'load' 'right_border_buf_0_9' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 140 'load' 'right_border_buf_0_10' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 141 'load' 'right_border_buf_0_11' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 142 'specloopname' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 143 'specregionbegin' 'tmp_6' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:448->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 144 'specpipeline' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str32) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 145 'specloopname' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 146 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 146 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 147 [1/1] (1.77ns)   --->   "%tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %tmp_37)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 147 'mux' 'tmp_26' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (1.24ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_26" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 148 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 149 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 150 [1/1] (1.77ns)   --->   "%tmp_27 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %tmp_37)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 150 'mux' 'tmp_27' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.24ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_27" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 151 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 152 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 153 [1/1] (1.77ns)   --->   "%tmp_28 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %tmp_37)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 153 'mux' 'tmp_28' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (1.24ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_28" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 154 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (3.63ns)   --->   "%tmp_46 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:468->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 155 'read' 'tmp_46' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 156 [1/1] (3.25ns)   --->   "store i8 %tmp_46, i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 156 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 157 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_12)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (3.25ns)   --->   "store i8 %tmp_46, i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 158 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_114_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 159 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_114_1)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (3.25ns)   --->   "store i8 %tmp_46, i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 160 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 161 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_12)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 162 'load' 'right_border_buf_0_12' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 163 'load' 'right_border_buf_0_13' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 164 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 165 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 165 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 166 [1/1] (3.63ns)   --->   "%tmp_39 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 166 'read' 'tmp_39' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 167 [1/1] (3.25ns)   --->   "store i8 %tmp_39, i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 167 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 168 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 169 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 170 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 171 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 172 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 173 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i_ifconv" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 174 'br' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (1.77ns)   --->   "%tmp_29 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_23)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 175 'mux' 'tmp_29' <Predicate = (!exitcond460_i & tmp_13)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_6 = select i1 %tmp_13, i8 %tmp_29, i8 %col_buf_0_val_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 176 'select' 'src_kernel_win_0_va_6' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (1.77ns)   --->   "%tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_24)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 177 'mux' 'tmp_30' <Predicate = (!exitcond460_i & tmp_13)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_7 = select i1 %tmp_13, i8 %tmp_30, i8 %col_buf_0_val_1_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 178 'select' 'src_kernel_win_0_va_7' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (1.77ns)   --->   "%tmp_31 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_32)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 179 'mux' 'tmp_31' <Predicate = (!exitcond460_i & tmp_13)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_8 = select i1 %tmp_13, i8 %tmp_31, i8 %col_buf_0_val_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 180 'select' 'src_kernel_win_0_va_8' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 181 'load' 'src_kernel_win_0_va_9' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 182 'load' 'src_kernel_win_0_va_10' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 183 'load' 'src_kernel_win_0_va_11' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%r_V_0_cast = zext i8 %src_kernel_win_0_va_11 to i9" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 184 'zext' 'r_V_0_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_156_0_2_cast = zext i8 %src_kernel_win_0_va_8 to i9" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 185 'zext' 'tmp_156_0_2_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (1.91ns)   --->   "%sum_V_0_2 = sub i9 %tmp_156_0_2_cast, %r_V_0_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 186 'sub' 'sum_V_0_2' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%sum_V_0_2_cast_cast = sext i9 %sum_V_0_2 to i10" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 187 'sext' 'sum_V_0_2_cast_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_10, i1 false)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 188 'bitconcatenate' 'p_shl' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i9 %p_shl to i10" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 189 'zext' 'p_shl_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (1.82ns)   --->   "%r_V_10_1 = sub i10 0, %p_shl_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 190 'sub' 'r_V_10_1' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_156_1_cast = sext i10 %r_V_10_1 to i11" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 191 'sext' 'tmp_156_1_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i9 %sum_V_0_2 to i8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 192 'trunc' 'tmp_40' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i10 %r_V_10_1 to i8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 193 'trunc' 'tmp_41' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%r_V_10_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_7, i1 false)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 194 'bitconcatenate' 'r_V_10_1_2' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_156_1_cast_63 = zext i9 %r_V_10_1_2 to i11" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 195 'zext' 'tmp_156_1_cast_63' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_42 = shl i8 %src_kernel_win_0_va_7, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 196 'shl' 'tmp_42' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%r_V_2_cast = zext i8 %src_kernel_win_0_va_9 to i9" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 197 'zext' 'r_V_2_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (1.91ns)   --->   "%r_V_10_2 = sub i9 0, %r_V_2_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 198 'sub' 'r_V_10_2' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_156_2_cast = sext i9 %r_V_10_2 to i11" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 199 'sext' 'tmp_156_2_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i9 %r_V_10_2 to i8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 200 'trunc' 'tmp_43' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_156_2_2_cast_cas = zext i8 %src_kernel_win_0_va_6 to i10" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 201 'zext' 'tmp_156_2_2_cast_cas' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (1.73ns)   --->   "%tmp21 = add i11 %tmp_156_2_cast, %tmp_156_1_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 202 'add' 'tmp21' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (1.82ns)   --->   "%tmp23 = add i10 %tmp_156_2_2_cast_cas, %sum_V_0_2_cast_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 203 'add' 'tmp23' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%tmp23_cast = sext i10 %tmp23 to i11" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 204 'sext' 'tmp23_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp22 = add i11 %tmp_156_1_cast_63, %tmp23_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 205 'add' 'tmp22' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 206 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i11 %tmp21, %tmp22" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 206 'add' 'p_Val2_s' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 10)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 207 'bitselect' 'p_Result_s' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (1.91ns)   --->   "%tmp24 = add i8 %tmp_41, %tmp_40" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 208 'add' 'tmp24' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (1.91ns)   --->   "%tmp26 = add i8 %src_kernel_win_0_va_6, %tmp_43" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 209 'add' 'tmp26' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp25 = add i8 %tmp_42, %tmp26" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 210 'add' 'tmp25' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = add i8 %tmp24, %tmp25" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 211 'add' 'p_Val2_1' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_36 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_s, i32 8, i32 10)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 212 'partselect' 'tmp_36' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.97ns)   --->   "%tmp_i_i = xor i1 %p_Result_s, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 213 'xor' 'tmp_i_i' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (1.13ns)   --->   "%not_i_i = icmp ne i3 %tmp_36, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 214 'icmp' 'not_i_i' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%overflow = and i1 %not_i_i, %tmp_i_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 215 'and' 'overflow' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%p_mux_i_i_cast = select i1 %tmp_i_i, i8 -1, i8 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 216 'select' 'p_mux_i_i_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_1_i_i = or i1 %p_Result_s, %overflow" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 217 'or' 'tmp_1_i_i' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %tmp_1_i_i, i8 %p_mux_i_i_cast, i8 %p_Val2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 218 'select' 'p_Val2_3' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 219 'load' 'src_kernel_win_0_va_12' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 220 'load' 'src_kernel_win_0_va_13' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 221 'load' 'src_kernel_win_0_va_14' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_6)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:518->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 222 'specregionend' 'empty' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_14, i8* %src_kernel_win_0_va_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 223 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 224 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_13, i8* %src_kernel_win_0_va_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 225 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 226 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_12, i8* %src_kernel_win_0_va_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 227 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 228 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "br label %2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 229 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 230 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_3)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 230 'write' <Predicate = (or_cond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "br label %._crit_edge485.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:516->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 231 'br' <Predicate = (or_cond_i)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:519->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 232 'specregionend' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 233 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111]
src_kernel_win_0_va_1  (alloca           ) [ 0011111]
src_kernel_win_0_va_2  (alloca           ) [ 0011111]
src_kernel_win_0_va_3  (alloca           ) [ 0011111]
src_kernel_win_0_va_4  (alloca           ) [ 0011111]
src_kernel_win_0_va_5  (alloca           ) [ 0011111]
right_border_buf_0_s   (alloca           ) [ 0011111]
right_border_buf_0_1   (alloca           ) [ 0011111]
right_border_buf_0_2   (alloca           ) [ 0011111]
right_border_buf_0_3   (alloca           ) [ 0011111]
right_border_buf_0_4   (alloca           ) [ 0011111]
right_border_buf_0_5   (alloca           ) [ 0011111]
StgValue_19            (specinterface    ) [ 0000000]
StgValue_20            (specinterface    ) [ 0000000]
p_src_cols_V_read_1    (read             ) [ 0011111]
p_src_rows_V_read_1    (read             ) [ 0011111]
k_buf_0_val_3          (alloca           ) [ 0011111]
k_buf_0_val_4          (alloca           ) [ 0011111]
k_buf_0_val_5          (alloca           ) [ 0011111]
rbegin_i_i             (specregionbegin  ) [ 0000000]
rend_i_i_0             (specregionend    ) [ 0000000]
tmp_s                  (add              ) [ 0011111]
tmp_1                  (add              ) [ 0011111]
p_neg465_i             (add              ) [ 0011111]
tmp_2                  (add              ) [ 0011111]
tmp_3                  (shl              ) [ 0000000]
tmp_4                  (add              ) [ 0011111]
tmp_7                  (shl              ) [ 0000000]
tmp_8                  (add              ) [ 0011111]
StgValue_36            (br               ) [ 0111111]
t_V                    (phi              ) [ 0010000]
exitcond461_i          (icmp             ) [ 0011111]
StgValue_39            (speclooptripcount) [ 0000000]
i_V                    (add              ) [ 0111111]
StgValue_41            (br               ) [ 0000000]
StgValue_42            (specloopname     ) [ 0000000]
tmp                    (specregionbegin  ) [ 0001111]
tmp_5                  (icmp             ) [ 0001110]
tmp_70_0_not           (xor              ) [ 0001110]
tmp_10                 (partselect       ) [ 0000000]
icmp                   (icmp             ) [ 0001110]
tmp_12                 (icmp             ) [ 0001110]
tmp_114_1              (icmp             ) [ 0001110]
tmp_13                 (icmp             ) [ 0001110]
tmp_14                 (add              ) [ 0000000]
tmp_15                 (bitselect        ) [ 0000000]
rev                    (xor              ) [ 0000000]
tmp_16                 (icmp             ) [ 0000000]
or_cond_i496_i         (and              ) [ 0000000]
tmp_17                 (bitselect        ) [ 0000000]
p_assign_7             (sub              ) [ 0000000]
p_p2_i497_i            (select           ) [ 0000000]
tmp_18                 (icmp             ) [ 0000000]
p_assign_8             (sub              ) [ 0000000]
p_assign_6_1           (add              ) [ 0000000]
tmp_19                 (bitselect        ) [ 0000000]
rev1                   (xor              ) [ 0000000]
tmp_140_1              (icmp             ) [ 0000000]
or_cond_i496_i_1       (and              ) [ 0000000]
tmp_20                 (bitselect        ) [ 0000000]
p_assign_7_1           (sub              ) [ 0000000]
p_p2_i497_i_1          (select           ) [ 0000000]
tmp_149_1              (icmp             ) [ 0000000]
p_assign_8_1           (sub              ) [ 0000000]
p_assign_6_2           (add              ) [ 0000000]
tmp_21                 (bitselect        ) [ 0000000]
rev2                   (xor              ) [ 0000000]
tmp_140_2              (icmp             ) [ 0000000]
or_cond_i496_i_2       (and              ) [ 0000000]
tmp_22                 (bitselect        ) [ 0000000]
p_assign_7_2           (sub              ) [ 0000000]
p_p2_i497_i_2          (select           ) [ 0000000]
tmp_149_2              (icmp             ) [ 0000000]
p_assign_8_2           (sub              ) [ 0000000]
p_p2_i497_i_p_assign_8 (select           ) [ 0000000]
y                      (select           ) [ 0000000]
row_assign_9           (sub              ) [ 0000000]
tmp_23                 (trunc            ) [ 0001110]
p_p2_i497_i_1_p_assig  (select           ) [ 0000000]
y_1                    (select           ) [ 0000000]
row_assign_9_1         (sub              ) [ 0000000]
tmp_24                 (trunc            ) [ 0001110]
p_p2_i497_i_2_p_assig  (select           ) [ 0000000]
y_2                    (select           ) [ 0000000]
row_assign_9_2         (sub              ) [ 0000000]
tmp_32                 (trunc            ) [ 0001110]
StgValue_93            (br               ) [ 0011111]
StgValue_94            (ret              ) [ 0000000]
t_V_2                  (phi              ) [ 0001010]
exitcond460_i          (icmp             ) [ 0011111]
j_V                    (add              ) [ 0011111]
tmp_33                 (partselect       ) [ 0000000]
icmp1                  (icmp             ) [ 0000000]
ImagLoc_x              (add              ) [ 0000000]
tmp_34                 (bitselect        ) [ 0000000]
rev3                   (xor              ) [ 0000000]
tmp_9                  (icmp             ) [ 0000000]
or_cond_i_i            (and              ) [ 0011111]
tmp_35                 (bitselect        ) [ 0000000]
p_assign_1             (sub              ) [ 0000000]
p_p2_i_i               (select           ) [ 0000000]
tmp_11                 (icmp             ) [ 0000000]
p_assign_2             (sub              ) [ 0000000]
p_assign_3             (select           ) [ 0000000]
tmp_9_not              (xor              ) [ 0000000]
sel_tmp7               (or               ) [ 0000000]
sel_tmp8               (and              ) [ 0000000]
x                      (select           ) [ 0000000]
col_assign_1           (sub              ) [ 0000000]
brmerge                (or               ) [ 0001100]
tmp_25                 (zext             ) [ 0000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001100]
tmp_37                 (trunc            ) [ 0001100]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001100]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001100]
StgValue_125           (br               ) [ 0000000]
StgValue_126           (br               ) [ 0000000]
StgValue_127           (br               ) [ 0000000]
StgValue_128           (br               ) [ 0000000]
StgValue_129           (br               ) [ 0000000]
StgValue_130           (br               ) [ 0000000]
StgValue_131           (br               ) [ 0000000]
or_cond_i              (and              ) [ 0001110]
StgValue_133           (br               ) [ 0000000]
right_border_buf_0_6   (load             ) [ 0000000]
StgValue_135           (speclooptripcount) [ 0000000]
StgValue_136           (br               ) [ 0000000]
right_border_buf_0_7   (load             ) [ 0000000]
right_border_buf_0_8   (load             ) [ 0000000]
right_border_buf_0_9   (load             ) [ 0000000]
right_border_buf_0_10  (load             ) [ 0000000]
right_border_buf_0_11  (load             ) [ 0000000]
StgValue_142           (specloopname     ) [ 0000000]
tmp_6                  (specregionbegin  ) [ 0000000]
StgValue_144           (specpipeline     ) [ 0000000]
StgValue_145           (specloopname     ) [ 0000000]
k_buf_0_val_3_load     (load             ) [ 0000000]
tmp_26                 (mux              ) [ 0000000]
col_buf_0_val_0_0      (select           ) [ 0000000]
k_buf_0_val_4_load     (load             ) [ 0000000]
tmp_27                 (mux              ) [ 0000000]
col_buf_0_val_1_0      (select           ) [ 0000000]
k_buf_0_val_5_load     (load             ) [ 0000000]
tmp_28                 (mux              ) [ 0000000]
col_buf_0_val_2_0      (select           ) [ 0000000]
tmp_46                 (read             ) [ 0000000]
StgValue_156           (store            ) [ 0000000]
StgValue_157           (br               ) [ 0000000]
StgValue_158           (store            ) [ 0000000]
StgValue_159           (br               ) [ 0000000]
StgValue_160           (store            ) [ 0000000]
StgValue_161           (br               ) [ 0000000]
right_border_buf_0_12  (load             ) [ 0000000]
right_border_buf_0_13  (load             ) [ 0000000]
StgValue_164           (store            ) [ 0000000]
StgValue_165           (store            ) [ 0000000]
tmp_39                 (read             ) [ 0000000]
StgValue_167           (store            ) [ 0000000]
StgValue_168           (store            ) [ 0000000]
StgValue_169           (store            ) [ 0000000]
StgValue_170           (store            ) [ 0000000]
StgValue_171           (store            ) [ 0000000]
StgValue_172           (store            ) [ 0000000]
StgValue_173           (store            ) [ 0000000]
StgValue_174           (br               ) [ 0000000]
tmp_29                 (mux              ) [ 0000000]
src_kernel_win_0_va_6  (select           ) [ 0000000]
tmp_30                 (mux              ) [ 0000000]
src_kernel_win_0_va_7  (select           ) [ 0000000]
tmp_31                 (mux              ) [ 0000000]
src_kernel_win_0_va_8  (select           ) [ 0000000]
src_kernel_win_0_va_9  (load             ) [ 0000000]
src_kernel_win_0_va_10 (load             ) [ 0000000]
src_kernel_win_0_va_11 (load             ) [ 0000000]
r_V_0_cast             (zext             ) [ 0000000]
tmp_156_0_2_cast       (zext             ) [ 0000000]
sum_V_0_2              (sub              ) [ 0000000]
sum_V_0_2_cast_cast    (sext             ) [ 0000000]
p_shl                  (bitconcatenate   ) [ 0000000]
p_shl_cast             (zext             ) [ 0000000]
r_V_10_1               (sub              ) [ 0000000]
tmp_156_1_cast         (sext             ) [ 0000000]
tmp_40                 (trunc            ) [ 0000000]
tmp_41                 (trunc            ) [ 0000000]
r_V_10_1_2             (bitconcatenate   ) [ 0000000]
tmp_156_1_cast_63      (zext             ) [ 0000000]
tmp_42                 (shl              ) [ 0000000]
r_V_2_cast             (zext             ) [ 0000000]
r_V_10_2               (sub              ) [ 0000000]
tmp_156_2_cast         (sext             ) [ 0000000]
tmp_43                 (trunc            ) [ 0000000]
tmp_156_2_2_cast_cas   (zext             ) [ 0000000]
tmp21                  (add              ) [ 0000000]
tmp23                  (add              ) [ 0000000]
tmp23_cast             (sext             ) [ 0000000]
tmp22                  (add              ) [ 0000000]
p_Val2_s               (add              ) [ 0000000]
p_Result_s             (bitselect        ) [ 0000000]
tmp24                  (add              ) [ 0000000]
tmp26                  (add              ) [ 0000000]
tmp25                  (add              ) [ 0000000]
p_Val2_1               (add              ) [ 0000000]
tmp_36                 (partselect       ) [ 0000000]
tmp_i_i                (xor              ) [ 0000000]
not_i_i                (icmp             ) [ 0000000]
overflow               (and              ) [ 0000000]
p_mux_i_i_cast         (select           ) [ 0000000]
tmp_1_i_i              (or               ) [ 0000000]
p_Val2_3               (select           ) [ 0001010]
src_kernel_win_0_va_12 (load             ) [ 0000000]
src_kernel_win_0_va_13 (load             ) [ 0000000]
src_kernel_win_0_va_14 (load             ) [ 0000000]
empty                  (specregionend    ) [ 0000000]
StgValue_223           (store            ) [ 0000000]
StgValue_224           (store            ) [ 0000000]
StgValue_225           (store            ) [ 0000000]
StgValue_226           (store            ) [ 0000000]
StgValue_227           (store            ) [ 0000000]
StgValue_228           (store            ) [ 0000000]
StgValue_229           (br               ) [ 0011111]
StgValue_230           (write            ) [ 0000000]
StgValue_231           (br               ) [ 0000000]
empty_64               (specregionend    ) [ 0000000]
StgValue_233           (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str132"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="src_kernel_win_0_va_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="src_kernel_win_0_va_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="src_kernel_win_0_va_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="src_kernel_win_0_va_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="src_kernel_win_0_va_4_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="src_kernel_win_0_va_5_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="right_border_buf_0_s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="right_border_buf_0_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="right_border_buf_0_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="right_border_buf_0_3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="right_border_buf_0_4_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="right_border_buf_0_5_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="k_buf_0_val_3_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="k_buf_0_val_4_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="k_buf_0_val_5_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_src_cols_V_read_1_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_src_rows_V_read_1_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_46/4 tmp_39/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="StgValue_230_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="1"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_230/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="k_buf_0_val_3_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="1"/>
<pin id="259" dir="0" index="4" bw="11" slack="0"/>
<pin id="260" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
<pin id="262" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/3 StgValue_160/4 StgValue_167/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="k_buf_0_val_4_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="1"/>
<pin id="254" dir="0" index="4" bw="11" slack="0"/>
<pin id="255" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="8" slack="0"/>
<pin id="257" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/3 StgValue_158/4 StgValue_165/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="k_buf_0_val_5_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="32" slack="0"/>
<pin id="241" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="1"/>
<pin id="249" dir="0" index="4" bw="11" slack="0"/>
<pin id="250" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="251" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="8" slack="0"/>
<pin id="252" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/3 StgValue_156/4 StgValue_164/4 "/>
</bind>
</comp>

<comp id="266" class="1005" name="t_V_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="t_V_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="t_V_2_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="t_V_2_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_neg465_i_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_neg465_i/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_4_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_7_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_8_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="exitcond461_i_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="1"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond461_i/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="i_V_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_5_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="1"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_70_0_not_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_70_0_not/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_10_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="31" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="0" index="3" bw="6" slack="0"/>
<pin id="363" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="31" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_12_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_114_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_114_1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_13_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="1"/>
<pin id="389" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_14_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_15_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="rev_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_16_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="1"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="or_cond_i496_i_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i496_i/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_17_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_assign_7_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_p2_i497_i_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="0" index="2" bw="32" slack="0"/>
<pin id="440" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i497_i/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_18_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="1"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_assign_8_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_assign_6_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_1/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_19_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="0" index="2" bw="6" slack="0"/>
<pin id="464" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="rev1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_140_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="1"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_140_1/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="or_cond_i496_i_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i496_i_1/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_20_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="0" index="2" bw="6" slack="0"/>
<pin id="489" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="p_assign_7_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7_1/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_p2_i497_i_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="0" index="2" bw="32" slack="0"/>
<pin id="503" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i497_i_1/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_149_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="1"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_149_1/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_assign_8_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8_1/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_assign_6_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_2/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_21_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="0" index="2" bw="6" slack="0"/>
<pin id="527" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="rev2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_140_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="1"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_140_2/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="or_cond_i496_i_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i496_i_2/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_22_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="0" index="2" bw="6" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="p_assign_7_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7_2/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_p2_i497_i_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="32" slack="0"/>
<pin id="566" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i497_i_2/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_149_2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="1"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_149_2/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="p_assign_8_2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8_2/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_p2_i497_i_p_assign_8_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="32" slack="0"/>
<pin id="584" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i497_i_p_assign_8/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="y_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="0" index="2" bw="32" slack="0"/>
<pin id="592" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="row_assign_9_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="0" index="1" bw="32" slack="0"/>
<pin id="599" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_9/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_23_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_p2_i497_i_1_p_assig_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="0" index="2" bw="32" slack="0"/>
<pin id="609" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i497_i_1_p_assig/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="y_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="0"/>
<pin id="616" dir="0" index="2" bw="32" slack="0"/>
<pin id="617" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="row_assign_9_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_9_1/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_24_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_p2_i497_i_2_p_assig_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="0" index="2" bw="32" slack="0"/>
<pin id="634" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i497_i_2_p_assig/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="y_2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="0" index="2" bw="32" slack="0"/>
<pin id="642" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="row_assign_9_2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_9_2/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_32_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="exitcond460_i_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="2"/>
<pin id="658" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond460_i/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="j_V_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_33_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="31" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="0" index="2" bw="1" slack="0"/>
<pin id="670" dir="0" index="3" bw="6" slack="0"/>
<pin id="671" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="31" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="ImagLoc_x_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_34_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="0" index="2" bw="6" slack="0"/>
<pin id="692" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="rev3_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev3/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_9_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="2"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="or_cond_i_i_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_35_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="0" index="2" bw="6" slack="0"/>
<pin id="717" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_assign_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="0"/>
<pin id="724" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_p2_i_i_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="0" index="2" bw="32" slack="0"/>
<pin id="731" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_11_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="2"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_assign_2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="2"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="p_assign_3_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="0" index="2" bw="32" slack="0"/>
<pin id="749" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_3/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_9_not_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_9_not/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sel_tmp7_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sel_tmp8_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="771" class="1004" name="x_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="0"/>
<pin id="774" dir="0" index="2" bw="32" slack="0"/>
<pin id="775" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="col_assign_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="2"/>
<pin id="781" dir="0" index="1" bw="32" slack="0"/>
<pin id="782" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="col_assign_1/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="brmerge_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="1"/>
<pin id="787" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_25_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_37_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="0"/>
<pin id="798" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="or_cond_i_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="1"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="right_border_buf_0_6_load_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="3"/>
<pin id="807" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="right_border_buf_0_7_load_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="3"/>
<pin id="810" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="right_border_buf_0_8_load_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="3"/>
<pin id="813" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/4 "/>
</bind>
</comp>

<comp id="814" class="1004" name="right_border_buf_0_9_load_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="3"/>
<pin id="816" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/4 "/>
</bind>
</comp>

<comp id="817" class="1004" name="right_border_buf_0_10_load_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="3"/>
<pin id="819" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="right_border_buf_0_11_load_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="3"/>
<pin id="822" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/4 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_26_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="0"/>
<pin id="825" dir="0" index="1" bw="8" slack="0"/>
<pin id="826" dir="0" index="2" bw="8" slack="0"/>
<pin id="827" dir="0" index="3" bw="1" slack="0"/>
<pin id="828" dir="0" index="4" bw="2" slack="1"/>
<pin id="829" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="834" class="1004" name="col_buf_0_val_0_0_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="1"/>
<pin id="836" dir="0" index="1" bw="8" slack="0"/>
<pin id="837" dir="0" index="2" bw="8" slack="0"/>
<pin id="838" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/4 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp_27_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="0"/>
<pin id="843" dir="0" index="1" bw="8" slack="0"/>
<pin id="844" dir="0" index="2" bw="8" slack="0"/>
<pin id="845" dir="0" index="3" bw="1" slack="0"/>
<pin id="846" dir="0" index="4" bw="2" slack="1"/>
<pin id="847" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="852" class="1004" name="col_buf_0_val_1_0_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="0" index="1" bw="8" slack="0"/>
<pin id="855" dir="0" index="2" bw="8" slack="0"/>
<pin id="856" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/4 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_28_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="0"/>
<pin id="862" dir="0" index="2" bw="8" slack="0"/>
<pin id="863" dir="0" index="3" bw="1" slack="0"/>
<pin id="864" dir="0" index="4" bw="2" slack="1"/>
<pin id="865" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="870" class="1004" name="col_buf_0_val_2_0_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="0" index="1" bw="8" slack="0"/>
<pin id="873" dir="0" index="2" bw="8" slack="0"/>
<pin id="874" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/4 "/>
</bind>
</comp>

<comp id="877" class="1004" name="right_border_buf_0_12_load_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="3"/>
<pin id="879" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="right_border_buf_0_13_load_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="3"/>
<pin id="882" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/4 "/>
</bind>
</comp>

<comp id="883" class="1004" name="StgValue_168_store_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="3"/>
<pin id="886" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_168/4 "/>
</bind>
</comp>

<comp id="888" class="1004" name="StgValue_169_store_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="0" index="1" bw="8" slack="3"/>
<pin id="891" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_169/4 "/>
</bind>
</comp>

<comp id="893" class="1004" name="StgValue_170_store_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="0"/>
<pin id="895" dir="0" index="1" bw="8" slack="3"/>
<pin id="896" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_170/4 "/>
</bind>
</comp>

<comp id="898" class="1004" name="StgValue_171_store_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="0"/>
<pin id="900" dir="0" index="1" bw="8" slack="3"/>
<pin id="901" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_171/4 "/>
</bind>
</comp>

<comp id="903" class="1004" name="StgValue_172_store_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="0"/>
<pin id="905" dir="0" index="1" bw="8" slack="3"/>
<pin id="906" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_172/4 "/>
</bind>
</comp>

<comp id="908" class="1004" name="StgValue_173_store_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="0"/>
<pin id="910" dir="0" index="1" bw="8" slack="3"/>
<pin id="911" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_173/4 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_29_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="0"/>
<pin id="915" dir="0" index="1" bw="8" slack="0"/>
<pin id="916" dir="0" index="2" bw="8" slack="0"/>
<pin id="917" dir="0" index="3" bw="8" slack="0"/>
<pin id="918" dir="0" index="4" bw="2" slack="2"/>
<pin id="919" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="924" class="1004" name="src_kernel_win_0_va_6_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="2"/>
<pin id="926" dir="0" index="1" bw="8" slack="0"/>
<pin id="927" dir="0" index="2" bw="8" slack="0"/>
<pin id="928" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_6/4 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_30_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="0"/>
<pin id="933" dir="0" index="1" bw="8" slack="0"/>
<pin id="934" dir="0" index="2" bw="8" slack="0"/>
<pin id="935" dir="0" index="3" bw="8" slack="0"/>
<pin id="936" dir="0" index="4" bw="2" slack="2"/>
<pin id="937" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="942" class="1004" name="src_kernel_win_0_va_7_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="2"/>
<pin id="944" dir="0" index="1" bw="8" slack="0"/>
<pin id="945" dir="0" index="2" bw="8" slack="0"/>
<pin id="946" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_7/4 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_31_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="0"/>
<pin id="951" dir="0" index="1" bw="8" slack="0"/>
<pin id="952" dir="0" index="2" bw="8" slack="0"/>
<pin id="953" dir="0" index="3" bw="8" slack="0"/>
<pin id="954" dir="0" index="4" bw="2" slack="2"/>
<pin id="955" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_31/4 "/>
</bind>
</comp>

<comp id="960" class="1004" name="src_kernel_win_0_va_8_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="2"/>
<pin id="962" dir="0" index="1" bw="8" slack="0"/>
<pin id="963" dir="0" index="2" bw="8" slack="0"/>
<pin id="964" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/4 "/>
</bind>
</comp>

<comp id="967" class="1004" name="src_kernel_win_0_va_9_load_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="3"/>
<pin id="969" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/4 "/>
</bind>
</comp>

<comp id="970" class="1004" name="src_kernel_win_0_va_10_load_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="3"/>
<pin id="972" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/4 "/>
</bind>
</comp>

<comp id="973" class="1004" name="src_kernel_win_0_va_11_load_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="3"/>
<pin id="975" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/4 "/>
</bind>
</comp>

<comp id="976" class="1004" name="r_V_0_cast_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="0"/>
<pin id="978" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_cast/4 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_156_0_2_cast_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_156_0_2_cast/4 "/>
</bind>
</comp>

<comp id="984" class="1004" name="sum_V_0_2_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="0"/>
<pin id="986" dir="0" index="1" bw="8" slack="0"/>
<pin id="987" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sum_V_0_2/4 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sum_V_0_2_cast_cast_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="9" slack="0"/>
<pin id="992" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_V_0_2_cast_cast/4 "/>
</bind>
</comp>

<comp id="994" class="1004" name="p_shl_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="9" slack="0"/>
<pin id="996" dir="0" index="1" bw="8" slack="0"/>
<pin id="997" dir="0" index="2" bw="1" slack="0"/>
<pin id="998" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="p_shl_cast_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="9" slack="0"/>
<pin id="1004" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="r_V_10_1_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="9" slack="0"/>
<pin id="1009" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_1/4 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_156_1_cast_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="10" slack="0"/>
<pin id="1014" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_156_1_cast/4 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_40_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="9" slack="0"/>
<pin id="1018" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_41_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="10" slack="0"/>
<pin id="1022" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="r_V_10_1_2_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="9" slack="0"/>
<pin id="1026" dir="0" index="1" bw="8" slack="0"/>
<pin id="1027" dir="0" index="2" bw="1" slack="0"/>
<pin id="1028" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_10_1_2/4 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_156_1_cast_63_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="9" slack="0"/>
<pin id="1034" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_156_1_cast_63/4 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_42_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="r_V_2_cast_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_cast/4 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="r_V_10_2_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="8" slack="0"/>
<pin id="1049" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_2/4 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_156_2_cast_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="9" slack="0"/>
<pin id="1054" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_156_2_cast/4 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_43_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="9" slack="0"/>
<pin id="1058" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/4 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_156_2_2_cast_cas_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="0"/>
<pin id="1062" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_156_2_2_cast_cas/4 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="tmp21_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="9" slack="0"/>
<pin id="1066" dir="0" index="1" bw="10" slack="0"/>
<pin id="1067" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp21/4 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="tmp23_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="8" slack="0"/>
<pin id="1072" dir="0" index="1" bw="9" slack="0"/>
<pin id="1073" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp23/4 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="tmp23_cast_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="10" slack="0"/>
<pin id="1078" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp23_cast/4 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp22_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="9" slack="0"/>
<pin id="1082" dir="0" index="1" bw="10" slack="0"/>
<pin id="1083" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp22/4 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="p_Val2_s_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="11" slack="0"/>
<pin id="1088" dir="0" index="1" bw="11" slack="0"/>
<pin id="1089" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="p_Result_s_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="11" slack="0"/>
<pin id="1095" dir="0" index="2" bw="5" slack="0"/>
<pin id="1096" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp24_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="0"/>
<pin id="1102" dir="0" index="1" bw="8" slack="0"/>
<pin id="1103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp24/4 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="tmp26_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="8" slack="0"/>
<pin id="1108" dir="0" index="1" bw="8" slack="0"/>
<pin id="1109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp26/4 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="tmp25_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="8" slack="0"/>
<pin id="1114" dir="0" index="1" bw="8" slack="0"/>
<pin id="1115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp25/4 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="p_Val2_1_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="0"/>
<pin id="1120" dir="0" index="1" bw="8" slack="0"/>
<pin id="1121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_36_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="3" slack="0"/>
<pin id="1126" dir="0" index="1" bw="11" slack="0"/>
<pin id="1127" dir="0" index="2" bw="5" slack="0"/>
<pin id="1128" dir="0" index="3" bw="5" slack="0"/>
<pin id="1129" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_i_i_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="1" slack="0"/>
<pin id="1137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i/4 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="not_i_i_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="3" slack="0"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i/4 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="overflow_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1148" dir="0" index="1" bw="1" slack="0"/>
<pin id="1149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/4 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="p_mux_i_i_cast_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="1" slack="0"/>
<pin id="1155" dir="0" index="2" bw="1" slack="0"/>
<pin id="1156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i_cast/4 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="tmp_1_i_i_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="0"/>
<pin id="1162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1_i_i/4 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="p_Val2_3_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="0"/>
<pin id="1168" dir="0" index="1" bw="8" slack="0"/>
<pin id="1169" dir="0" index="2" bw="8" slack="0"/>
<pin id="1170" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="src_kernel_win_0_va_12_load_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="3"/>
<pin id="1176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/4 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="src_kernel_win_0_va_13_load_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="8" slack="3"/>
<pin id="1179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/4 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="src_kernel_win_0_va_14_load_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="8" slack="3"/>
<pin id="1182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/4 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="StgValue_223_store_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="8" slack="0"/>
<pin id="1185" dir="0" index="1" bw="8" slack="3"/>
<pin id="1186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_223/4 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="StgValue_224_store_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="8" slack="0"/>
<pin id="1190" dir="0" index="1" bw="8" slack="3"/>
<pin id="1191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_224/4 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="StgValue_225_store_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="8" slack="0"/>
<pin id="1195" dir="0" index="1" bw="8" slack="3"/>
<pin id="1196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_225/4 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="StgValue_226_store_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="8" slack="0"/>
<pin id="1200" dir="0" index="1" bw="8" slack="3"/>
<pin id="1201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_226/4 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="StgValue_227_store_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="0"/>
<pin id="1205" dir="0" index="1" bw="8" slack="3"/>
<pin id="1206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_227/4 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="StgValue_228_store_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="8" slack="0"/>
<pin id="1210" dir="0" index="1" bw="8" slack="3"/>
<pin id="1211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_228/4 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="src_kernel_win_0_va_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="8" slack="3"/>
<pin id="1215" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1219" class="1005" name="src_kernel_win_0_va_1_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="8" slack="3"/>
<pin id="1221" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="src_kernel_win_0_va_2_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="8" slack="3"/>
<pin id="1227" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="src_kernel_win_0_va_3_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="8" slack="3"/>
<pin id="1233" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="src_kernel_win_0_va_4_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="8" slack="3"/>
<pin id="1239" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="src_kernel_win_0_va_5_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="8" slack="3"/>
<pin id="1245" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="right_border_buf_0_s_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="8" slack="3"/>
<pin id="1251" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1256" class="1005" name="right_border_buf_0_1_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="8" slack="3"/>
<pin id="1258" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="right_border_buf_0_2_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="3"/>
<pin id="1264" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="right_border_buf_0_3_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="8" slack="3"/>
<pin id="1270" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="right_border_buf_0_4_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="3"/>
<pin id="1277" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="right_border_buf_0_5_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="3"/>
<pin id="1283" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="p_src_cols_V_read_1_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="32" slack="2"/>
<pin id="1289" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_1 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="p_src_rows_V_read_1_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="32" slack="1"/>
<pin id="1295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_1 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="tmp_s_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="2"/>
<pin id="1307" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1310" class="1005" name="tmp_1_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="1"/>
<pin id="1312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="p_neg465_i_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="32" slack="1"/>
<pin id="1317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_neg465_i "/>
</bind>
</comp>

<comp id="1322" class="1005" name="tmp_2_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="2"/>
<pin id="1324" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="tmp_4_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="32" slack="1"/>
<pin id="1329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="tmp_8_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="2"/>
<pin id="1336" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="exitcond461_i_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="1"/>
<pin id="1341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond461_i "/>
</bind>
</comp>

<comp id="1343" class="1005" name="i_V_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="32" slack="0"/>
<pin id="1345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1348" class="1005" name="tmp_5_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="1"/>
<pin id="1350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="tmp_70_0_not_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="1"/>
<pin id="1354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70_0_not "/>
</bind>
</comp>

<comp id="1357" class="1005" name="icmp_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="1"/>
<pin id="1359" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1362" class="1005" name="tmp_12_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="1"/>
<pin id="1364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="tmp_114_1_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="1" slack="1"/>
<pin id="1368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_114_1 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="tmp_13_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="2"/>
<pin id="1372" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="tmp_23_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="2" slack="2"/>
<pin id="1379" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="tmp_24_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="2" slack="2"/>
<pin id="1384" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="tmp_32_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="2" slack="2"/>
<pin id="1389" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="exitcond460_i_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="1"/>
<pin id="1394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond460_i "/>
</bind>
</comp>

<comp id="1396" class="1005" name="j_V_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="32" slack="0"/>
<pin id="1398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1401" class="1005" name="or_cond_i_i_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="1" slack="1"/>
<pin id="1403" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1405" class="1005" name="brmerge_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="1" slack="1"/>
<pin id="1407" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1412" class="1005" name="k_buf_0_val_3_addr_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="11" slack="1"/>
<pin id="1414" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1418" class="1005" name="tmp_37_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="2" slack="1"/>
<pin id="1420" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="k_buf_0_val_4_addr_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="11" slack="1"/>
<pin id="1427" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1431" class="1005" name="k_buf_0_val_5_addr_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="11" slack="1"/>
<pin id="1433" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1437" class="1005" name="or_cond_i_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="1" slack="1"/>
<pin id="1439" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1441" class="1005" name="p_Val2_3_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="8" slack="1"/>
<pin id="1443" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="100" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="126" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="66" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="66" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="225" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="66" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="200" pin="2"/><net_sink comp="243" pin=4"/></net>

<net id="258"><net_src comp="200" pin="2"/><net_sink comp="231" pin=4"/></net>

<net id="263"><net_src comp="200" pin="2"/><net_sink comp="219" pin=4"/></net>

<net id="264"><net_src comp="231" pin="3"/><net_sink comp="243" pin=4"/></net>

<net id="265"><net_src comp="219" pin="3"/><net_sink comp="231" pin=4"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="14" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="188" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="24" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="194" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="54" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="194" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="56" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="188" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="194" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="8" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="188" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="8" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="58" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="270" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="270" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="8" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="270" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="72" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="74" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="270" pin="4"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="8" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="76" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="372"><net_src comp="358" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="78" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="270" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="8" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="270" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="14" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="270" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="54" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="270" pin="4"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="80" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="391" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="76" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="72" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="391" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="405" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="80" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="391" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="76" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="8" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="270" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="422" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="391" pin="2"/><net_sink comp="436" pin=2"/></net>

<net id="448"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="436" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="58" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="270" pin="4"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="80" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="76" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="72" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="454" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="468" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="80" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="454" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="76" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="24" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="270" pin="4"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="485" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="493" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="454" pin="2"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="499" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="499" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="82" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="270" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="80" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="76" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="523" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="72" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="517" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="537" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="531" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="80" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="517" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="76" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="560"><net_src comp="56" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="270" pin="4"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="548" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="517" pin="2"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="562" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="444" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="436" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="449" pin="2"/><net_sink comp="580" pin=2"/></net>

<net id="593"><net_src comp="416" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="391" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="580" pin="3"/><net_sink comp="588" pin=2"/></net>

<net id="600"><net_src comp="588" pin="3"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="596" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="507" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="499" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="512" pin="2"/><net_sink comp="605" pin=2"/></net>

<net id="618"><net_src comp="479" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="454" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="605" pin="3"/><net_sink comp="613" pin=2"/></net>

<net id="625"><net_src comp="613" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="570" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="562" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="575" pin="2"/><net_sink comp="630" pin=2"/></net>

<net id="643"><net_src comp="542" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="517" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="630" pin="3"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="638" pin="3"/><net_sink comp="646" pin=1"/></net>

<net id="654"><net_src comp="646" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="281" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="281" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="8" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="672"><net_src comp="74" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="281" pin="4"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="8" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="76" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="680"><net_src comp="666" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="78" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="54" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="281" pin="4"/><net_sink comp="682" pin=1"/></net>

<net id="693"><net_src comp="80" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="682" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="76" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="700"><net_src comp="688" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="72" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="682" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="702" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="696" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="80" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="682" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="76" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="8" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="281" pin="4"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="713" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="721" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="682" pin="2"/><net_sink comp="727" pin=2"/></net>

<net id="739"><net_src comp="727" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="727" pin="3"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="707" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="682" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="740" pin="2"/><net_sink comp="745" pin=2"/></net>

<net id="757"><net_src comp="702" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="72" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="688" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="753" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="735" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="759" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="776"><net_src comp="765" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="727" pin="3"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="745" pin="3"/><net_sink comp="771" pin=2"/></net>

<net id="783"><net_src comp="771" pin="3"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="702" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="771" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="799"><net_src comp="779" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="676" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="830"><net_src comp="96" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="808" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="832"><net_src comp="811" pin="1"/><net_sink comp="823" pin=2"/></net>

<net id="833"><net_src comp="98" pin="0"/><net_sink comp="823" pin=3"/></net>

<net id="839"><net_src comp="219" pin="3"/><net_sink comp="834" pin=1"/></net>

<net id="840"><net_src comp="823" pin="5"/><net_sink comp="834" pin=2"/></net>

<net id="848"><net_src comp="96" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="849"><net_src comp="817" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="820" pin="1"/><net_sink comp="841" pin=2"/></net>

<net id="851"><net_src comp="98" pin="0"/><net_sink comp="841" pin=3"/></net>

<net id="857"><net_src comp="231" pin="3"/><net_sink comp="852" pin=1"/></net>

<net id="858"><net_src comp="841" pin="5"/><net_sink comp="852" pin=2"/></net>

<net id="866"><net_src comp="96" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="805" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="868"><net_src comp="814" pin="1"/><net_sink comp="859" pin=2"/></net>

<net id="869"><net_src comp="98" pin="0"/><net_sink comp="859" pin=3"/></net>

<net id="875"><net_src comp="243" pin="3"/><net_sink comp="870" pin=1"/></net>

<net id="876"><net_src comp="859" pin="5"/><net_sink comp="870" pin=2"/></net>

<net id="887"><net_src comp="870" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="892"><net_src comp="880" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="897"><net_src comp="852" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="902"><net_src comp="805" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="907"><net_src comp="877" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="834" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="920"><net_src comp="96" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="921"><net_src comp="834" pin="3"/><net_sink comp="913" pin=1"/></net>

<net id="922"><net_src comp="852" pin="3"/><net_sink comp="913" pin=2"/></net>

<net id="923"><net_src comp="870" pin="3"/><net_sink comp="913" pin=3"/></net>

<net id="929"><net_src comp="913" pin="5"/><net_sink comp="924" pin=1"/></net>

<net id="930"><net_src comp="834" pin="3"/><net_sink comp="924" pin=2"/></net>

<net id="938"><net_src comp="96" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="939"><net_src comp="834" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="940"><net_src comp="852" pin="3"/><net_sink comp="931" pin=2"/></net>

<net id="941"><net_src comp="870" pin="3"/><net_sink comp="931" pin=3"/></net>

<net id="947"><net_src comp="931" pin="5"/><net_sink comp="942" pin=1"/></net>

<net id="948"><net_src comp="852" pin="3"/><net_sink comp="942" pin=2"/></net>

<net id="956"><net_src comp="96" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="957"><net_src comp="834" pin="3"/><net_sink comp="949" pin=1"/></net>

<net id="958"><net_src comp="852" pin="3"/><net_sink comp="949" pin=2"/></net>

<net id="959"><net_src comp="870" pin="3"/><net_sink comp="949" pin=3"/></net>

<net id="965"><net_src comp="949" pin="5"/><net_sink comp="960" pin=1"/></net>

<net id="966"><net_src comp="870" pin="3"/><net_sink comp="960" pin=2"/></net>

<net id="979"><net_src comp="973" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="960" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="988"><net_src comp="980" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="976" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="993"><net_src comp="984" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="999"><net_src comp="102" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1000"><net_src comp="970" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1001"><net_src comp="104" pin="0"/><net_sink comp="994" pin=2"/></net>

<net id="1005"><net_src comp="994" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="106" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="1002" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1015"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="984" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="1006" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1029"><net_src comp="102" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1030"><net_src comp="942" pin="3"/><net_sink comp="1024" pin=1"/></net>

<net id="1031"><net_src comp="104" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1035"><net_src comp="1024" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1040"><net_src comp="942" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="108" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1045"><net_src comp="967" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1050"><net_src comp="110" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="1042" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1055"><net_src comp="1046" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1059"><net_src comp="1046" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1063"><net_src comp="924" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1068"><net_src comp="1052" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="1012" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1074"><net_src comp="1060" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="990" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1079"><net_src comp="1070" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1084"><net_src comp="1032" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="1076" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1090"><net_src comp="1064" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1080" pin="2"/><net_sink comp="1086" pin=1"/></net>

<net id="1097"><net_src comp="112" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1098"><net_src comp="1086" pin="2"/><net_sink comp="1092" pin=1"/></net>

<net id="1099"><net_src comp="114" pin="0"/><net_sink comp="1092" pin=2"/></net>

<net id="1104"><net_src comp="1020" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="1016" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1110"><net_src comp="924" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="1056" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1116"><net_src comp="1036" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="1106" pin="2"/><net_sink comp="1112" pin=1"/></net>

<net id="1122"><net_src comp="1100" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="1112" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1130"><net_src comp="116" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1131"><net_src comp="1086" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1132"><net_src comp="118" pin="0"/><net_sink comp="1124" pin=2"/></net>

<net id="1133"><net_src comp="114" pin="0"/><net_sink comp="1124" pin=3"/></net>

<net id="1138"><net_src comp="1092" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="72" pin="0"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="1124" pin="4"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="120" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1150"><net_src comp="1140" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="1134" pin="2"/><net_sink comp="1146" pin=1"/></net>

<net id="1157"><net_src comp="1134" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1158"><net_src comp="122" pin="0"/><net_sink comp="1152" pin=1"/></net>

<net id="1159"><net_src comp="124" pin="0"/><net_sink comp="1152" pin=2"/></net>

<net id="1164"><net_src comp="1092" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="1146" pin="2"/><net_sink comp="1160" pin=1"/></net>

<net id="1171"><net_src comp="1160" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1172"><net_src comp="1152" pin="3"/><net_sink comp="1166" pin=1"/></net>

<net id="1173"><net_src comp="1118" pin="2"/><net_sink comp="1166" pin=2"/></net>

<net id="1187"><net_src comp="1180" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1192"><net_src comp="960" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1197"><net_src comp="1177" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1202"><net_src comp="942" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1207"><net_src comp="1174" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1212"><net_src comp="924" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1216"><net_src comp="128" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1222"><net_src comp="132" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1224"><net_src comp="1219" pin="1"/><net_sink comp="1203" pin=1"/></net>

<net id="1228"><net_src comp="136" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1230"><net_src comp="1225" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1234"><net_src comp="140" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1236"><net_src comp="1231" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1240"><net_src comp="144" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1242"><net_src comp="1237" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1246"><net_src comp="148" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1248"><net_src comp="1243" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1252"><net_src comp="152" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1255"><net_src comp="1249" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="1259"><net_src comp="156" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1265"><net_src comp="160" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1271"><net_src comp="164" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1273"><net_src comp="1268" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1274"><net_src comp="1268" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="1278"><net_src comp="168" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1284"><net_src comp="172" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1290"><net_src comp="188" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="1296"><net_src comp="194" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="1298"><net_src comp="1293" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="1299"><net_src comp="1293" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1300"><net_src comp="1293" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="1301"><net_src comp="1293" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="1302"><net_src comp="1293" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="1303"><net_src comp="1293" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="1304"><net_src comp="1293" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1308"><net_src comp="288" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="1313"><net_src comp="294" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="1318"><net_src comp="300" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1320"><net_src comp="1315" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1321"><net_src comp="1315" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1325"><net_src comp="306" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1330"><net_src comp="318" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1332"><net_src comp="1327" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1333"><net_src comp="1327" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1337"><net_src comp="330" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1342"><net_src comp="336" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1346"><net_src comp="341" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1351"><net_src comp="347" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1355"><net_src comp="352" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1360"><net_src comp="368" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1365"><net_src comp="374" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1369"><net_src comp="380" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1373"><net_src comp="386" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1375"><net_src comp="1370" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1376"><net_src comp="1370" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1380"><net_src comp="601" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="913" pin=4"/></net>

<net id="1385"><net_src comp="626" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="931" pin=4"/></net>

<net id="1390"><net_src comp="651" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="949" pin=4"/></net>

<net id="1395"><net_src comp="655" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1399"><net_src comp="660" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1404"><net_src comp="707" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1408"><net_src comp="784" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1410"><net_src comp="1405" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1411"><net_src comp="1405" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1415"><net_src comp="213" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1417"><net_src comp="1412" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1421"><net_src comp="796" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="823" pin=4"/></net>

<net id="1423"><net_src comp="1418" pin="1"/><net_sink comp="841" pin=4"/></net>

<net id="1424"><net_src comp="1418" pin="1"/><net_sink comp="859" pin=4"/></net>

<net id="1428"><net_src comp="225" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="1430"><net_src comp="1425" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="1434"><net_src comp="237" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1436"><net_src comp="1431" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1440"><net_src comp="800" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1444"><net_src comp="1166" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="206" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {5 }
 - Input state : 
	Port: Filter2D : p_src_rows_V_read | {1 }
	Port: Filter2D : p_src_cols_V_read | {1 }
	Port: Filter2D : p_src_data_stream_V | {4 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		exitcond461_i : 1
		i_V : 1
		StgValue_41 : 2
		tmp_5 : 1
		tmp_70_0_not : 2
		tmp_10 : 1
		icmp : 2
		tmp_12 : 1
		tmp_114_1 : 1
		tmp_13 : 1
		tmp_14 : 1
		tmp_15 : 2
		rev : 3
		tmp_16 : 2
		or_cond_i496_i : 3
		tmp_17 : 2
		p_assign_7 : 1
		p_p2_i497_i : 3
		tmp_18 : 4
		p_assign_8 : 4
		p_assign_6_1 : 1
		tmp_19 : 2
		rev1 : 3
		tmp_140_1 : 2
		or_cond_i496_i_1 : 3
		tmp_20 : 2
		p_assign_7_1 : 1
		p_p2_i497_i_1 : 3
		tmp_149_1 : 4
		p_assign_8_1 : 4
		p_assign_6_2 : 1
		tmp_21 : 2
		rev2 : 3
		tmp_140_2 : 2
		or_cond_i496_i_2 : 3
		tmp_22 : 2
		p_assign_7_2 : 1
		p_p2_i497_i_2 : 3
		tmp_149_2 : 4
		p_assign_8_2 : 4
		p_p2_i497_i_p_assign_8 : 5
		y : 6
		row_assign_9 : 7
		tmp_23 : 8
		p_p2_i497_i_1_p_assig : 5
		y_1 : 6
		row_assign_9_1 : 7
		tmp_24 : 8
		p_p2_i497_i_2_p_assig : 5
		y_2 : 6
		row_assign_9_2 : 7
		tmp_32 : 8
	State 3
		exitcond460_i : 1
		j_V : 1
		tmp_33 : 1
		icmp1 : 2
		ImagLoc_x : 1
		tmp_34 : 2
		rev3 : 3
		tmp_9 : 2
		or_cond_i_i : 3
		tmp_35 : 2
		p_assign_1 : 1
		p_p2_i_i : 3
		tmp_11 : 4
		p_assign_2 : 4
		p_assign_3 : 5
		tmp_9_not : 3
		sel_tmp7 : 3
		sel_tmp8 : 5
		x : 6
		col_assign_1 : 7
		brmerge : 3
		tmp_25 : 7
		k_buf_0_val_3_addr : 8
		k_buf_0_val_3_load : 9
		tmp_37 : 8
		k_buf_0_val_4_addr : 8
		k_buf_0_val_4_load : 9
		k_buf_0_val_5_addr : 8
		k_buf_0_val_5_load : 9
		StgValue_125 : 3
		or_cond_i : 3
		StgValue_133 : 3
	State 4
		tmp_26 : 1
		col_buf_0_val_0_0 : 2
		tmp_27 : 1
		col_buf_0_val_1_0 : 2
		tmp_28 : 1
		col_buf_0_val_2_0 : 2
		StgValue_164 : 1
		StgValue_165 : 1
		StgValue_168 : 3
		StgValue_169 : 1
		StgValue_170 : 3
		StgValue_171 : 1
		StgValue_172 : 1
		StgValue_173 : 3
		tmp_29 : 3
		src_kernel_win_0_va_6 : 4
		tmp_30 : 3
		src_kernel_win_0_va_7 : 4
		tmp_31 : 3
		src_kernel_win_0_va_8 : 4
		r_V_0_cast : 1
		tmp_156_0_2_cast : 5
		sum_V_0_2 : 6
		sum_V_0_2_cast_cast : 7
		p_shl : 1
		p_shl_cast : 2
		r_V_10_1 : 3
		tmp_156_1_cast : 4
		tmp_40 : 7
		tmp_41 : 4
		r_V_10_1_2 : 5
		tmp_156_1_cast_63 : 6
		tmp_42 : 5
		r_V_2_cast : 1
		r_V_10_2 : 2
		tmp_156_2_cast : 3
		tmp_43 : 3
		tmp_156_2_2_cast_cas : 5
		tmp21 : 5
		tmp23 : 8
		tmp23_cast : 9
		tmp22 : 10
		p_Val2_s : 11
		p_Result_s : 12
		tmp24 : 8
		tmp26 : 5
		tmp25 : 5
		p_Val2_1 : 9
		tmp_36 : 12
		tmp_i_i : 13
		not_i_i : 13
		overflow : 14
		p_mux_i_i_cast : 13
		tmp_1_i_i : 14
		p_Val2_3 : 14
		empty : 1
		StgValue_223 : 1
		StgValue_224 : 5
		StgValue_225 : 1
		StgValue_226 : 5
		StgValue_227 : 1
		StgValue_228 : 5
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |           tmp_s_fu_288          |    0    |    39   |
|          |           tmp_1_fu_294          |    0    |    39   |
|          |        p_neg465_i_fu_300        |    0    |    39   |
|          |           tmp_2_fu_306          |    0    |    39   |
|          |           tmp_4_fu_318          |    0    |    39   |
|          |           tmp_8_fu_330          |    0    |    39   |
|          |            i_V_fu_341           |    0    |    39   |
|          |          tmp_14_fu_391          |    0    |    39   |
|          |       p_assign_6_1_fu_454       |    0    |    39   |
|    add   |       p_assign_6_2_fu_517       |    0    |    39   |
|          |            j_V_fu_660           |    0    |    39   |
|          |         ImagLoc_x_fu_682        |    0    |    39   |
|          |          tmp21_fu_1064          |    0    |    14   |
|          |          tmp23_fu_1070          |    0    |    15   |
|          |          tmp22_fu_1080          |    0    |    8    |
|          |         p_Val2_s_fu_1086        |    0    |    8    |
|          |          tmp24_fu_1100          |    0    |    15   |
|          |          tmp26_fu_1106          |    0    |    15   |
|          |          tmp25_fu_1112          |    0    |    8    |
|          |         p_Val2_1_fu_1118        |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |        p_assign_7_fu_430        |    0    |    39   |
|          |        p_assign_8_fu_449        |    0    |    39   |
|          |       p_assign_7_1_fu_493       |    0    |    39   |
|          |       p_assign_8_1_fu_512       |    0    |    39   |
|          |       p_assign_7_2_fu_556       |    0    |    39   |
|          |       p_assign_8_2_fu_575       |    0    |    39   |
|          |       row_assign_9_fu_596       |    0    |    39   |
|    sub   |      row_assign_9_1_fu_621      |    0    |    39   |
|          |      row_assign_9_2_fu_646      |    0    |    39   |
|          |        p_assign_1_fu_721        |    0    |    39   |
|          |        p_assign_2_fu_740        |    0    |    39   |
|          |       col_assign_1_fu_779       |    0    |    39   |
|          |         sum_V_0_2_fu_984        |    0    |    15   |
|          |         r_V_10_1_fu_1006        |    0    |    15   |
|          |         r_V_10_2_fu_1046        |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          |        p_p2_i497_i_fu_436       |    0    |    32   |
|          |       p_p2_i497_i_1_fu_499      |    0    |    32   |
|          |       p_p2_i497_i_2_fu_562      |    0    |    32   |
|          |  p_p2_i497_i_p_assign_8_fu_580  |    0    |    32   |
|          |             y_fu_588            |    0    |    32   |
|          |   p_p2_i497_i_1_p_assig_fu_605  |    0    |    32   |
|          |            y_1_fu_613           |    0    |    32   |
|          |   p_p2_i497_i_2_p_assig_fu_630  |    0    |    32   |
|          |            y_2_fu_638           |    0    |    32   |
|  select  |         p_p2_i_i_fu_727         |    0    |    32   |
|          |        p_assign_3_fu_745        |    0    |    32   |
|          |             x_fu_771            |    0    |    32   |
|          |     col_buf_0_val_0_0_fu_834    |    0    |    8    |
|          |     col_buf_0_val_1_0_fu_852    |    0    |    8    |
|          |     col_buf_0_val_2_0_fu_870    |    0    |    8    |
|          |   src_kernel_win_0_va_6_fu_924  |    0    |    8    |
|          |   src_kernel_win_0_va_7_fu_942  |    0    |    8    |
|          |   src_kernel_win_0_va_8_fu_960  |    0    |    8    |
|          |      p_mux_i_i_cast_fu_1152     |    0    |    2    |
|          |         p_Val2_3_fu_1166        |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |       exitcond461_i_fu_336      |    0    |    18   |
|          |           tmp_5_fu_347          |    0    |    18   |
|          |           icmp_fu_368           |    0    |    18   |
|          |          tmp_12_fu_374          |    0    |    18   |
|          |         tmp_114_1_fu_380        |    0    |    18   |
|          |          tmp_13_fu_386          |    0    |    18   |
|          |          tmp_16_fu_411          |    0    |    18   |
|          |          tmp_18_fu_444          |    0    |    18   |
|   icmp   |         tmp_140_1_fu_474        |    0    |    18   |
|          |         tmp_149_1_fu_507        |    0    |    18   |
|          |         tmp_140_2_fu_537        |    0    |    18   |
|          |         tmp_149_2_fu_570        |    0    |    18   |
|          |       exitcond460_i_fu_655      |    0    |    18   |
|          |           icmp1_fu_676          |    0    |    18   |
|          |           tmp_9_fu_702          |    0    |    18   |
|          |          tmp_11_fu_735          |    0    |    18   |
|          |         not_i_i_fu_1140         |    0    |    9    |
|----------|---------------------------------|---------|---------|
|          |          tmp_26_fu_823          |    0    |    15   |
|          |          tmp_27_fu_841          |    0    |    15   |
|    mux   |          tmp_28_fu_859          |    0    |    15   |
|          |          tmp_29_fu_913          |    0    |    15   |
|          |          tmp_30_fu_931          |    0    |    15   |
|          |          tmp_31_fu_949          |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          |       tmp_70_0_not_fu_352       |    0    |    2    |
|          |            rev_fu_405           |    0    |    2    |
|          |           rev1_fu_468           |    0    |    2    |
|    xor   |           rev2_fu_531           |    0    |    2    |
|          |           rev3_fu_696           |    0    |    2    |
|          |         tmp_9_not_fu_753        |    0    |    2    |
|          |         tmp_i_i_fu_1134         |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |      or_cond_i496_i_fu_416      |    0    |    2    |
|          |     or_cond_i496_i_1_fu_479     |    0    |    2    |
|          |     or_cond_i496_i_2_fu_542     |    0    |    2    |
|    and   |        or_cond_i_i_fu_707       |    0    |    2    |
|          |         sel_tmp8_fu_765         |    0    |    2    |
|          |         or_cond_i_fu_800        |    0    |    2    |
|          |         overflow_fu_1146        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |         sel_tmp7_fu_759         |    0    |    2    |
|    or    |          brmerge_fu_784         |    0    |    2    |
|          |        tmp_1_i_i_fu_1160        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          | p_src_cols_V_read_1_read_fu_188 |    0    |    0    |
|   read   | p_src_rows_V_read_1_read_fu_194 |    0    |    0    |
|          |         grp_read_fu_200         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |    StgValue_230_write_fu_206    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |           tmp_3_fu_312          |    0    |    0    |
|    shl   |           tmp_7_fu_324          |    0    |    0    |
|          |          tmp_42_fu_1036         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |          tmp_10_fu_358          |    0    |    0    |
|partselect|          tmp_33_fu_666          |    0    |    0    |
|          |          tmp_36_fu_1124         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |          tmp_15_fu_397          |    0    |    0    |
|          |          tmp_17_fu_422          |    0    |    0    |
|          |          tmp_19_fu_460          |    0    |    0    |
|          |          tmp_20_fu_485          |    0    |    0    |
| bitselect|          tmp_21_fu_523          |    0    |    0    |
|          |          tmp_22_fu_548          |    0    |    0    |
|          |          tmp_34_fu_688          |    0    |    0    |
|          |          tmp_35_fu_713          |    0    |    0    |
|          |        p_Result_s_fu_1092       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |          tmp_23_fu_601          |    0    |    0    |
|          |          tmp_24_fu_626          |    0    |    0    |
|          |          tmp_32_fu_651          |    0    |    0    |
|   trunc  |          tmp_37_fu_796          |    0    |    0    |
|          |          tmp_40_fu_1016         |    0    |    0    |
|          |          tmp_41_fu_1020         |    0    |    0    |
|          |          tmp_43_fu_1056         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |          tmp_25_fu_789          |    0    |    0    |
|          |        r_V_0_cast_fu_976        |    0    |    0    |
|          |     tmp_156_0_2_cast_fu_980     |    0    |    0    |
|   zext   |        p_shl_cast_fu_1002       |    0    |    0    |
|          |    tmp_156_1_cast_63_fu_1032    |    0    |    0    |
|          |        r_V_2_cast_fu_1042       |    0    |    0    |
|          |   tmp_156_2_2_cast_cas_fu_1060  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |    sum_V_0_2_cast_cast_fu_990   |    0    |    0    |
|   sext   |      tmp_156_1_cast_fu_1012     |    0    |    0    |
|          |      tmp_156_2_cast_fu_1052     |    0    |    0    |
|          |        tmp23_cast_fu_1076       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|           p_shl_fu_994          |    0    |    0    |
|          |        r_V_10_1_2_fu_1024       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   1935  |
|----------|---------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       brmerge_reg_1405       |    1   |
|    exitcond460_i_reg_1392    |    1   |
|    exitcond461_i_reg_1339    |    1   |
|         i_V_reg_1343         |   32   |
|         icmp_reg_1357        |    1   |
|         j_V_reg_1396         |   32   |
|  k_buf_0_val_3_addr_reg_1412 |   11   |
|  k_buf_0_val_4_addr_reg_1425 |   11   |
|  k_buf_0_val_5_addr_reg_1431 |   11   |
|     or_cond_i_i_reg_1401     |    1   |
|      or_cond_i_reg_1437      |    1   |
|       p_Val2_3_reg_1441      |    8   |
|      p_neg465_i_reg_1315     |   32   |
| p_src_cols_V_read_1_reg_1287 |   32   |
| p_src_rows_V_read_1_reg_1293 |   32   |
| right_border_buf_0_1_reg_1256|    8   |
| right_border_buf_0_2_reg_1262|    8   |
| right_border_buf_0_3_reg_1268|    8   |
| right_border_buf_0_4_reg_1275|    8   |
| right_border_buf_0_5_reg_1281|    8   |
| right_border_buf_0_s_reg_1249|    8   |
|src_kernel_win_0_va_1_reg_1219|    8   |
|src_kernel_win_0_va_2_reg_1225|    8   |
|src_kernel_win_0_va_3_reg_1231|    8   |
|src_kernel_win_0_va_4_reg_1237|    8   |
|src_kernel_win_0_va_5_reg_1243|    8   |
| src_kernel_win_0_va_reg_1213 |    8   |
|         t_V_2_reg_277        |   32   |
|          t_V_reg_266         |   32   |
|      tmp_114_1_reg_1366      |    1   |
|        tmp_12_reg_1362       |    1   |
|        tmp_13_reg_1370       |    1   |
|        tmp_1_reg_1310        |   32   |
|        tmp_23_reg_1377       |    2   |
|        tmp_24_reg_1382       |    2   |
|        tmp_2_reg_1322        |   32   |
|        tmp_32_reg_1387       |    2   |
|        tmp_37_reg_1418       |    2   |
|        tmp_4_reg_1327        |   32   |
|        tmp_5_reg_1348        |    1   |
|     tmp_70_0_not_reg_1352    |    1   |
|        tmp_8_reg_1334        |   32   |
|        tmp_s_reg_1305        |   32   |
+------------------------------+--------+
|             Total            |   540  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_219 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_231 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_231 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_243 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_243 |  p4  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   110  ||  8.845  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1935  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   540  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    8   |   540  |  1980  |
+-----------+--------+--------+--------+--------+
