{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676468932488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676468932509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 21:48:52 2023 " "Processing started: Wed Feb 15 21:48:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676468932509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676468932509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSP_FPGA_PARACOMM -c DSP_FPGA_PARACOMM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSP_FPGA_PARACOMM -c DSP_FPGA_PARACOMM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676468932525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1676468933831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/rtl/para_comm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/rtl/para_comm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PARA_COMM-A " "Found design unit 1: PARA_COMM-A" {  } { { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935319 ""} { "Info" "ISGN_ENTITY_NAME" "1 PARA_COMM " "Found entity 1: PARA_COMM" {  } { { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676468935319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/rtl/fpgawr_dspre_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/rtl/fpgawr_dspre_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGAWR_DSPRE_CTRL-A " "Found design unit 1: FPGAWR_DSPRE_CTRL-A" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935326 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGAWR_DSPRE_CTRL " "Found entity 1: FPGAWR_DSPRE_CTRL" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676468935326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/rtl/dspwr_fpgare_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/rtl/dspwr_fpgare_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSPWR_FPGARE_CTRL-A " "Found design unit 1: DSPWR_FPGARE_CTRL-A" {  } { { "../Rtl/DSPWR_FPGARE_CTRL.vhd" "" { Text "D:/Github/Rtl/DSPWR_FPGARE_CTRL.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935328 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSPWR_FPGARE_CTRL " "Found entity 1: DSPWR_FPGARE_CTRL" {  } { { "../Rtl/DSPWR_FPGARE_CTRL.vhd" "" { Text "D:/Github/Rtl/DSPWR_FPGARE_CTRL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676468935328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/rtl/databus_swap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/rtl/databus_swap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATABUS_SWAP-A " "Found design unit 1: DATABUS_SWAP-A" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/Github/Rtl/DATABUS_SWAP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935331 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATABUS_SWAP " "Found entity 1: DATABUS_SWAP" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/Github/Rtl/DATABUS_SWAP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676468935331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/rtl/ad7606_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/rtl/ad7606_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD7606_DRIVER-ART " "Found design unit 1: AD7606_DRIVER-ART" {  } { { "../Rtl/AD7606_DRIVER.vhd" "" { Text "D:/Github/Rtl/AD7606_DRIVER.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935334 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD7606_DRIVER " "Found entity 1: AD7606_DRIVER" {  } { { "../Rtl/AD7606_DRIVER.vhd" "" { Text "D:/Github/Rtl/AD7606_DRIVER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676468935334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/rtl/read1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/rtl/read1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 READ1-ART " "Found design unit 1: READ1-ART" {  } { { "../Rtl/READ1.vhd" "" { Text "D:/Github/Rtl/READ1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935336 ""} { "Info" "ISGN_ENTITY_NAME" "1 READ1 " "Found entity 1: READ1" {  } { { "../Rtl/READ1.vhd" "" { Text "D:/Github/Rtl/READ1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676468935336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/rtl/hign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/rtl/hign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HIGN-ART " "Found design unit 1: HIGN-ART" {  } { { "../Rtl/HIGN.vhd" "" { Text "D:/Github/Rtl/HIGN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935339 ""} { "Info" "ISGN_ENTITY_NAME" "1 HIGN " "Found entity 1: HIGN" {  } { { "../Rtl/HIGN.vhd" "" { Text "D:/Github/Rtl/HIGN.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676468935339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/rtl/convent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/rtl/convent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONVENT-ART " "Found design unit 1: CONVENT-ART" {  } { { "../Rtl/CONVENT.vhd" "" { Text "D:/Github/Rtl/CONVENT.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935342 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONVENT " "Found entity 1: CONVENT" {  } { { "../Rtl/CONVENT.vhd" "" { Text "D:/Github/Rtl/CONVENT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676468935342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/rtl/rest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/rtl/rest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REST-ART " "Found design unit 1: REST-ART" {  } { { "../Rtl/REST.vhd" "" { Text "D:/Github/Rtl/REST.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935344 ""} { "Info" "ISGN_ENTITY_NAME" "1 REST " "Found entity 1: REST" {  } { { "../Rtl/REST.vhd" "" { Text "D:/Github/Rtl/REST.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676468935344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676468935344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PARA_COMM " "Elaborating entity \"PARA_COMM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676468935553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATABUS_SWAP DATABUS_SWAP:U1 " "Elaborating entity \"DATABUS_SWAP\" for hierarchy \"DATABUS_SWAP:U1\"" {  } { { "../Rtl/PARA_COMM.vhd" "U1" { Text "D:/Github/Rtl/PARA_COMM.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676468935973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGAWR_DSPRE_CTRL FPGAWR_DSPRE_CTRL:U2 " "Elaborating entity \"FPGAWR_DSPRE_CTRL\" for hierarchy \"FPGAWR_DSPRE_CTRL:U2\"" {  } { { "../Rtl/PARA_COMM.vhd" "U2" { Text "D:/Github/Rtl/PARA_COMM.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676468935984 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XA FPGAWR_DSPRE_CTRL.vhd(48) " "VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(48): signal \"XA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1676468936014 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR_FPGAWR FPGAWR_DSPRE_CTRL.vhd(50) " "VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(50): signal \"ADDR_FPGAWR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1676468936014 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH_CNT FPGAWR_DSPRE_CTRL.vhd(71) " "VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(71): signal \"CH_CNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1676468936016 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDRESS_CH FPGAWR_DSPRE_CTRL.vhd(71) " "VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(71): signal \"ADDRESS_CH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1676468936016 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADDR_FPGAWR FPGAWR_DSPRE_CTRL.vhd(65) " "VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(65): inferring latch(es) for signal or variable \"ADDR_FPGAWR\", which holds its previous value in one or more paths through the process" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1676468936017 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[0\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[0\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676468936018 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[1\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[1\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676468936018 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[2\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[2\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676468936018 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[3\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[3\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676468936018 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[4\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[4\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676468936018 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[5\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[5\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676468936018 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[6\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[6\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676468936018 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[7\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[7\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676468936018 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[8\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[8\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676468936018 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[9\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[9\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676468936018 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[10\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[10\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676468936018 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[11\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[11\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676468936018 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DSPWR_FPGARE_CTRL DSPWR_FPGARE_CTRL:U3 " "Elaborating entity \"DSPWR_FPGARE_CTRL\" for hierarchy \"DSPWR_FPGARE_CTRL:U3\"" {  } { { "../Rtl/PARA_COMM.vhd" "U3" { Text "D:/Github/Rtl/PARA_COMM.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676468936103 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XA DSPWR_FPGARE_CTRL.vhd(45) " "VHDL Process Statement warning at DSPWR_FPGARE_CTRL.vhd(45): signal \"XA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/DSPWR_FPGARE_CTRL.vhd" "" { Text "D:/Github/Rtl/DSPWR_FPGARE_CTRL.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1676468936104 "|PARA_COMM|DSPWR_FPGARE_CTRL:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR_FPGARE DSPWR_FPGARE_CTRL.vhd(47) " "VHDL Process Statement warning at DSPWR_FPGARE_CTRL.vhd(47): signal \"ADDR_FPGARE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/DSPWR_FPGARE_CTRL.vhd" "" { Text "D:/Github/Rtl/DSPWR_FPGARE_CTRL.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1676468936104 "|PARA_COMM|DSPWR_FPGARE_CTRL:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD7606_DRIVER AD7606_DRIVER:U5 " "Elaborating entity \"AD7606_DRIVER\" for hierarchy \"AD7606_DRIVER:U5\"" {  } { { "../Rtl/PARA_COMM.vhd" "U5" { Text "D:/Github/Rtl/PARA_COMM.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676468936122 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RESTIN AD7606_DRIVER.vhd(79) " "VHDL Signal Declaration warning at AD7606_DRIVER.vhd(79): used explicit default value for signal \"RESTIN\" because signal was never assigned a value" {  } { { "../Rtl/AD7606_DRIVER.vhd" "" { Text "D:/Github/Rtl/AD7606_DRIVER.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1676468936122 "|PARA_COMM|AD7606_DRIVER:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REST AD7606_DRIVER:U5\|REST:U1 " "Elaborating entity \"REST\" for hierarchy \"AD7606_DRIVER:U5\|REST:U1\"" {  } { { "../Rtl/AD7606_DRIVER.vhd" "U1" { Text "D:/Github/Rtl/AD7606_DRIVER.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676468936132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONVENT AD7606_DRIVER:U5\|CONVENT:U2 " "Elaborating entity \"CONVENT\" for hierarchy \"AD7606_DRIVER:U5\|CONVENT:U2\"" {  } { { "../Rtl/AD7606_DRIVER.vhd" "U2" { Text "D:/Github/Rtl/AD7606_DRIVER.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676468936139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READ1 AD7606_DRIVER:U5\|READ1:U3 " "Elaborating entity \"READ1\" for hierarchy \"AD7606_DRIVER:U5\|READ1:U3\"" {  } { { "../Rtl/AD7606_DRIVER.vhd" "U3" { Text "D:/Github/Rtl/AD7606_DRIVER.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676468936149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HIGN AD7606_DRIVER:U5\|HIGN:U5 " "Elaborating entity \"HIGN\" for hierarchy \"AD7606_DRIVER:U5\|HIGN:U5\"" {  } { { "../Rtl/AD7606_DRIVER.vhd" "U5" { Text "D:/Github/Rtl/AD7606_DRIVER.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676468936158 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U0 PLL_IP " "Node instance \"U0\" instantiates undefined entity \"PLL_IP\"" {  } { { "../Rtl/PARA_COMM.vhd" "U0" { Text "D:/Github/Rtl/PARA_COMM.vhd" 127 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676468936173 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U4 RAM_2_PORT " "Node instance \"U4\" instantiates undefined entity \"RAM_2_PORT\"" {  } { { "../Rtl/PARA_COMM.vhd" "U4" { Text "D:/Github/Rtl/PARA_COMM.vhd" 167 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676468936173 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676468936465 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 15 21:48:56 2023 " "Processing ended: Wed Feb 15 21:48:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676468936465 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676468936465 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676468936465 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676468936465 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676468937824 ""}
