#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000b86de0 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000cf6600_0 .net "A_O", 31 0, L_0000000000cfb360;  1 drivers
v0000000000cf4440_0 .var "Address", 31 0;
v0000000000cf5ac0_0 .net "C_U_out", 8 0, L_0000000000cfc6c0;  1 drivers
v0000000000cf6100_0 .net "Carry", 0 0, v0000000000cf4760_0;  1 drivers
v0000000000cf5c00_0 .net "DO", 31 0, v0000000000cea6a0_0;  1 drivers
v0000000000cf44e0_0 .net "DO_CU", 31 0, v0000000000ce4850_0;  1 drivers
v0000000000cf66a0_0 .net "Data_RAM_Out", 31 0, v0000000000ce7dd0_0;  1 drivers
v0000000000cf4620_0 .net "EX_ALU_OP", 3 0, v0000000000c4c7c0_0;  1 drivers
v0000000000cf4940_0 .net "EX_Bit11_0", 31 0, v0000000000c4c9a0_0;  1 drivers
v0000000000cf50c0_0 .net "EX_Bit15_12", 3 0, v0000000000c4d940_0;  1 drivers
v0000000000cf6880_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000c4a700;  1 drivers
v0000000000cf4da0_0 .net "EX_RF_Enable", 0 0, v0000000000c4ca40_0;  1 drivers
v0000000000cf4800_0 .net "EX_Shift_imm", 0 0, v0000000000c4cc20_0;  1 drivers
v0000000000cf5340_0 .net "EX_addresing_modes", 7 0, v0000000000c4db20_0;  1 drivers
v0000000000cf6240_0 .net "EX_load_instr", 0 0, v0000000000c4ce00_0;  1 drivers
v0000000000cf5ca0_0 .net "EX_mem_read_write", 0 0, v0000000000c4d620_0;  1 drivers
v0000000000cf4580_0 .net "EX_mem_size", 0 0, v0000000000c4d9e0_0;  1 drivers
v0000000000cf4ee0_0 .net "ID_B_instr", 0 0, L_0000000000c4a2a0;  1 drivers
v0000000000cf4bc0_0 .net "ID_Bit15_12", 3 0, v0000000000ce3d10_0;  1 drivers
v0000000000cf61a0_0 .net "ID_Bit19_16", 3 0, v0000000000ce33b0_0;  1 drivers
v0000000000cf4c60_0 .net "ID_Bit23_0", 23 0, v0000000000ce3b30_0;  1 drivers
v0000000000cf6420_0 .net "ID_Bit31_28", 3 0, v0000000000ce4030_0;  1 drivers
v0000000000cf6920_0 .net "ID_Bit3_0", 3 0, v0000000000ce43f0_0;  1 drivers
v0000000000cf5020_0 .net "ID_CU", 9 0, v0000000000ce8b90_0;  1 drivers
o0000000000c97bf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000cf5660_0 .net "ID_addresing_modes", 7 0, o0000000000c97bf8;  0 drivers
v0000000000cf4d00_0 .net "IF_ID_Load", 0 0, v0000000000ce84b0_0;  1 drivers
v0000000000cf4f80_0 .net "MEM_A_O", 31 0, v0000000000c62b90_0;  1 drivers
v0000000000cf5480_0 .net "MEM_Bit15_12", 3 0, v0000000000c4dda0_0;  1 drivers
v0000000000cf5700_0 .net "MEM_MUX3", 31 0, v0000000000c4c360_0;  1 drivers
v0000000000cf57a0_0 .net "MEM_RF_Enable", 0 0, v0000000000c4bfa0_0;  1 drivers
v0000000000cf5840_0 .net "MEM_load_instr", 0 0, v0000000000c4c720_0;  1 drivers
v0000000000cf58e0_0 .net "MEM_mem_read_write", 0 0, v0000000000c4da80_0;  1 drivers
v0000000000cf71e0_0 .net "MEM_mem_size", 0 0, v0000000000c4c040_0;  1 drivers
v0000000000cf7000_0 .net "MUX1_signal", 1 0, v0000000000ce7e70_0;  1 drivers
v0000000000cf7500_0 .net "MUX2_signal", 1 0, v0000000000ce7650_0;  1 drivers
v0000000000cf6ec0_0 .net "MUX3_signal", 1 0, v0000000000ce7f10_0;  1 drivers
v0000000000cf75a0_0 .net "MUXControlUnit_signal", 0 0, v0000000000ce76f0_0;  1 drivers
v0000000000cf7fa0_0 .net "M_O", 31 0, L_0000000000c4b0a0;  1 drivers
v0000000000cf8040_0 .net "Next_PC", 31 0, v0000000000ce4a30_0;  1 drivers
v0000000000cf7aa0_0 .net "PA", 31 0, v0000000000cf2910_0;  1 drivers
v0000000000cf6d80_0 .net "PB", 31 0, v0000000000cf18d0_0;  1 drivers
v0000000000cf6f60_0 .net "PC4", 31 0, L_0000000000cfa780;  1 drivers
v0000000000cf7280_0 .net "PCIN", 31 0, L_0000000000c4b570;  1 drivers
v0000000000cf6ba0_0 .net "PCO", 31 0, L_0000000000c4afc0;  1 drivers
v0000000000cf7a00_0 .net "PC_RF_ld", 0 0, v0000000000ce7b50_0;  1 drivers
v0000000000cf69c0_0 .net "PD", 31 0, v0000000000cf3f90_0;  1 drivers
v0000000000cf6a60_0 .net "PW", 31 0, L_0000000000c4a7e0;  1 drivers
v0000000000cf7d20_0 .var "Reset", 0 0;
v0000000000cf7b40_0 .net "S", 0 0, L_0000000000c4aa10;  1 drivers
v0000000000cf6c40_0 .net "SEx4_out", 31 0, v0000000000cf4300_0;  1 drivers
v0000000000cf70a0_0 .net "SSE_out", 31 0, v0000000000cf6380_0;  1 drivers
v0000000000cf7c80_0 .net "TA", 31 0, L_0000000000cfc4e0;  1 drivers
v0000000000cf7140_0 .net "WB_A_O", 31 0, v0000000000ce48f0_0;  1 drivers
v0000000000cf76e0_0 .net "WB_Bit15_12", 3 0, v0000000000ce3310_0;  1 drivers
v0000000000cf6b00_0 .net "WB_Data_RAM_Out", 31 0, v0000000000ce36d0_0;  1 drivers
v0000000000cf7f00_0 .net "WB_RF_Enable", 0 0, v0000000000ce4f30_0;  1 drivers
v0000000000cf6ce0_0 .net "WB_load_instr", 0 0, v0000000000ce39f0_0;  1 drivers
v0000000000cf7dc0_0 .var/2u *"_ivl_12", 31 0; Local signal
v0000000000cf7be0_0 .var/2u *"_ivl_13", 31 0; Local signal
v0000000000cf7320_0 .net "asserted", 0 0, L_0000000000c4a770;  1 drivers
v0000000000cf6e20_0 .net "bl", 0 0, L_0000000000c4a4d0;  1 drivers
v0000000000cf73c0_0 .net "cc_alu_1", 3 0, L_0000000000cfc940;  1 drivers
v0000000000cf7460_0 .net "cc_alu_2", 3 0, L_0000000000cfa5a0;  1 drivers
v0000000000cf7640_0 .net "cc_main_alu_out", 3 0, L_0000000000cfc120;  1 drivers
v0000000000cf7e60_0 .net "cc_out", 3 0, v0000000000ce3950_0;  1 drivers
v0000000000cf7780_0 .net "choose_ta_r_nop", 0 0, v0000000000c62ff0_0;  1 drivers
v0000000000cf7820_0 .var "clk", 0 0;
v0000000000cf78c0_0 .var/i "code", 31 0;
v0000000000cf7960_0 .var "data", 31 0;
v0000000000cfba40_0 .net "ex_bl", 0 0, v0000000000c4d080_0;  1 drivers
v0000000000cfc760_0 .var/i "file", 31 0;
v0000000000cfbea0_0 .net "mem_bl", 0 0, v0000000000c62a50_0;  1 drivers
v0000000000cfafa0_0 .net "mux_out_1", 31 0, L_0000000000c4a540;  1 drivers
v0000000000cfb860_0 .net "mux_out_1_A", 31 0, v0000000000ce47b0_0;  1 drivers
v0000000000cfa500_0 .net "mux_out_2", 31 0, L_0000000000c4a690;  1 drivers
v0000000000cfa320_0 .net "mux_out_2_B", 31 0, v0000000000ce31d0_0;  1 drivers
v0000000000cfbc20_0 .net "mux_out_3", 31 0, L_0000000000c4b730;  1 drivers
v0000000000cfa640_0 .net "mux_out_3_C", 31 0, v0000000000ce3db0_0;  1 drivers
v0000000000cfbcc0_0 .net "wb_bl", 0 0, v0000000000ce34f0_0;  1 drivers
L_0000000000cfc1c0 .part v0000000000ce8b90_0, 6, 1;
S_0000000000b86f70 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 203, 3 240 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
L_0000000000c4a770 .functor BUFZ 1, v0000000000c62410_0, C4<0>, C4<0>, C4<0>;
v0000000000c63090_0 .net "asserted", 0 0, L_0000000000c4a770;  alias, 1 drivers
v0000000000c62410_0 .var "assrt", 0 0;
v0000000000c638b0_0 .var/i "c", 31 0;
v0000000000c63a90_0 .net "cc_in", 3 0, v0000000000ce3950_0;  alias, 1 drivers
v0000000000c62730_0 .net "instr_condition", 3 0, v0000000000ce4030_0;  alias, 1 drivers
v0000000000c63bd0_0 .var/i "n", 31 0;
v0000000000c64030_0 .var/i "v", 31 0;
v0000000000c62230_0 .var/i "z", 31 0;
E_0000000000c375b0/0 .event edge, v0000000000c63a90_0, v0000000000c62730_0, v0000000000c62230_0, v0000000000c638b0_0;
E_0000000000c375b0/1 .event edge, v0000000000c63bd0_0, v0000000000c64030_0;
E_0000000000c375b0 .event/or E_0000000000c375b0/0, E_0000000000c375b0/1;
S_0000000000b87100 .scope module, "Condition_Handler" "Condition_Handler" 2 206, 3 397 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000c62910_0 .net "asserted", 0 0, L_0000000000c4a770;  alias, 1 drivers
v0000000000c633b0_0 .net "b_instr", 0 0, L_0000000000c4a2a0;  alias, 1 drivers
v0000000000c62ff0_0 .var "choose_ta_r_nop", 0 0;
E_0000000000c39570 .event edge, v0000000000c63090_0, v0000000000c633b0_0;
S_0000000000b57390 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 210, 3 525 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "EXBL";
    .port_info 10 /OUTPUT 32 "MEM_A_O";
    .port_info 11 /OUTPUT 32 "MEM_MUX3";
    .port_info 12 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 13 /OUTPUT 1 "MEM_load_instr";
    .port_info 14 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 15 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 16 /OUTPUT 1 "MEM_mem_size";
    .port_info 17 /INPUT 1 "Reset";
    .port_info 18 /OUTPUT 1 "MEMBL";
v0000000000c629b0_0 .net "A_O", 31 0, L_0000000000cfb360;  alias, 1 drivers
v0000000000c625f0_0 .net "EXBL", 0 0, v0000000000c4d080_0;  alias, 1 drivers
v0000000000c640d0_0 .net "EX_Bit15_12", 3 0, v0000000000c4d940_0;  alias, 1 drivers
v0000000000c63270_0 .net "EX_RF_instr", 0 0, v0000000000c4ca40_0;  alias, 1 drivers
v0000000000c63c70_0 .net "EX_load_instr", 0 0, v0000000000c4ce00_0;  alias, 1 drivers
v0000000000c622d0_0 .net "EX_mem_read_write", 0 0, v0000000000c4d620_0;  alias, 1 drivers
v0000000000c624b0_0 .net "EX_mem_size", 0 0, v0000000000c4d9e0_0;  alias, 1 drivers
v0000000000c62a50_0 .var "MEMBL", 0 0;
v0000000000c62b90_0 .var "MEM_A_O", 31 0;
v0000000000c4dda0_0 .var "MEM_Bit15_12", 3 0;
v0000000000c4c360_0 .var "MEM_MUX3", 31 0;
v0000000000c4bfa0_0 .var "MEM_RF_Enable", 0 0;
v0000000000c4c720_0 .var "MEM_load_instr", 0 0;
v0000000000c4da80_0 .var "MEM_mem_read_write", 0 0;
v0000000000c4c040_0 .var "MEM_mem_size", 0 0;
v0000000000c4d440_0 .net "Reset", 0 0, v0000000000cf7d20_0;  1 drivers
v0000000000c4dbc0_0 .net "cc_main_alu_out", 3 0, L_0000000000cfc120;  alias, 1 drivers
v0000000000c4d800_0 .net "clk", 0 0, v0000000000cf7820_0;  1 drivers
v0000000000c4d580_0 .net "mux_out_3_C", 31 0, v0000000000ce3db0_0;  alias, 1 drivers
E_0000000000c38f30 .event posedge, v0000000000c4d440_0, v0000000000c4d800_0;
S_0000000000b57520 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 185, 3 459 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /OUTPUT 1 "EXBL";
    .port_info 13 /INPUT 32 "mux_out_1";
    .port_info 14 /INPUT 32 "mux_out_2";
    .port_info 15 /INPUT 32 "mux_out_3";
    .port_info 16 /INPUT 4 "ID_Bit15_12";
    .port_info 17 /INPUT 10 "ID_CU";
    .port_info 18 /INPUT 32 "ID_Bit11_0";
    .port_info 19 /INPUT 8 "ID_addresing_modes";
    .port_info 20 /INPUT 1 "clk";
    .port_info 21 /INPUT 1 "Reset";
v0000000000c4d080_0 .var "EXBL", 0 0;
v0000000000c4c7c0_0 .var "EX_ALU_OP", 3 0;
v0000000000c4c9a0_0 .var "EX_Bit11_0", 31 0;
v0000000000c4d940_0 .var "EX_Bit15_12", 3 0;
v0000000000c4ca40_0 .var "EX_RF_instr", 0 0;
v0000000000c4cc20_0 .var "EX_Shift_imm", 0 0;
v0000000000c4db20_0 .var "EX_addresing_modes", 7 0;
v0000000000c4ce00_0 .var "EX_load_instr", 0 0;
v0000000000c4d620_0 .var "EX_mem_read_write", 0 0;
v0000000000c4d9e0_0 .var "EX_mem_size", 0 0;
v0000000000b9c8f0_0 .net "ID_Bit11_0", 31 0, v0000000000ce4850_0;  alias, 1 drivers
v0000000000b9ca30_0 .net "ID_Bit15_12", 3 0, v0000000000ce3d10_0;  alias, 1 drivers
v0000000000b9d070_0 .net "ID_CU", 9 0, v0000000000ce8b90_0;  alias, 1 drivers
v0000000000c631d0_0 .net "ID_addresing_modes", 7 0, o0000000000c97bf8;  alias, 0 drivers
v0000000000c305d0_0 .net "Reset", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
v0000000000ce4990_0 .net "clk", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000ce3590_0 .net "mux_out_1", 31 0, L_0000000000c4a540;  alias, 1 drivers
v0000000000ce47b0_0 .var "mux_out_1_A", 31 0;
v0000000000ce3130_0 .net "mux_out_2", 31 0, L_0000000000c4a690;  alias, 1 drivers
v0000000000ce31d0_0 .var "mux_out_2_B", 31 0;
v0000000000ce3ef0_0 .net "mux_out_3", 31 0, L_0000000000c4b730;  alias, 1 drivers
v0000000000ce3db0_0 .var "mux_out_3_C", 31 0;
S_0000000000b57f50 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 125, 3 410 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 4 "ID_Bit15_12";
    .port_info 6 /OUTPUT 32 "ID_Bit31_0";
    .port_info 7 /INPUT 1 "choose_ta_r_nop";
    .port_info 8 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "Reset";
    .port_info 11 /INPUT 1 "asserted";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000ce3bd0_0 .net "DataOut", 31 0, v0000000000cea6a0_0;  alias, 1 drivers
v0000000000ce4e90_0 .net "Hazard_Unit_Ld", 0 0, v0000000000ce84b0_0;  alias, 1 drivers
v0000000000ce3d10_0 .var "ID_Bit15_12", 3 0;
v0000000000ce33b0_0 .var "ID_Bit19_16", 3 0;
v0000000000ce3b30_0 .var "ID_Bit23_0", 23 0;
v0000000000ce4850_0 .var "ID_Bit31_0", 31 0;
v0000000000ce4030_0 .var "ID_Bit31_28", 3 0;
v0000000000ce43f0_0 .var "ID_Bit3_0", 3 0;
v0000000000ce4a30_0 .var "ID_Next_PC", 31 0;
v0000000000ce3e50_0 .net "PC4", 31 0, L_0000000000cfa780;  alias, 1 drivers
v0000000000ce42b0_0 .net "Reset", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
v0000000000ce3f90_0 .net "asserted", 0 0, L_0000000000c4a770;  alias, 1 drivers
v0000000000ce3c70_0 .net "choose_ta_r_nop", 0 0, v0000000000c62ff0_0;  alias, 1 drivers
v0000000000ce4ad0_0 .net "clk", 0 0, v0000000000cf7820_0;  alias, 1 drivers
S_0000000000b581d0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 222, 3 562 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "MEMBL";
    .port_info 7 /OUTPUT 32 "wb_alu_out";
    .port_info 8 /OUTPUT 32 "wb_data_r_out";
    .port_info 9 /OUTPUT 4 "wb_bit15_12";
    .port_info 10 /OUTPUT 1 "WB_load_instr";
    .port_info 11 /OUTPUT 1 "WB_RF_Enable";
    .port_info 12 /INPUT 1 "Reset";
    .port_info 13 /OUTPUT 1 "WBBL";
v0000000000ce4670_0 .net "MEMBL", 0 0, v0000000000c62a50_0;  alias, 1 drivers
v0000000000ce3450_0 .net "MEM_RF_Enable", 0 0, v0000000000c4bfa0_0;  alias, 1 drivers
v0000000000ce38b0_0 .net "MEM_load_instr", 0 0, v0000000000c4c720_0;  alias, 1 drivers
v0000000000ce40d0_0 .net "Reset", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
v0000000000ce34f0_0 .var "WBBL", 0 0;
v0000000000ce4f30_0 .var "WB_RF_Enable", 0 0;
v0000000000ce39f0_0 .var "WB_load_instr", 0 0;
v0000000000ce4170_0 .net "alu_out", 31 0, v0000000000c62b90_0;  alias, 1 drivers
v0000000000ce3630_0 .net "bit15_12", 3 0, v0000000000c4dda0_0;  alias, 1 drivers
v0000000000ce4350_0 .net "clk", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000ce4fd0_0 .net "data_r_out", 31 0, v0000000000ce7dd0_0;  alias, 1 drivers
v0000000000ce48f0_0 .var "wb_alu_out", 31 0;
v0000000000ce3310_0 .var "wb_bit15_12", 3 0;
v0000000000ce36d0_0 .var "wb_data_r_out", 31 0;
S_0000000000b57a60 .scope module, "Status_register" "Status_register" 2 138, 3 223 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
v0000000000ce3270_0 .net "Reset", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
v0000000000ce4b70_0 .net "S", 0 0, L_0000000000c4aa10;  alias, 1 drivers
v0000000000ce4710_0 .net "cc_in", 3 0, L_0000000000cfc120;  alias, 1 drivers
v0000000000ce3950_0 .var "cc_out", 3 0;
v0000000000ce3770_0 .net "clk", 0 0, v0000000000cf7820_0;  alias, 1 drivers
E_0000000000c395b0 .event posedge, v0000000000c4d800_0;
S_0000000000b57bf0 .scope module, "alu_1" "alu" 2 115, 3 1281 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000ce3810_0 .net "A", 31 0, L_0000000000c4afc0;  alias, 1 drivers
v0000000000ce4c10_0 .net "Alu_Out", 3 0, L_0000000000cfc940;  alias, 1 drivers
L_0000000000cfe198 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000ce4210_0 .net "B", 31 0, L_0000000000cfe198;  1 drivers
L_0000000000cfe228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000ce4cb0_0 .net "Cin", 0 0, L_0000000000cfe228;  1 drivers
L_0000000000cfe1e0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000ce3a90_0 .net "OPS", 3 0, L_0000000000cfe1e0;  1 drivers
v0000000000ce4530_0 .var "OPS_result", 32 0;
v0000000000ce4490_0 .net/s "S", 31 0, L_0000000000cfa780;  alias, 1 drivers
v0000000000ce45d0_0 .net *"_ivl_11", 0 0, L_0000000000cfbb80;  1 drivers
v0000000000ce4d50_0 .net *"_ivl_16", 0 0, L_0000000000cfadc0;  1 drivers
v0000000000ce4df0_0 .net *"_ivl_3", 0 0, L_0000000000cfabe0;  1 drivers
v0000000000ce53c0_0 .net *"_ivl_7", 0 0, L_0000000000cfb720;  1 drivers
v0000000000ce6540_0 .var/i "ol", 31 0;
v0000000000ce6d60_0 .var/i "tc", 31 0;
v0000000000ce55a0_0 .var/i "tn", 31 0;
v0000000000ce5500_0 .var/i "tv", 31 0;
v0000000000ce51e0_0 .var/i "tz", 31 0;
E_0000000000c39230/0 .event edge, v0000000000ce3a90_0, v0000000000ce3810_0, v0000000000ce4210_0, v0000000000ce4cb0_0;
E_0000000000c39230/1 .event edge, v0000000000ce4530_0, v0000000000ce6540_0;
E_0000000000c39230 .event/or E_0000000000c39230/0, E_0000000000c39230/1;
L_0000000000cfabe0 .part v0000000000ce55a0_0, 0, 1;
L_0000000000cfb720 .part v0000000000ce51e0_0, 0, 1;
L_0000000000cfbb80 .part v0000000000ce6d60_0, 0, 1;
L_0000000000cfc940 .concat8 [ 1 1 1 1], L_0000000000cfadc0, L_0000000000cfbb80, L_0000000000cfb720, L_0000000000cfabe0;
L_0000000000cfadc0 .part v0000000000ce5500_0, 0, 1;
L_0000000000cfa780 .part v0000000000ce4530_0, 0, 32;
S_0000000000b4b4a0 .scope module, "alu_2" "alu" 2 146, 3 1281 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000ce6c20_0 .net "A", 31 0, v0000000000cf4300_0;  alias, 1 drivers
v0000000000ce65e0_0 .net "Alu_Out", 3 0, L_0000000000cfa5a0;  alias, 1 drivers
v0000000000ce5e60_0 .net "B", 31 0, v0000000000ce4a30_0;  alias, 1 drivers
L_0000000000cfe2b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000ce5280_0 .net "Cin", 0 0, L_0000000000cfe2b8;  1 drivers
L_0000000000cfe270 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000ce6ae0_0 .net "OPS", 3 0, L_0000000000cfe270;  1 drivers
v0000000000ce5fa0_0 .var "OPS_result", 32 0;
v0000000000ce6400_0 .net/s "S", 31 0, L_0000000000cfc4e0;  alias, 1 drivers
v0000000000ce5f00_0 .net *"_ivl_11", 0 0, L_0000000000cfa3c0;  1 drivers
v0000000000ce64a0_0 .net *"_ivl_16", 0 0, L_0000000000cfc300;  1 drivers
v0000000000ce5c80_0 .net *"_ivl_3", 0 0, L_0000000000cfb180;  1 drivers
v0000000000ce5320_0 .net *"_ivl_7", 0 0, L_0000000000cfbd60;  1 drivers
v0000000000ce5640_0 .var/i "ol", 31 0;
v0000000000ce6860_0 .var/i "tc", 31 0;
v0000000000ce5820_0 .var/i "tn", 31 0;
v0000000000ce5460_0 .var/i "tv", 31 0;
v0000000000ce6a40_0 .var/i "tz", 31 0;
E_0000000000c38db0/0 .event edge, v0000000000ce6ae0_0, v0000000000ce6c20_0, v0000000000ce4a30_0, v0000000000ce5280_0;
E_0000000000c38db0/1 .event edge, v0000000000ce5fa0_0, v0000000000ce5640_0;
E_0000000000c38db0 .event/or E_0000000000c38db0/0, E_0000000000c38db0/1;
L_0000000000cfb180 .part v0000000000ce5820_0, 0, 1;
L_0000000000cfbd60 .part v0000000000ce6a40_0, 0, 1;
L_0000000000cfa3c0 .part v0000000000ce6860_0, 0, 1;
L_0000000000cfa5a0 .concat8 [ 1 1 1 1], L_0000000000cfc300, L_0000000000cfa3c0, L_0000000000cfbd60, L_0000000000cfb180;
L_0000000000cfc300 .part v0000000000ce5460_0, 0, 1;
L_0000000000cfc4e0 .part v0000000000ce5fa0_0, 0, 32;
S_0000000000b4b630 .scope module, "alu_main" "alu" 2 194, 3 1281 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000ce5d20_0 .net "A", 31 0, v0000000000ce47b0_0;  alias, 1 drivers
v0000000000ce6680_0 .net "Alu_Out", 3 0, L_0000000000cfc120;  alias, 1 drivers
v0000000000ce56e0_0 .net "B", 31 0, L_0000000000c4a700;  alias, 1 drivers
v0000000000ce5780_0 .net "Cin", 0 0, v0000000000cf4760_0;  alias, 1 drivers
v0000000000ce6720_0 .net "OPS", 3 0, v0000000000c4c7c0_0;  alias, 1 drivers
v0000000000ce5be0_0 .var "OPS_result", 32 0;
v0000000000ce6900_0 .net/s "S", 31 0, L_0000000000cfb360;  alias, 1 drivers
v0000000000ce6cc0_0 .net *"_ivl_11", 0 0, L_0000000000cfb540;  1 drivers
v0000000000ce5140_0 .net *"_ivl_16", 0 0, L_0000000000cfc3a0;  1 drivers
v0000000000ce67c0_0 .net *"_ivl_3", 0 0, L_0000000000cfb0e0;  1 drivers
v0000000000ce6e00_0 .net *"_ivl_7", 0 0, L_0000000000cfc620;  1 drivers
v0000000000ce69a0_0 .var/i "ol", 31 0;
v0000000000ce6ea0_0 .var/i "tc", 31 0;
v0000000000ce58c0_0 .var/i "tn", 31 0;
v0000000000ce5960_0 .var/i "tv", 31 0;
v0000000000ce6220_0 .var/i "tz", 31 0;
E_0000000000c396f0/0 .event edge, v0000000000c4c7c0_0, v0000000000ce47b0_0, v0000000000ce56e0_0, v0000000000ce5780_0;
E_0000000000c396f0/1 .event edge, v0000000000ce5be0_0, v0000000000ce69a0_0;
E_0000000000c396f0 .event/or E_0000000000c396f0/0, E_0000000000c396f0/1;
L_0000000000cfb0e0 .part v0000000000ce58c0_0, 0, 1;
L_0000000000cfc620 .part v0000000000ce6220_0, 0, 1;
L_0000000000cfb540 .part v0000000000ce6ea0_0, 0, 1;
L_0000000000cfc120 .concat8 [ 1 1 1 1], L_0000000000cfc3a0, L_0000000000cfb540, L_0000000000cfc620, L_0000000000cfb0e0;
L_0000000000cfc3a0 .part v0000000000ce5960_0, 0, 1;
L_0000000000cfb360 .part v0000000000ce5be0_0, 0, 32;
S_0000000000b4b7c0 .scope module, "control_unit1" "control_unit" 2 133, 3 7 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "BL";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 9 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000c4a2a0 .functor BUFZ 1, v0000000000ce8410_0, C4<0>, C4<0>, C4<0>;
L_0000000000c4a4d0 .functor BUFZ 1, v0000000000ce8690_0, C4<0>, C4<0>, C4<0>;
L_0000000000c4aa10 .functor BUFZ 1, v0000000000ce7c90_0, C4<0>, C4<0>, C4<0>;
v0000000000ce62c0_0 .net "A", 31 0, v0000000000ce4850_0;  alias, 1 drivers
v0000000000ce6180_0 .net "BL", 0 0, L_0000000000c4a4d0;  alias, 1 drivers
v0000000000ce6b80_0 .net "C_U_out", 8 0, L_0000000000cfc6c0;  alias, 1 drivers
v0000000000ce6fe0_0 .net "ID_B_instr", 0 0, L_0000000000c4a2a0;  alias, 1 drivers
v0000000000ce6f40_0 .net "Reset", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
v0000000000ce5a00_0 .net "S", 0 0, L_0000000000c4aa10;  alias, 1 drivers
v0000000000ce5aa0_0 .net *"_ivl_11", 0 0, v0000000000ce7d30_0;  1 drivers
v0000000000ce5dc0_0 .net *"_ivl_17", 3 0, v0000000000ce71f0_0;  1 drivers
v0000000000ce6040_0 .net *"_ivl_21", 0 0, v0000000000ce7790_0;  1 drivers
v0000000000ce5b40_0 .net *"_ivl_26", 0 0, v0000000000ce8910_0;  1 drivers
v0000000000ce60e0_0 .net *"_ivl_3", 0 0, v0000000000ce8370_0;  1 drivers
v0000000000ce6360_0 .net *"_ivl_7", 0 0, v0000000000ce8f50_0;  1 drivers
v0000000000ce71f0_0 .var "alu_op", 3 0;
v0000000000ce85f0_0 .net "asserted", 0 0, L_0000000000c4a770;  alias, 1 drivers
v0000000000ce8690_0 .var "b_bl", 0 0;
v0000000000ce8410_0 .var "b_instr", 0 0;
v0000000000ce7c90_0 .var "change", 0 0;
v0000000000ce7470_0 .net "clk", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000ce78d0_0 .var "instr", 2 0;
v0000000000ce7d30_0 .var "l_instr", 0 0;
v0000000000ce7790_0 .var "m_rw", 0 0;
v0000000000ce8910_0 .var "m_size", 0 0;
v0000000000ce8190_0 .var "r_sr_off", 0 0;
v0000000000ce8f50_0 .var "rf_instr", 0 0;
v0000000000ce8370_0 .var "s_imm", 0 0;
E_0000000000c39030/0 .event edge, v0000000000c4d440_0, v0000000000b9c8f0_0, v0000000000c63090_0, v0000000000ce78d0_0;
E_0000000000c39030/1 .event edge, v0000000000ce7d30_0, v0000000000ce8690_0;
E_0000000000c39030 .event/or E_0000000000c39030/0, E_0000000000c39030/1;
LS_0000000000cfc6c0_0_0 .concat8 [ 1 1 4 1], v0000000000ce8f50_0, v0000000000ce7d30_0, v0000000000ce71f0_0, v0000000000ce8370_0;
LS_0000000000cfc6c0_0_4 .concat8 [ 1 1 0 0], v0000000000ce7790_0, v0000000000ce8910_0;
L_0000000000cfc6c0 .concat8 [ 7 2 0 0], LS_0000000000cfc6c0_0_0, LS_0000000000cfc6c0_0_4;
S_0000000000b612c0 .scope module, "data_ram" "data_ram256x8" 2 214, 3 624 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000ce7fb0_0 .net "Address", 31 0, v0000000000c62b90_0;  alias, 1 drivers
v0000000000ce73d0_0 .net "DataIn", 31 0, v0000000000c4c360_0;  alias, 1 drivers
v0000000000ce7dd0_0 .var "DataOut", 31 0;
v0000000000ce7510 .array "Mem", 255 0, 7 0;
v0000000000ce7290_0 .net "ReadWrite", 0 0, v0000000000c4da80_0;  alias, 1 drivers
v0000000000ce8af0_0 .net "Size", 0 0, v0000000000c4c040_0;  alias, 1 drivers
E_0000000000c39270/0 .event edge, v0000000000c4c040_0, v0000000000c4c360_0, v0000000000c62b90_0, v0000000000c4da80_0;
E_0000000000c39270/1 .event edge, v0000000000ce4fd0_0;
E_0000000000c39270 .event/or E_0000000000c39270/0, E_0000000000c39270/1;
S_0000000000b61450 .scope module, "h_u" "hazard_unit" 2 236, 3 778 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "ID_shift_imm";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 4 "EX_Bit15_12";
    .port_info 13 /INPUT 4 "MEM_Bit15_12";
    .port_info 14 /INPUT 4 "WB_Bit15_12";
    .port_info 15 /INPUT 4 "ID_Bit3_0";
    .port_info 16 /INPUT 4 "ID_Bit19_16";
v0000000000ce75b0_0 .net "EX_Bit15_12", 3 0, v0000000000c4d940_0;  alias, 1 drivers
v0000000000ce7830_0 .net "EX_RF_Enable", 0 0, v0000000000c4ca40_0;  alias, 1 drivers
v0000000000ce8230_0 .net "EX_load_instr", 0 0, v0000000000c4ce00_0;  alias, 1 drivers
v0000000000ce7970_0 .net "ID_Bit19_16", 3 0, v0000000000ce33b0_0;  alias, 1 drivers
v0000000000ce7a10_0 .net "ID_Bit3_0", 3 0, v0000000000ce43f0_0;  alias, 1 drivers
v0000000000ce7330_0 .net "ID_shift_imm", 0 0, L_0000000000cfc1c0;  1 drivers
v0000000000ce84b0_0 .var "IF_ID_load", 0 0;
v0000000000ce7ab0_0 .net "MEM_Bit15_12", 3 0, v0000000000c4dda0_0;  alias, 1 drivers
v0000000000ce7150_0 .net "MEM_RF_Enable", 0 0, v0000000000c4bfa0_0;  alias, 1 drivers
v0000000000ce7e70_0 .var "MUX1_signal", 1 0;
v0000000000ce7650_0 .var "MUX2_signal", 1 0;
v0000000000ce7f10_0 .var "MUX3_signal", 1 0;
v0000000000ce76f0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000ce7b50_0 .var "PC_RF_load", 0 0;
v0000000000ce8a50_0 .net "WB_Bit15_12", 3 0, v0000000000ce3310_0;  alias, 1 drivers
v0000000000ce8eb0_0 .net "WB_RF_Enable", 0 0, v0000000000ce4f30_0;  alias, 1 drivers
v0000000000ce82d0_0 .net "clk", 0 0, v0000000000cf7820_0;  alias, 1 drivers
E_0000000000c39970/0 .event edge, v0000000000c63c70_0, v0000000000ce43f0_0, v0000000000c640d0_0, v0000000000ce7330_0;
E_0000000000c39970/1 .event edge, v0000000000ce33b0_0, v0000000000ce4f30_0, v0000000000ce3310_0, v0000000000c4bfa0_0;
E_0000000000c39970/2 .event edge, v0000000000c4dda0_0, v0000000000c63270_0;
E_0000000000c39970 .event/or E_0000000000c39970/0, E_0000000000c39970/1, E_0000000000c39970/2;
S_0000000000b615e0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 136, 3 697 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "C_U";
    .port_info 1 /INPUT 1 "BL";
    .port_info 2 /INPUT 1 "HF_U";
    .port_info 3 /OUTPUT 10 "MUX_Out";
v0000000000ce7bf0_0 .net "BL", 0 0, L_0000000000c4a4d0;  alias, 1 drivers
v0000000000ce8d70_0 .net "C_U", 8 0, L_0000000000cfc6c0;  alias, 1 drivers
v0000000000ce8730_0 .net "HF_U", 0 0, v0000000000ce76f0_0;  alias, 1 drivers
v0000000000ce8050_0 .net "MUX_Out", 9 0, v0000000000ce8b90_0;  alias, 1 drivers
v0000000000ce8b90_0 .var "salida", 9 0;
E_0000000000c3a3f0 .event edge, v0000000000ce76f0_0, v0000000000ce6180_0, v0000000000ce6b80_0;
S_0000000000b51a00 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 117, 3 720 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c4b570 .functor BUFZ 32, v0000000000ce87d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ce8550_0 .net "A", 31 0, L_0000000000cfa780;  alias, 1 drivers
v0000000000ce8ff0_0 .net "B", 31 0, L_0000000000cfc4e0;  alias, 1 drivers
v0000000000ce80f0_0 .net "MUX_Out", 31 0, L_0000000000c4b570;  alias, 1 drivers
v0000000000ce87d0_0 .var "salida", 31 0;
v0000000000ce8870_0 .net "sig", 0 0, v0000000000c62ff0_0;  alias, 1 drivers
E_0000000000c3a4f0 .event edge, v0000000000c62ff0_0, v0000000000ce3e50_0, v0000000000ce6400_0;
S_0000000000b51b90 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 200, 3 720 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c4a700 .functor BUFZ 32, v0000000000ce8cd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ce8e10_0 .net "A", 31 0, v0000000000ce31d0_0;  alias, 1 drivers
v0000000000ce89b0_0 .net "B", 31 0, v0000000000cf6380_0;  alias, 1 drivers
v0000000000ce8c30_0 .net "MUX_Out", 31 0, L_0000000000c4a700;  alias, 1 drivers
v0000000000ce8cd0_0 .var "salida", 31 0;
v0000000000cea380_0 .net "sig", 0 0, v0000000000c4cc20_0;  alias, 1 drivers
E_0000000000c3ac70 .event edge, v0000000000c4cc20_0, v0000000000ce31d0_0, v0000000000ce89b0_0;
S_0000000000cebc60 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 218, 3 720 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c4b0a0 .functor BUFZ 32, v0000000000ce9200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ce93e0_0 .net "A", 31 0, v0000000000c62b90_0;  alias, 1 drivers
v0000000000ceaec0_0 .net "B", 31 0, v0000000000ce7dd0_0;  alias, 1 drivers
v0000000000cea9c0_0 .net "MUX_Out", 31 0, L_0000000000c4b0a0;  alias, 1 drivers
v0000000000ce9200_0 .var "salida", 31 0;
v0000000000ce92a0_0 .net "sig", 0 0, v0000000000c4c720_0;  alias, 1 drivers
E_0000000000c3dfb0 .event edge, v0000000000c4c720_0, v0000000000c62b90_0, v0000000000ce4fd0_0;
S_0000000000ceb940 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 226, 3 720 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c4a7e0 .functor BUFZ 32, v0000000000cea740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ce9160_0 .net "A", 31 0, v0000000000ce48f0_0;  alias, 1 drivers
v0000000000cea420_0 .net "B", 31 0, v0000000000ce36d0_0;  alias, 1 drivers
v0000000000ce9340_0 .net "MUX_Out", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cea740_0 .var "salida", 31 0;
v0000000000cea4c0_0 .net "sig", 0 0, v0000000000ce39f0_0;  alias, 1 drivers
E_0000000000c3dff0 .event edge, v0000000000ce39f0_0, v0000000000ce48f0_0, v0000000000ce36d0_0;
S_0000000000cebdf0 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 162, 3 672 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c4a540 .functor BUFZ 32, v0000000000cea560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ce9b60_0 .net "A_O", 31 0, L_0000000000cfb360;  alias, 1 drivers
v0000000000ce9c00_0 .net "HF_U", 1 0, v0000000000ce7e70_0;  alias, 1 drivers
v0000000000ce9ac0_0 .net "MUX_Out", 31 0, L_0000000000c4a540;  alias, 1 drivers
v0000000000cea600_0 .net "M_O", 31 0, L_0000000000c4b0a0;  alias, 1 drivers
v0000000000ce9700_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cea100_0 .net "X", 31 0, v0000000000cf2910_0;  alias, 1 drivers
v0000000000cea560_0 .var "salida", 31 0;
E_0000000000c40df0/0 .event edge, v0000000000ce7e70_0, v0000000000cea100_0, v0000000000c629b0_0, v0000000000cea9c0_0;
E_0000000000c40df0/1 .event edge, v0000000000ce9340_0;
E_0000000000c40df0 .event/or E_0000000000c40df0/0, E_0000000000c40df0/1;
S_0000000000cebf80 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 165, 3 672 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c4a690 .functor BUFZ 32, v0000000000ce9f20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cea1a0_0 .net "A_O", 31 0, L_0000000000cfb360;  alias, 1 drivers
v0000000000ce97a0_0 .net "HF_U", 1 0, v0000000000ce7650_0;  alias, 1 drivers
v0000000000ce9ca0_0 .net "MUX_Out", 31 0, L_0000000000c4a690;  alias, 1 drivers
v0000000000ceab00_0 .net "M_O", 31 0, L_0000000000c4b0a0;  alias, 1 drivers
v0000000000ce9480_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000ce95c0_0 .net "X", 31 0, v0000000000cf18d0_0;  alias, 1 drivers
v0000000000ce9f20_0 .var "salida", 31 0;
E_0000000000c42bf0/0 .event edge, v0000000000ce7650_0, v0000000000ce95c0_0, v0000000000c629b0_0, v0000000000cea9c0_0;
E_0000000000c42bf0/1 .event edge, v0000000000ce9340_0;
E_0000000000c42bf0 .event/or E_0000000000c42bf0/0, E_0000000000c42bf0/1;
S_0000000000ceb170 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 168, 3 672 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c4b730 .functor BUFZ 32, v0000000000ce9840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ce9d40_0 .net "A_O", 31 0, L_0000000000cfb360;  alias, 1 drivers
v0000000000cea060_0 .net "HF_U", 1 0, v0000000000ce7f10_0;  alias, 1 drivers
v0000000000ce9660_0 .net "MUX_Out", 31 0, L_0000000000c4b730;  alias, 1 drivers
v0000000000cea240_0 .net "M_O", 31 0, L_0000000000c4b0a0;  alias, 1 drivers
v0000000000ce9fc0_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000ce9de0_0 .net "X", 31 0, v0000000000cf3f90_0;  alias, 1 drivers
v0000000000ce9840_0 .var "salida", 31 0;
E_0000000000c41f70/0 .event edge, v0000000000ce7f10_0, v0000000000ce9de0_0, v0000000000c629b0_0, v0000000000cea9c0_0;
E_0000000000c41f70/1 .event edge, v0000000000ce9340_0;
E_0000000000c41f70 .event/or E_0000000000c41f70/0, E_0000000000c41f70/1;
S_0000000000ceb7b0 .scope module, "ram1" "inst_ram256x8" 2 80, 3 592 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000ce98e0_0 .net "Address", 31 0, L_0000000000c4afc0;  alias, 1 drivers
v0000000000cea6a0_0 .var "DataOut", 31 0;
v0000000000ce9e80 .array "Mem", 255 0, 7 0;
E_0000000000c40b70 .event edge, v0000000000ce3810_0, v0000000000ce3bd0_0;
S_0000000000cebad0 .scope module, "register_file_1" "register_file" 2 158, 3 1101 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 1 "RFLd";
    .port_info 10 /INPUT 1 "HZPCld";
    .port_info 11 /INPUT 1 "CLK";
    .port_info 12 /INPUT 1 "RST";
    .port_info 13 /INPUT 1 "BL";
L_0000000000c4afc0 .functor BUFZ 32, v0000000000ceecd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cf3a90_0 .net "BL", 0 0, v0000000000ce34f0_0;  alias, 1 drivers
v0000000000cf3590_0 .net "C", 3 0, v0000000000ce3310_0;  alias, 1 drivers
v0000000000cf3db0_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000cf3770_0 .net "E", 15 0, v0000000000cf15b0_0;  1 drivers
v0000000000cf2b90_0 .net "HZPCld", 0 0, v0000000000ce7b50_0;  alias, 1 drivers
v0000000000cf2d70_0 .net "MO", 31 0, v0000000000cf1dd0_0;  1 drivers
v0000000000cf38b0_0 .net "PA", 31 0, v0000000000cf2910_0;  alias, 1 drivers
v0000000000cf3950_0 .net "PB", 31 0, v0000000000cf18d0_0;  alias, 1 drivers
v0000000000cf3310_0 .net "PCin", 31 0, L_0000000000c4b570;  alias, 1 drivers
v0000000000cf3b30_0 .net "PCout", 31 0, L_0000000000c4afc0;  alias, 1 drivers
v0000000000cf3090_0 .net "PD", 31 0, v0000000000cf3f90_0;  alias, 1 drivers
v0000000000cf2e10_0 .net/s "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cf3c70_0 .net/s "Q0", 31 0, v0000000000cea880_0;  1 drivers
v0000000000cf3e50_0 .net/s "Q1", 31 0, v0000000000ceace0_0;  1 drivers
v0000000000cf2eb0_0 .net/s "Q10", 31 0, v0000000000ceaf60_0;  1 drivers
v0000000000cf2f50_0 .net/s "Q11", 31 0, v0000000000cee910_0;  1 drivers
v0000000000cf3130_0 .net/s "Q12", 31 0, v0000000000cef6d0_0;  1 drivers
v0000000000cf3270_0 .net/s "Q13", 31 0, v0000000000cef8b0_0;  1 drivers
RS_0000000000c9b1f8 .resolv tri, v0000000000cee230_0, v0000000000cf22d0_0;
v0000000000cf48a0_0 .net8/s "Q14", 31 0, RS_0000000000c9b1f8;  2 drivers
v0000000000cf5b60_0 .net/s "Q15", 31 0, v0000000000ceecd0_0;  1 drivers
v0000000000cf5d40_0 .net/s "Q2", 31 0, v0000000000cef950_0;  1 drivers
v0000000000cf55c0_0 .net/s "Q3", 31 0, v0000000000cef9f0_0;  1 drivers
v0000000000cf5200_0 .net/s "Q4", 31 0, v0000000000cef310_0;  1 drivers
v0000000000cf5980_0 .net/s "Q5", 31 0, v0000000000cef770_0;  1 drivers
v0000000000cf41c0_0 .net/s "Q6", 31 0, v0000000000cefef0_0;  1 drivers
v0000000000cf5de0_0 .net/s "Q7", 31 0, v0000000000cf0570_0;  1 drivers
v0000000000cf52a0_0 .net/s "Q8", 31 0, v0000000000cf24b0_0;  1 drivers
v0000000000cf46c0_0 .net/s "Q9", 31 0, v0000000000cf0610_0;  1 drivers
o0000000000c9cba8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000cf5fc0_0 .net "R15MO", 1 0, o0000000000c9cba8;  0 drivers
v0000000000cf5520_0 .net "RFLd", 0 0, v0000000000ce4f30_0;  alias, 1 drivers
v0000000000cf6740_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
v0000000000cf64c0_0 .net "SA", 3 0, v0000000000ce33b0_0;  alias, 1 drivers
v0000000000cf6060_0 .net "SB", 3 0, v0000000000ce43f0_0;  alias, 1 drivers
L_0000000000cfab40 .part v0000000000cf15b0_0, 15, 1;
L_0000000000cfbe00 .part v0000000000cf15b0_0, 0, 1;
L_0000000000cfb220 .part v0000000000cf15b0_0, 1, 1;
L_0000000000cfa820 .part v0000000000cf15b0_0, 2, 1;
L_0000000000cfb900 .part v0000000000cf15b0_0, 3, 1;
L_0000000000cfc8a0 .part v0000000000cf15b0_0, 4, 1;
L_0000000000cfa1e0 .part v0000000000cf15b0_0, 5, 1;
L_0000000000cfaf00 .part v0000000000cf15b0_0, 6, 1;
L_0000000000cfac80 .part v0000000000cf15b0_0, 7, 1;
L_0000000000cfb400 .part v0000000000cf15b0_0, 8, 1;
L_0000000000cfbf40 .part v0000000000cf15b0_0, 9, 1;
L_0000000000cfc800 .part v0000000000cf15b0_0, 10, 1;
L_0000000000cfbfe0 .part v0000000000cf15b0_0, 11, 1;
L_0000000000cfa460 .part v0000000000cf15b0_0, 12, 1;
L_0000000000cfb9a0 .part v0000000000cf15b0_0, 13, 1;
L_0000000000cfc080 .part v0000000000cf15b0_0, 14, 1;
S_0000000000ceb300 .scope module, "R0" "register" 3 1133, 3 1246 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cea2e0_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000cea7e0_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cea880_0 .var "Q", 31 0;
v0000000000cea920_0 .net "RFLd", 0 0, L_0000000000cfbe00;  1 drivers
v0000000000ceaa60_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
S_0000000000ceb490 .scope module, "R1" "register" 3 1134, 3 1246 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000ceaba0_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000ceac40_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000ceace0_0 .var "Q", 31 0;
v0000000000cead80_0 .net "RFLd", 0 0, L_0000000000cfb220;  1 drivers
v0000000000ce9980_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
S_0000000000ceb620 .scope module, "R10" "register" 3 1143, 3 1246 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000ceae20_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000ce9a20_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000ceaf60_0 .var "Q", 31 0;
v0000000000ceb000_0 .net "RFLd", 0 0, L_0000000000cfc800;  1 drivers
v0000000000ce9520_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
S_0000000000cecf90 .scope module, "R11" "register" 3 1144, 3 1246 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cee7d0_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000ceea50_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cee910_0 .var "Q", 31 0;
v0000000000ceec30_0 .net "RFLd", 0 0, L_0000000000cfbfe0;  1 drivers
v0000000000ceeeb0_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
S_0000000000ced5d0 .scope module, "R12" "register" 3 1145, 3 1246 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cefd10_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000cee190_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cef6d0_0 .var "Q", 31 0;
v0000000000cee870_0 .net "RFLd", 0 0, L_0000000000cfa460;  1 drivers
v0000000000cef630_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
S_0000000000ced120 .scope module, "R13" "register" 3 1146, 3 1246 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cee4b0_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000cefc70_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cef8b0_0 .var "Q", 31 0;
v0000000000ceeaf0_0 .net "RFLd", 0 0, L_0000000000cfb9a0;  1 drivers
v0000000000cef270_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
S_0000000000cec180 .scope module, "R14" "register" 3 1147, 3 1246 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cef4f0_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000ceeb90_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cee230_0 .var "Q", 31 0;
v0000000000cee370_0 .net "RFLd", 0 0, L_0000000000cfc080;  1 drivers
v0000000000cefdb0_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
S_0000000000cec310 .scope module, "R15" "PCregister" 3 1148, 3 1260 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cee9b0_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000ceef50_0 .net "HZPCld", 0 0, v0000000000ce7b50_0;  alias, 1 drivers
v0000000000ceee10_0 .net "MOin", 31 0, v0000000000cf1dd0_0;  alias, 1 drivers
v0000000000ceecd0_0 .var "Q", 31 0;
v0000000000ceeff0_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
S_0000000000ced440 .scope module, "R2" "register" 3 1135, 3 1246 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cefb30_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000cee2d0_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cef950_0 .var "Q", 31 0;
v0000000000cef090_0 .net "RFLd", 0 0, L_0000000000cfa820;  1 drivers
v0000000000ceed70_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
S_0000000000cedf30 .scope module, "R3" "register" 3 1136, 3 1246 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cef130_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000cee410_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cef9f0_0 .var "Q", 31 0;
v0000000000cef1d0_0 .net "RFLd", 0 0, L_0000000000cfb900;  1 drivers
v0000000000cefa90_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
S_0000000000cec7c0 .scope module, "R4" "register" 3 1137, 3 1246 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cee550_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000cee5f0_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cef310_0 .var "Q", 31 0;
v0000000000cef3b0_0 .net "RFLd", 0 0, L_0000000000cfc8a0;  1 drivers
v0000000000cee730_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
S_0000000000cedda0 .scope module, "R5" "register" 3 1138, 3 1246 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cef450_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000cef590_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cef770_0 .var "Q", 31 0;
v0000000000cef810_0 .net "RFLd", 0 0, L_0000000000cfa1e0;  1 drivers
v0000000000cee690_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
S_0000000000cec4a0 .scope module, "R6" "register" 3 1139, 3 1246 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cefbd0_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000cefe50_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cefef0_0 .var "Q", 31 0;
v0000000000ceff90_0 .net "RFLd", 0 0, L_0000000000cfaf00;  1 drivers
v0000000000cf0030_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
S_0000000000ced8f0 .scope module, "R7" "register" 3 1140, 3 1246 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cf1f10_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000cf1510_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cf0570_0 .var "Q", 31 0;
v0000000000cf0d90_0 .net "RFLd", 0 0, L_0000000000cfac80;  1 drivers
v0000000000cf07f0_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
S_0000000000cece00 .scope module, "R8" "register" 3 1141, 3 1246 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cf2230_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000cf0c50_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cf24b0_0 .var "Q", 31 0;
v0000000000cf06b0_0 .net "RFLd", 0 0, L_0000000000cfb400;  1 drivers
v0000000000cf0e30_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
S_0000000000cec630 .scope module, "R9" "register" 3 1142, 3 1246 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cf04d0_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000cf0ed0_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cf0610_0 .var "Q", 31 0;
v0000000000cf1330_0 .net "RFLd", 0 0, L_0000000000cfbf40;  1 drivers
v0000000000cf1010_0 .net "RST", 0 0, v0000000000cf7d20_0;  alias, 1 drivers
S_0000000000ced760 .scope module, "bc" "binary_decoder" 3 1116, 3 1153 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000cf1c90_0 .net "C", 3 0, v0000000000ce3310_0;  alias, 1 drivers
v0000000000cf15b0_0 .var "E", 15 0;
v0000000000cf2190_0 .net "Ld", 0 0, v0000000000ce4f30_0;  alias, 1 drivers
E_0000000000c423b0 .event edge, v0000000000ce4f30_0, v0000000000ce3310_0;
S_0000000000ced2b0 .scope module, "linker" "linker" 3 1124, 3 1236 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q14";
    .port_info 1 /INPUT 32 "Q15";
    .port_info 2 /INPUT 1 "BL";
    .port_info 3 /INPUT 1 "CLK";
v0000000000cf1790_0 .net "BL", 0 0, v0000000000ce34f0_0;  alias, 1 drivers
v0000000000cf1970_0 .net "CLK", 0 0, v0000000000cf7820_0;  alias, 1 drivers
v0000000000cf22d0_0 .var "Q14", 31 0;
v0000000000cf0250_0 .net "Q15", 31 0, v0000000000ceecd0_0;  alias, 1 drivers
E_0000000000c425b0/0 .event edge, v0000000000ce34f0_0;
E_0000000000c425b0/1 .event posedge, v0000000000c4d800_0;
E_0000000000c425b0 .event/or E_0000000000c425b0/0, E_0000000000c425b0/1;
S_0000000000ceda80 .scope module, "muxA" "multiplexer" 3 1119, 3 1185 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000cf2690_0 .net "I0", 31 0, v0000000000cea880_0;  alias, 1 drivers
v0000000000cf25f0_0 .net "I1", 31 0, v0000000000ceace0_0;  alias, 1 drivers
v0000000000cf1ab0_0 .net "I10", 31 0, v0000000000ceaf60_0;  alias, 1 drivers
v0000000000cf20f0_0 .net "I11", 31 0, v0000000000cee910_0;  alias, 1 drivers
v0000000000cf0750_0 .net "I12", 31 0, v0000000000cef6d0_0;  alias, 1 drivers
v0000000000cf2550_0 .net "I13", 31 0, v0000000000cef8b0_0;  alias, 1 drivers
v0000000000cf2730_0 .net8 "I14", 31 0, RS_0000000000c9b1f8;  alias, 2 drivers
v0000000000cf1bf0_0 .net "I15", 31 0, v0000000000ceecd0_0;  alias, 1 drivers
v0000000000cf0890_0 .net "I2", 31 0, v0000000000cef950_0;  alias, 1 drivers
v0000000000cf0bb0_0 .net "I3", 31 0, v0000000000cef9f0_0;  alias, 1 drivers
v0000000000cf2870_0 .net "I4", 31 0, v0000000000cef310_0;  alias, 1 drivers
v0000000000cf2370_0 .net "I5", 31 0, v0000000000cef770_0;  alias, 1 drivers
v0000000000cf27d0_0 .net "I6", 31 0, v0000000000cefef0_0;  alias, 1 drivers
v0000000000cf11f0_0 .net "I7", 31 0, v0000000000cf0570_0;  alias, 1 drivers
v0000000000cf0930_0 .net "I8", 31 0, v0000000000cf24b0_0;  alias, 1 drivers
v0000000000cf1b50_0 .net "I9", 31 0, v0000000000cf0610_0;  alias, 1 drivers
v0000000000cf2910_0 .var "P", 31 0;
v0000000000cf09d0_0 .net "S", 3 0, v0000000000ce33b0_0;  alias, 1 drivers
E_0000000000c42930/0 .event edge, v0000000000ce33b0_0, v0000000000ceecd0_0, v0000000000cee230_0, v0000000000cef8b0_0;
E_0000000000c42930/1 .event edge, v0000000000cef6d0_0, v0000000000cee910_0, v0000000000ceaf60_0, v0000000000cf0610_0;
E_0000000000c42930/2 .event edge, v0000000000cf24b0_0, v0000000000cf0570_0, v0000000000cefef0_0, v0000000000cef770_0;
E_0000000000c42930/3 .event edge, v0000000000cef310_0, v0000000000cef9f0_0, v0000000000cef950_0, v0000000000ceace0_0;
E_0000000000c42930/4 .event edge, v0000000000cea880_0;
E_0000000000c42930 .event/or E_0000000000c42930/0, E_0000000000c42930/1, E_0000000000c42930/2, E_0000000000c42930/3, E_0000000000c42930/4;
S_0000000000cec950 .scope module, "muxB" "multiplexer" 3 1120, 3 1185 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000cf01b0_0 .net "I0", 31 0, v0000000000cea880_0;  alias, 1 drivers
v0000000000cf1fb0_0 .net "I1", 31 0, v0000000000ceace0_0;  alias, 1 drivers
v0000000000cf02f0_0 .net "I10", 31 0, v0000000000ceaf60_0;  alias, 1 drivers
v0000000000cf0390_0 .net "I11", 31 0, v0000000000cee910_0;  alias, 1 drivers
v0000000000cf0a70_0 .net "I12", 31 0, v0000000000cef6d0_0;  alias, 1 drivers
v0000000000cf1d30_0 .net "I13", 31 0, v0000000000cef8b0_0;  alias, 1 drivers
v0000000000cf0430_0 .net8 "I14", 31 0, RS_0000000000c9b1f8;  alias, 2 drivers
v0000000000cf0b10_0 .net "I15", 31 0, v0000000000ceecd0_0;  alias, 1 drivers
v0000000000cf0cf0_0 .net "I2", 31 0, v0000000000cef950_0;  alias, 1 drivers
v0000000000cf1290_0 .net "I3", 31 0, v0000000000cef9f0_0;  alias, 1 drivers
v0000000000cf1650_0 .net "I4", 31 0, v0000000000cef310_0;  alias, 1 drivers
v0000000000cf10b0_0 .net "I5", 31 0, v0000000000cef770_0;  alias, 1 drivers
v0000000000cf1150_0 .net "I6", 31 0, v0000000000cefef0_0;  alias, 1 drivers
v0000000000cf1470_0 .net "I7", 31 0, v0000000000cf0570_0;  alias, 1 drivers
v0000000000cf16f0_0 .net "I8", 31 0, v0000000000cf24b0_0;  alias, 1 drivers
v0000000000cf1830_0 .net "I9", 31 0, v0000000000cf0610_0;  alias, 1 drivers
v0000000000cf18d0_0 .var "P", 31 0;
v0000000000cf1a10_0 .net "S", 3 0, v0000000000ce43f0_0;  alias, 1 drivers
E_0000000000c42d70/0 .event edge, v0000000000ce43f0_0, v0000000000ceecd0_0, v0000000000cee230_0, v0000000000cef8b0_0;
E_0000000000c42d70/1 .event edge, v0000000000cef6d0_0, v0000000000cee910_0, v0000000000ceaf60_0, v0000000000cf0610_0;
E_0000000000c42d70/2 .event edge, v0000000000cf24b0_0, v0000000000cf0570_0, v0000000000cefef0_0, v0000000000cef770_0;
E_0000000000c42d70/3 .event edge, v0000000000cef310_0, v0000000000cef9f0_0, v0000000000cef950_0, v0000000000ceace0_0;
E_0000000000c42d70/4 .event edge, v0000000000cea880_0;
E_0000000000c42d70 .event/or E_0000000000c42d70/0, E_0000000000c42d70/1, E_0000000000c42d70/2, E_0000000000c42d70/3, E_0000000000c42d70/4;
S_0000000000cecae0 .scope module, "muxD" "multiplexer" 3 1121, 3 1185 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000cf1e70_0 .net "I0", 31 0, v0000000000cea880_0;  alias, 1 drivers
v0000000000cf13d0_0 .net "I1", 31 0, v0000000000ceace0_0;  alias, 1 drivers
v0000000000cf2050_0 .net "I10", 31 0, v0000000000ceaf60_0;  alias, 1 drivers
v0000000000cf2ff0_0 .net "I11", 31 0, v0000000000cee910_0;  alias, 1 drivers
v0000000000cf2c30_0 .net "I12", 31 0, v0000000000cef6d0_0;  alias, 1 drivers
v0000000000cf3810_0 .net "I13", 31 0, v0000000000cef8b0_0;  alias, 1 drivers
v0000000000cf3630_0 .net8 "I14", 31 0, RS_0000000000c9b1f8;  alias, 2 drivers
v0000000000cf36d0_0 .net "I15", 31 0, v0000000000ceecd0_0;  alias, 1 drivers
v0000000000cf2cd0_0 .net "I2", 31 0, v0000000000cef950_0;  alias, 1 drivers
v0000000000cf29b0_0 .net "I3", 31 0, v0000000000cef9f0_0;  alias, 1 drivers
v0000000000cf31d0_0 .net "I4", 31 0, v0000000000cef310_0;  alias, 1 drivers
v0000000000cf33b0_0 .net "I5", 31 0, v0000000000cef770_0;  alias, 1 drivers
v0000000000cf3450_0 .net "I6", 31 0, v0000000000cefef0_0;  alias, 1 drivers
v0000000000cf34f0_0 .net "I7", 31 0, v0000000000cf0570_0;  alias, 1 drivers
v0000000000cf39f0_0 .net "I8", 31 0, v0000000000cf24b0_0;  alias, 1 drivers
v0000000000cf4030_0 .net "I9", 31 0, v0000000000cf0610_0;  alias, 1 drivers
v0000000000cf3f90_0 .var "P", 31 0;
v0000000000cf3ef0_0 .net "S", 3 0, v0000000000ce3310_0;  alias, 1 drivers
E_0000000000c42430/0 .event edge, v0000000000ce3310_0, v0000000000ceecd0_0, v0000000000cee230_0, v0000000000cef8b0_0;
E_0000000000c42430/1 .event edge, v0000000000cef6d0_0, v0000000000cee910_0, v0000000000ceaf60_0, v0000000000cf0610_0;
E_0000000000c42430/2 .event edge, v0000000000cf24b0_0, v0000000000cf0570_0, v0000000000cefef0_0, v0000000000cef770_0;
E_0000000000c42430/3 .event edge, v0000000000cef310_0, v0000000000cef9f0_0, v0000000000cef950_0, v0000000000ceace0_0;
E_0000000000c42430/4 .event edge, v0000000000cea880_0;
E_0000000000c42430 .event/or E_0000000000c42430/0, E_0000000000c42430/1, E_0000000000c42430/2, E_0000000000c42430/3, E_0000000000c42430/4;
S_0000000000cedc10 .scope module, "r15mux" "twoToOneMultiplexer" 3 1129, 3 1216 0, S_0000000000cebad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000cf1dd0_0 .var "MO", 31 0;
v0000000000cf3bd0_0 .net "PC", 31 0, L_0000000000c4b570;  alias, 1 drivers
v0000000000cf2a50_0 .net "PW", 31 0, L_0000000000c4a7e0;  alias, 1 drivers
v0000000000cf3d10_0 .net "PWLd", 0 0, L_0000000000cfab40;  1 drivers
E_0000000000c42730 .event edge, v0000000000cf3d10_0, v0000000000ce80f0_0, v0000000000ce9340_0;
S_0000000000cecc70 .scope module, "se" "SExtender" 2 142, 3 740 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
v0000000000cf4a80_0 .var/i "i", 31 0;
v0000000000cf6560_0 .net "in", 23 0, v0000000000ce3b30_0;  alias, 1 drivers
v0000000000cf4260_0 .var "in1", 31 0;
v0000000000cf4300_0 .var/s "out1", 31 0;
v0000000000cf62e0_0 .var/s "temp_reg", 31 0;
v0000000000cf67e0_0 .var/s "twoscomp", 31 0;
E_0000000000c41f30 .event edge, v0000000000ce3b30_0, v0000000000cf4260_0, v0000000000cf62e0_0;
S_0000000000cf9f70 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 197, 3 873 0, S_0000000000b86de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000cf49e0_0 .net "A", 31 0, v0000000000ce31d0_0;  alias, 1 drivers
v0000000000cf5f20_0 .net "B", 31 0, v0000000000c4c9a0_0;  alias, 1 drivers
v0000000000cf4760_0 .var "C", 0 0;
v0000000000cf43a0_0 .var "by_imm_shift", 1 0;
v0000000000cf4e40_0 .var/i "i", 31 0;
v0000000000cf5e80_0 .var/i "num_of_rot", 31 0;
v0000000000cf5160_0 .var "relleno", 0 0;
v0000000000cf4b20_0 .var "shift", 1 0;
v0000000000cf6380_0 .var "shift_result", 31 0;
v0000000000cf53e0_0 .var "shifter_op", 2 0;
v0000000000cf5a20_0 .var "temp_reg", 31 0;
E_0000000000c42970/0 .event edge, v0000000000c4c9a0_0, v0000000000ce31d0_0, v0000000000cf53e0_0, v0000000000cf43a0_0;
E_0000000000c42970/1 .event edge, v0000000000cf5e80_0, v0000000000cf5a20_0, v0000000000cf5160_0, v0000000000cf4b20_0;
E_0000000000c42970 .event/or E_0000000000c42970/0, E_0000000000c42970/1;
    .scope S_0000000000ceb7b0;
T_0 ;
    %wait E_0000000000c40b70;
    %load/vec4 v0000000000ce98e0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000ce98e0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ce9e80, 4;
    %load/vec4 v0000000000ce98e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ce9e80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ce98e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ce9e80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ce98e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ce9e80, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cea6a0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0000000000ce98e0_0;
    %load/vec4a v0000000000ce9e80, 4;
    %pad/u 32;
    %store/vec4 v0000000000cea6a0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000b57bf0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce55a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce51e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce6d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce6540_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000b57bf0;
T_2 ;
    %wait E_0000000000c39230;
    %load/vec4 v0000000000ce3a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000ce3810_0;
    %pad/u 33;
    %load/vec4 v0000000000ce4210_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ce4530_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000ce3810_0;
    %pad/u 33;
    %load/vec4 v0000000000ce4210_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ce4530_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000ce3810_0;
    %pad/u 33;
    %load/vec4 v0000000000ce4210_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ce4530_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce6540_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000ce4210_0;
    %pad/u 33;
    %load/vec4 v0000000000ce3810_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ce4530_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ce6540_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000ce3810_0;
    %pad/u 33;
    %load/vec4 v0000000000ce4210_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ce4530_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000ce6540_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000ce3810_0;
    %pad/u 33;
    %load/vec4 v0000000000ce4210_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000ce4cb0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ce4530_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000ce3810_0;
    %pad/u 33;
    %load/vec4 v0000000000ce4210_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ce4cb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ce4530_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce6540_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000ce4210_0;
    %pad/u 33;
    %load/vec4 v0000000000ce3810_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ce4cb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ce4530_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ce6540_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000ce3810_0;
    %pad/u 33;
    %load/vec4 v0000000000ce4210_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ce4530_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000ce3810_0;
    %pad/u 33;
    %load/vec4 v0000000000ce4210_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ce4530_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000ce3810_0;
    %pad/u 33;
    %load/vec4 v0000000000ce4210_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ce4530_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000ce3810_0;
    %pad/u 33;
    %load/vec4 v0000000000ce4210_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ce4530_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000ce3810_0;
    %pad/u 33;
    %load/vec4 v0000000000ce4210_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000ce4530_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000ce4210_0;
    %pad/u 33;
    %store/vec4 v0000000000ce4530_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000ce3810_0;
    %pad/u 33;
    %load/vec4 v0000000000ce4210_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000ce4530_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000ce4210_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000ce4530_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ce4530_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000ce51e0_0, 0, 32;
    %load/vec4 v0000000000ce4530_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000ce55a0_0, 0, 32;
    %load/vec4 v0000000000ce4530_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000ce6d60_0, 0, 32;
    %load/vec4 v0000000000ce6540_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000ce3810_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce4210_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000ce4530_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce4210_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce5500_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5500_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5500_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000ce6540_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000ce4210_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce3810_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000ce4530_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce3810_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce5500_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5500_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5500_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000ce6540_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000ce3810_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce4210_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000ce3810_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce4530_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce5500_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5500_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5500_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000b51a00;
T_3 ;
    %wait E_0000000000c3a4f0;
    %load/vec4 v0000000000ce8870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000ce8550_0;
    %store/vec4 v0000000000ce87d0_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000ce8ff0_0;
    %store/vec4 v0000000000ce87d0_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000b57f50;
T_4 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000ce42b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ce4850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ce4a30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ce43f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ce4030_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ce33b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ce3d10_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000ce3b30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000ce4e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ce3f90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ce3c70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000000ce3bd0_0;
    %assign/vec4 v0000000000ce4850_0, 0;
    %load/vec4 v0000000000ce3e50_0;
    %assign/vec4 v0000000000ce4a30_0, 0;
    %load/vec4 v0000000000ce3bd0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000ce43f0_0, 0;
    %load/vec4 v0000000000ce3bd0_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000ce4030_0, 0;
    %load/vec4 v0000000000ce3bd0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000ce33b0_0, 0;
    %load/vec4 v0000000000ce3bd0_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000ce3d10_0, 0;
    %load/vec4 v0000000000ce3bd0_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000ce3b30_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ce4850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ce4a30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ce43f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ce4030_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ce33b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ce3d10_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000ce3b30_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000b4b7c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8690_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000000000b4b7c0;
T_6 ;
    %wait E_0000000000c39030;
    %load/vec4 v0000000000ce6f40_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ce62c0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ce85f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000ce71f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8690_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000ce78d0_0, 0, 3;
    %load/vec4 v0000000000ce78d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000ce7c90_0, 0, 1;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce8370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce8f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8410_0, 0, 1;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000ce71f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7790_0, 0, 1;
T_6.8 ;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 5, 7, 4;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce8f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8410_0, 0, 1;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000ce71f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7790_0, 0, 1;
T_6.10 ;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000ce7c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce8370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce8f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8410_0, 0, 1;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000ce71f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7790_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce8370_0, 0, 1;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000ce7d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8410_0, 0, 1;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000ce8910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8690_0, 0, 1;
    %load/vec4 v0000000000ce7d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce7790_0, 0, 1;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce8f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7790_0, 0, 1;
T_6.13 ;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000ce71f0_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ce71f0_0, 0, 4;
T_6.15 ;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7c90_0, 0, 1;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.16, 4;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000ce7d30_0, 0, 1;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000ce8910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8690_0, 0, 1;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000ce71f0_0, 0, 4;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ce71f0_0, 0, 4;
T_6.19 ;
    %load/vec4 v0000000000ce7d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce7790_0, 0, 1;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce8f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7790_0, 0, 1;
T_6.21 ;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_6.22, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8190_0, 0, 1;
    %jmp T_6.23;
T_6.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce8190_0, 0, 1;
T_6.23 ;
T_6.16 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce8410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7c90_0, 0, 1;
    %load/vec4 v0000000000ce62c0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000ce8690_0, 0, 1;
    %load/vec4 v0000000000ce8690_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.24, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7d30_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ce71f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8910_0, 0, 1;
    %jmp T_6.25;
T_6.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce8f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7d30_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000ce71f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce8910_0, 0, 1;
T_6.25 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000b615e0;
T_7 ;
    %wait E_0000000000c3a3f0;
    %load/vec4 v0000000000ce8730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000000000ce8b90_0, 0, 10;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0000000000ce7bf0_0;
    %load/vec4 v0000000000ce8d70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ce8b90_0, 0, 10;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000b57a60;
T_8 ;
    %wait E_0000000000c395b0;
    %load/vec4 v0000000000ce3270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ce3950_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000000ce4b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000000000ce4710_0;
    %assign/vec4 v0000000000ce3950_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000cecc70;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf4a80_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000cecc70;
T_10 ;
    %wait E_0000000000c41f30;
    %load/vec4 v0000000000cf6560_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000000000cf6560_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cf4260_0, 0, 32;
    %load/vec4 v0000000000cf4260_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cf67e0_0, 0, 32;
    %load/vec4 v0000000000cf4260_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000cf62e0_0, 0, 32;
    %load/vec4 v0000000000cf62e0_0;
    %store/vec4 v0000000000cf4300_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000cf6560_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cf4260_0, 0, 32;
    %load/vec4 v0000000000cf4260_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000cf4300_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000b4b4a0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce6a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce6860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5640_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0000000000b4b4a0;
T_12 ;
    %wait E_0000000000c38db0;
    %load/vec4 v0000000000ce6ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000ce6c20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce5e60_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ce5fa0_0, 0, 33;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000ce6c20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce5e60_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ce5fa0_0, 0, 33;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000ce6c20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce5e60_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ce5fa0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce5640_0, 0, 32;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000ce5e60_0;
    %pad/u 33;
    %load/vec4 v0000000000ce6c20_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ce5fa0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ce5640_0, 0, 32;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000ce6c20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce5e60_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ce5fa0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000ce5640_0, 0, 32;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000ce6c20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce5e60_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000ce5280_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ce5fa0_0, 0, 33;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000ce6c20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce5e60_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ce5280_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ce5fa0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce5640_0, 0, 32;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000ce5e60_0;
    %pad/u 33;
    %load/vec4 v0000000000ce6c20_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ce5280_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ce5fa0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ce5640_0, 0, 32;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000ce6c20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce5e60_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ce5fa0_0, 0, 33;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000ce6c20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce5e60_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ce5fa0_0, 0, 33;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000ce6c20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce5e60_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ce5fa0_0, 0, 33;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000ce6c20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce5e60_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ce5fa0_0, 0, 33;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000ce6c20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce5e60_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000ce5fa0_0, 0, 33;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000ce5e60_0;
    %pad/u 33;
    %store/vec4 v0000000000ce5fa0_0, 0, 33;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000ce6c20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce5e60_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000ce5fa0_0, 0, 33;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000ce5e60_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000ce5fa0_0, 0, 33;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ce5fa0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_12.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.18, 8;
T_12.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.18, 8;
 ; End of false expr.
    %blend;
T_12.18;
    %store/vec4 v0000000000ce6a40_0, 0, 32;
    %load/vec4 v0000000000ce5fa0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_12.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.20, 8;
T_12.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.20, 8;
 ; End of false expr.
    %blend;
T_12.20;
    %store/vec4 v0000000000ce5820_0, 0, 32;
    %load/vec4 v0000000000ce5fa0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000ce6860_0, 0, 32;
    %load/vec4 v0000000000ce5640_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0000000000ce6c20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce5e60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.23, 4;
    %load/vec4 v0000000000ce5fa0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce5e60_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce5460_0, 0, 32;
    %jmp T_12.26;
T_12.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5460_0, 0, 32;
T_12.26 ;
    %jmp T_12.24;
T_12.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5460_0, 0, 32;
T_12.24 ;
T_12.21 ;
    %load/vec4 v0000000000ce5640_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.27, 4;
    %load/vec4 v0000000000ce5e60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce6c20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.29, 4;
    %load/vec4 v0000000000ce5fa0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce6c20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce5460_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5460_0, 0, 32;
T_12.32 ;
    %jmp T_12.30;
T_12.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5460_0, 0, 32;
T_12.30 ;
T_12.27 ;
    %load/vec4 v0000000000ce5640_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.33, 4;
    %load/vec4 v0000000000ce6c20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce5e60_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.35, 4;
    %load/vec4 v0000000000ce6c20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce5fa0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce5460_0, 0, 32;
    %jmp T_12.38;
T_12.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5460_0, 0, 32;
T_12.38 ;
    %jmp T_12.36;
T_12.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5460_0, 0, 32;
T_12.36 ;
T_12.33 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000ced760;
T_13 ;
    %wait E_0000000000c423b0;
    %load/vec4 v0000000000cf2190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000cf1c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
    %jmp T_13.18;
T_13.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
    %jmp T_13.18;
T_13.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
    %jmp T_13.18;
T_13.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
    %jmp T_13.18;
T_13.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
    %jmp T_13.18;
T_13.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
    %jmp T_13.18;
T_13.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
    %jmp T_13.18;
T_13.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
    %jmp T_13.18;
T_13.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
    %jmp T_13.18;
T_13.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
    %jmp T_13.18;
T_13.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
    %jmp T_13.18;
T_13.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
    %jmp T_13.18;
T_13.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
    %jmp T_13.18;
T_13.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000cf15b0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000ceda80;
T_14 ;
    %wait E_0000000000c42930;
    %load/vec4 v0000000000cf09d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000cf2690_0;
    %assign/vec4 v0000000000cf2910_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000cf25f0_0;
    %assign/vec4 v0000000000cf2910_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000cf0890_0;
    %assign/vec4 v0000000000cf2910_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000cf0bb0_0;
    %assign/vec4 v0000000000cf2910_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000cf2870_0;
    %assign/vec4 v0000000000cf2910_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000cf2370_0;
    %assign/vec4 v0000000000cf2910_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000cf27d0_0;
    %assign/vec4 v0000000000cf2910_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000cf11f0_0;
    %assign/vec4 v0000000000cf2910_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000cf0930_0;
    %assign/vec4 v0000000000cf2910_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000cf1b50_0;
    %assign/vec4 v0000000000cf2910_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000cf1ab0_0;
    %assign/vec4 v0000000000cf2910_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000cf20f0_0;
    %assign/vec4 v0000000000cf2910_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000cf0750_0;
    %assign/vec4 v0000000000cf2910_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000cf2550_0;
    %assign/vec4 v0000000000cf2910_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000cf2730_0;
    %assign/vec4 v0000000000cf2910_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000cf1bf0_0;
    %assign/vec4 v0000000000cf2910_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000cec950;
T_15 ;
    %wait E_0000000000c42d70;
    %load/vec4 v0000000000cf1a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000cf01b0_0;
    %assign/vec4 v0000000000cf18d0_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000cf1fb0_0;
    %assign/vec4 v0000000000cf18d0_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000cf0cf0_0;
    %assign/vec4 v0000000000cf18d0_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000cf1290_0;
    %assign/vec4 v0000000000cf18d0_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000cf1650_0;
    %assign/vec4 v0000000000cf18d0_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000cf10b0_0;
    %assign/vec4 v0000000000cf18d0_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000cf1150_0;
    %assign/vec4 v0000000000cf18d0_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000cf1470_0;
    %assign/vec4 v0000000000cf18d0_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000cf16f0_0;
    %assign/vec4 v0000000000cf18d0_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000cf1830_0;
    %assign/vec4 v0000000000cf18d0_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000cf02f0_0;
    %assign/vec4 v0000000000cf18d0_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000cf0390_0;
    %assign/vec4 v0000000000cf18d0_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000cf0a70_0;
    %assign/vec4 v0000000000cf18d0_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000cf1d30_0;
    %assign/vec4 v0000000000cf18d0_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000cf0430_0;
    %assign/vec4 v0000000000cf18d0_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000cf0b10_0;
    %assign/vec4 v0000000000cf18d0_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000cecae0;
T_16 ;
    %wait E_0000000000c42430;
    %load/vec4 v0000000000cf3ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.0 ;
    %load/vec4 v0000000000cf1e70_0;
    %assign/vec4 v0000000000cf3f90_0, 0;
    %jmp T_16.16;
T_16.1 ;
    %load/vec4 v0000000000cf13d0_0;
    %assign/vec4 v0000000000cf3f90_0, 0;
    %jmp T_16.16;
T_16.2 ;
    %load/vec4 v0000000000cf2cd0_0;
    %assign/vec4 v0000000000cf3f90_0, 0;
    %jmp T_16.16;
T_16.3 ;
    %load/vec4 v0000000000cf29b0_0;
    %assign/vec4 v0000000000cf3f90_0, 0;
    %jmp T_16.16;
T_16.4 ;
    %load/vec4 v0000000000cf31d0_0;
    %assign/vec4 v0000000000cf3f90_0, 0;
    %jmp T_16.16;
T_16.5 ;
    %load/vec4 v0000000000cf33b0_0;
    %assign/vec4 v0000000000cf3f90_0, 0;
    %jmp T_16.16;
T_16.6 ;
    %load/vec4 v0000000000cf3450_0;
    %assign/vec4 v0000000000cf3f90_0, 0;
    %jmp T_16.16;
T_16.7 ;
    %load/vec4 v0000000000cf34f0_0;
    %assign/vec4 v0000000000cf3f90_0, 0;
    %jmp T_16.16;
T_16.8 ;
    %load/vec4 v0000000000cf39f0_0;
    %assign/vec4 v0000000000cf3f90_0, 0;
    %jmp T_16.16;
T_16.9 ;
    %load/vec4 v0000000000cf4030_0;
    %assign/vec4 v0000000000cf3f90_0, 0;
    %jmp T_16.16;
T_16.10 ;
    %load/vec4 v0000000000cf2050_0;
    %assign/vec4 v0000000000cf3f90_0, 0;
    %jmp T_16.16;
T_16.11 ;
    %load/vec4 v0000000000cf2ff0_0;
    %assign/vec4 v0000000000cf3f90_0, 0;
    %jmp T_16.16;
T_16.12 ;
    %load/vec4 v0000000000cf2c30_0;
    %assign/vec4 v0000000000cf3f90_0, 0;
    %jmp T_16.16;
T_16.13 ;
    %load/vec4 v0000000000cf3810_0;
    %assign/vec4 v0000000000cf3f90_0, 0;
    %jmp T_16.16;
T_16.14 ;
    %load/vec4 v0000000000cf3630_0;
    %assign/vec4 v0000000000cf3f90_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0000000000cf36d0_0;
    %assign/vec4 v0000000000cf3f90_0, 0;
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000ced2b0;
T_17 ;
    %wait E_0000000000c425b0;
    %load/vec4 v0000000000cf1790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000cf0250_0;
    %assign/vec4 v0000000000cf22d0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000cedc10;
T_18 ;
    %wait E_0000000000c42730;
    %load/vec4 v0000000000cf3d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000cf2a50_0;
    %assign/vec4 v0000000000cf1dd0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000cf3bd0_0;
    %assign/vec4 v0000000000cf1dd0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000000ceb300;
T_19 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000ceaa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cea880_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000cea920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000cea7e0_0;
    %assign/vec4 v0000000000cea880_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000ceb490;
T_20 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000ce9980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ceace0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000cead80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000ceac40_0;
    %assign/vec4 v0000000000ceace0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000ced440;
T_21 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000ceed70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cef950_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000cef090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000cee2d0_0;
    %assign/vec4 v0000000000cef950_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000cedf30;
T_22 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000cefa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cef9f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000cef1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000cee410_0;
    %assign/vec4 v0000000000cef9f0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000cec7c0;
T_23 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000cee730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cef310_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000cef3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000cee5f0_0;
    %assign/vec4 v0000000000cef310_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000cedda0;
T_24 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000cee690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cef770_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000cef810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000cef590_0;
    %assign/vec4 v0000000000cef770_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000cec4a0;
T_25 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000cf0030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cefef0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000ceff90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000cefe50_0;
    %assign/vec4 v0000000000cefef0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000ced8f0;
T_26 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000cf07f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cf0570_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000cf0d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000cf1510_0;
    %assign/vec4 v0000000000cf0570_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000cece00;
T_27 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000cf0e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cf24b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000cf06b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000cf0c50_0;
    %assign/vec4 v0000000000cf24b0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000cec630;
T_28 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000cf1010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cf0610_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000cf1330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000cf0ed0_0;
    %assign/vec4 v0000000000cf0610_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000ceb620;
T_29 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000ce9520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ceaf60_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000ceb000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000ce9a20_0;
    %assign/vec4 v0000000000ceaf60_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000cecf90;
T_30 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000ceeeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cee910_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000ceec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000ceea50_0;
    %assign/vec4 v0000000000cee910_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000ced5d0;
T_31 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000cef630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cef6d0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000000cee870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000cee190_0;
    %assign/vec4 v0000000000cef6d0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000ced120;
T_32 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000cef270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cef8b0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000ceeaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000000cefc70_0;
    %assign/vec4 v0000000000cef8b0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000cec180;
T_33 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000cefdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cee230_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000000000cee370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000000000ceeb90_0;
    %assign/vec4 v0000000000cee230_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000cec310;
T_34 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000ceeff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ceecd0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000000000ceef50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000000000ceee10_0;
    %assign/vec4 v0000000000ceecd0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000000000cebdf0;
T_35 ;
    %wait E_0000000000c40df0;
    %load/vec4 v0000000000ce9c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000cea100_0;
    %store/vec4 v0000000000cea560_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000ce9b60_0;
    %store/vec4 v0000000000cea560_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000cea600_0;
    %store/vec4 v0000000000cea560_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000ce9700_0;
    %store/vec4 v0000000000cea560_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000cebf80;
T_36 ;
    %wait E_0000000000c42bf0;
    %load/vec4 v0000000000ce97a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000000000ce95c0_0;
    %store/vec4 v0000000000ce9f20_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000000000cea1a0_0;
    %store/vec4 v0000000000ce9f20_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000000000ceab00_0;
    %store/vec4 v0000000000ce9f20_0, 0, 32;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000000000ce9480_0;
    %store/vec4 v0000000000ce9f20_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000000000ceb170;
T_37 ;
    %wait E_0000000000c41f70;
    %load/vec4 v0000000000cea060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0000000000ce9de0_0;
    %store/vec4 v0000000000ce9840_0, 0, 32;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0000000000ce9d40_0;
    %store/vec4 v0000000000ce9840_0, 0, 32;
    %jmp T_37.4;
T_37.2 ;
    %load/vec4 v0000000000cea240_0;
    %store/vec4 v0000000000ce9840_0, 0, 32;
    %jmp T_37.4;
T_37.3 ;
    %load/vec4 v0000000000ce9fc0_0;
    %store/vec4 v0000000000ce9840_0, 0, 32;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000b57520;
T_38 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000c305d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c4cc20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c4c7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c4ce00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c4ca40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c4d9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c4d620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ce47b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ce31d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ce3db0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c4d940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c4c9a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000c4db20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c4d080_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000000000b9d070_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000c4cc20_0, 0;
    %load/vec4 v0000000000b9d070_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000c4c7c0_0, 0;
    %load/vec4 v0000000000b9d070_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000c4ce00_0, 0;
    %load/vec4 v0000000000b9d070_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000c4ca40_0, 0;
    %load/vec4 v0000000000b9d070_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000000000c4d9e0_0, 0;
    %load/vec4 v0000000000b9d070_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000c4d620_0, 0;
    %load/vec4 v0000000000ce3590_0;
    %assign/vec4 v0000000000ce47b0_0, 0;
    %load/vec4 v0000000000ce3130_0;
    %assign/vec4 v0000000000ce31d0_0, 0;
    %load/vec4 v0000000000ce3ef0_0;
    %assign/vec4 v0000000000ce3db0_0, 0;
    %load/vec4 v0000000000b9ca30_0;
    %assign/vec4 v0000000000c4d940_0, 0;
    %load/vec4 v0000000000b9c8f0_0;
    %assign/vec4 v0000000000c4c9a0_0, 0;
    %load/vec4 v0000000000c631d0_0;
    %assign/vec4 v0000000000c4db20_0, 0;
    %load/vec4 v0000000000b9d070_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0000000000c4d080_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000000000b4b630;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce58c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce6220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce6ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce69a0_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0000000000b4b630;
T_40 ;
    %wait E_0000000000c396f0;
    %load/vec4 v0000000000ce6720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_40.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_40.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_40.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_40.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_40.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_40.15, 6;
    %jmp T_40.16;
T_40.0 ;
    %load/vec4 v0000000000ce5d20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce56e0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ce5be0_0, 0, 33;
    %jmp T_40.16;
T_40.1 ;
    %load/vec4 v0000000000ce5d20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce56e0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ce5be0_0, 0, 33;
    %jmp T_40.16;
T_40.2 ;
    %load/vec4 v0000000000ce5d20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce56e0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ce5be0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce69a0_0, 0, 32;
    %jmp T_40.16;
T_40.3 ;
    %load/vec4 v0000000000ce56e0_0;
    %pad/u 33;
    %load/vec4 v0000000000ce5d20_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ce5be0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ce69a0_0, 0, 32;
    %jmp T_40.16;
T_40.4 ;
    %load/vec4 v0000000000ce5d20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce56e0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ce5be0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000ce69a0_0, 0, 32;
    %jmp T_40.16;
T_40.5 ;
    %load/vec4 v0000000000ce5d20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce56e0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000ce5780_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ce5be0_0, 0, 33;
    %jmp T_40.16;
T_40.6 ;
    %load/vec4 v0000000000ce5d20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce56e0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ce5780_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ce5be0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce69a0_0, 0, 32;
    %jmp T_40.16;
T_40.7 ;
    %load/vec4 v0000000000ce56e0_0;
    %pad/u 33;
    %load/vec4 v0000000000ce5d20_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ce5780_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ce5be0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ce69a0_0, 0, 32;
    %jmp T_40.16;
T_40.8 ;
    %load/vec4 v0000000000ce5d20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce56e0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ce5be0_0, 0, 33;
    %jmp T_40.16;
T_40.9 ;
    %load/vec4 v0000000000ce5d20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce56e0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ce5be0_0, 0, 33;
    %jmp T_40.16;
T_40.10 ;
    %load/vec4 v0000000000ce5d20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce56e0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ce5be0_0, 0, 33;
    %jmp T_40.16;
T_40.11 ;
    %load/vec4 v0000000000ce5d20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce56e0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ce5be0_0, 0, 33;
    %jmp T_40.16;
T_40.12 ;
    %load/vec4 v0000000000ce5d20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce56e0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000ce5be0_0, 0, 33;
    %jmp T_40.16;
T_40.13 ;
    %load/vec4 v0000000000ce56e0_0;
    %pad/u 33;
    %store/vec4 v0000000000ce5be0_0, 0, 33;
    %jmp T_40.16;
T_40.14 ;
    %load/vec4 v0000000000ce5d20_0;
    %pad/u 33;
    %load/vec4 v0000000000ce56e0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000ce5be0_0, 0, 33;
    %jmp T_40.16;
T_40.15 ;
    %load/vec4 v0000000000ce56e0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000ce5be0_0, 0, 33;
    %jmp T_40.16;
T_40.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ce5be0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_40.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.18, 8;
T_40.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.18, 8;
 ; End of false expr.
    %blend;
T_40.18;
    %store/vec4 v0000000000ce6220_0, 0, 32;
    %load/vec4 v0000000000ce5be0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_40.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.20, 8;
T_40.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.20, 8;
 ; End of false expr.
    %blend;
T_40.20;
    %store/vec4 v0000000000ce58c0_0, 0, 32;
    %load/vec4 v0000000000ce5be0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000ce6ea0_0, 0, 32;
    %load/vec4 v0000000000ce69a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.21, 4;
    %load/vec4 v0000000000ce5d20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce56e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.23, 4;
    %load/vec4 v0000000000ce5be0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce56e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce5960_0, 0, 32;
    %jmp T_40.26;
T_40.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5960_0, 0, 32;
T_40.26 ;
    %jmp T_40.24;
T_40.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5960_0, 0, 32;
T_40.24 ;
T_40.21 ;
    %load/vec4 v0000000000ce69a0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_40.27, 4;
    %load/vec4 v0000000000ce56e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce5d20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.29, 4;
    %load/vec4 v0000000000ce5be0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce5d20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce5960_0, 0, 32;
    %jmp T_40.32;
T_40.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5960_0, 0, 32;
T_40.32 ;
    %jmp T_40.30;
T_40.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5960_0, 0, 32;
T_40.30 ;
T_40.27 ;
    %load/vec4 v0000000000ce69a0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_40.33, 4;
    %load/vec4 v0000000000ce5d20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce56e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.35, 4;
    %load/vec4 v0000000000ce5d20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ce5be0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ce5960_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5960_0, 0, 32;
T_40.38 ;
    %jmp T_40.36;
T_40.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ce5960_0, 0, 32;
T_40.36 ;
T_40.33 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000cf9f70;
T_41 ;
    %wait E_0000000000c42970;
    %load/vec4 v0000000000cf5f20_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000cf53e0_0, 0, 3;
    %load/vec4 v0000000000cf5f20_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000cf43a0_0, 0, 2;
    %load/vec4 v0000000000cf49e0_0;
    %store/vec4 v0000000000cf5a20_0, 0, 32;
    %load/vec4 v0000000000cf53e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %jmp T_41.4;
T_41.0 ;
    %load/vec4 v0000000000cf5f20_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000cf5e80_0, 0, 32;
    %load/vec4 v0000000000cf43a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %jmp T_41.9;
T_41.5 ;
    %load/vec4 v0000000000cf5e80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.10, 4;
    %load/vec4 v0000000000cf5a20_0;
    %store/vec4 v0000000000cf6380_0, 0, 32;
    %jmp T_41.11;
T_41.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
T_41.12 ;
    %load/vec4 v0000000000cf4e40_0;
    %load/vec4 v0000000000cf5e80_0;
    %cmp/s;
    %jmp/0xz T_41.13, 5;
    %load/vec4 v0000000000cf5a20_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000cf5a20_0, 0, 32;
    %load/vec4 v0000000000cf4e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
    %jmp T_41.12;
T_41.13 ;
    %load/vec4 v0000000000cf5a20_0;
    %store/vec4 v0000000000cf6380_0, 0, 32;
    %load/vec4 v0000000000cf49e0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000cf5e80_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000cf4760_0, 0, 1;
T_41.11 ;
    %jmp T_41.9;
T_41.6 ;
    %load/vec4 v0000000000cf5e80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf6380_0, 0, 32;
    %load/vec4 v0000000000cf49e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cf4760_0, 0, 1;
    %jmp T_41.15;
T_41.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
T_41.16 ;
    %load/vec4 v0000000000cf4e40_0;
    %load/vec4 v0000000000cf5e80_0;
    %cmp/s;
    %jmp/0xz T_41.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000cf5a20_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cf5a20_0, 0, 32;
    %load/vec4 v0000000000cf4e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
    %jmp T_41.16;
T_41.17 ;
    %load/vec4 v0000000000cf5a20_0;
    %store/vec4 v0000000000cf6380_0, 0, 32;
    %load/vec4 v0000000000cf49e0_0;
    %load/vec4 v0000000000cf5e80_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000cf4760_0, 0, 1;
T_41.15 ;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0000000000cf5e80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.18, 4;
    %load/vec4 v0000000000cf5a20_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf6380_0, 0, 32;
    %load/vec4 v0000000000cf49e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cf4760_0, 0, 1;
    %jmp T_41.21;
T_41.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000cf6380_0, 0, 32;
    %load/vec4 v0000000000cf49e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cf4760_0, 0, 1;
T_41.21 ;
    %jmp T_41.19;
T_41.18 ;
    %load/vec4 v0000000000cf49e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cf5160_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
T_41.22 ;
    %load/vec4 v0000000000cf4e40_0;
    %load/vec4 v0000000000cf5e80_0;
    %cmp/s;
    %jmp/0xz T_41.23, 5;
    %load/vec4 v0000000000cf5160_0;
    %load/vec4 v0000000000cf5a20_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cf5a20_0, 0, 32;
    %load/vec4 v0000000000cf4e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
    %jmp T_41.22;
T_41.23 ;
    %load/vec4 v0000000000cf5a20_0;
    %store/vec4 v0000000000cf6380_0, 0, 32;
    %load/vec4 v0000000000cf49e0_0;
    %load/vec4 v0000000000cf5e80_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000cf4760_0, 0, 1;
T_41.19 ;
    %jmp T_41.9;
T_41.8 ;
    %load/vec4 v0000000000cf5e80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000cf5a20_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cf6380_0, 0, 32;
    %load/vec4 v0000000000cf49e0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000cf4760_0, 0, 1;
    %jmp T_41.25;
T_41.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
T_41.26 ;
    %load/vec4 v0000000000cf4e40_0;
    %load/vec4 v0000000000cf5e80_0;
    %cmp/s;
    %jmp/0xz T_41.27, 5;
    %load/vec4 v0000000000cf5a20_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000cf5a20_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cf5a20_0, 0, 32;
    %load/vec4 v0000000000cf4e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
    %jmp T_41.26;
T_41.27 ;
    %load/vec4 v0000000000cf5a20_0;
    %store/vec4 v0000000000cf6380_0, 0, 32;
    %load/vec4 v0000000000cf49e0_0;
    %load/vec4 v0000000000cf5e80_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000cf4760_0, 0, 1;
T_41.25 ;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41.4;
T_41.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000cf5f20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cf5a20_0, 0, 32;
    %load/vec4 v0000000000cf5f20_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000cf5e80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
T_41.28 ;
    %load/vec4 v0000000000cf4e40_0;
    %load/vec4 v0000000000cf5e80_0;
    %cmp/s;
    %jmp/0xz T_41.29, 5;
    %load/vec4 v0000000000cf5a20_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000cf5a20_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cf5a20_0, 0, 32;
    %load/vec4 v0000000000cf4e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
    %jmp T_41.28;
T_41.29 ;
    %load/vec4 v0000000000cf5a20_0;
    %store/vec4 v0000000000cf6380_0, 0, 32;
    %load/vec4 v0000000000cf5f20_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_41.30, 4;
    %load/vec4 v0000000000cf49e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cf4760_0, 0, 1;
T_41.30 ;
    %jmp T_41.4;
T_41.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000cf5f20_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cf6380_0, 0, 32;
    %jmp T_41.4;
T_41.3 ;
    %load/vec4 v0000000000cf5f20_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_41.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000cf5f20_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cf6380_0, 0, 32;
    %jmp T_41.33;
T_41.32 ;
    %load/vec4 v0000000000cf5f20_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000cf4b20_0, 0, 2;
    %load/vec4 v0000000000cf4b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.37, 6;
    %jmp T_41.38;
T_41.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
T_41.39 ;
    %load/vec4 v0000000000cf4e40_0;
    %load/vec4 v0000000000cf5e80_0;
    %cmp/s;
    %jmp/0xz T_41.40, 5;
    %load/vec4 v0000000000cf5a20_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000cf5a20_0, 0, 32;
    %load/vec4 v0000000000cf4e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
    %jmp T_41.39;
T_41.40 ;
    %load/vec4 v0000000000cf5a20_0;
    %store/vec4 v0000000000cf6380_0, 0, 32;
    %jmp T_41.38;
T_41.35 ;
    %load/vec4 v0000000000cf5e80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf5a20_0, 0, 32;
    %jmp T_41.42;
T_41.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
T_41.43 ;
    %load/vec4 v0000000000cf4e40_0;
    %load/vec4 v0000000000cf5e80_0;
    %cmp/s;
    %jmp/0xz T_41.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000cf5a20_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cf5a20_0, 0, 32;
    %load/vec4 v0000000000cf4e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
    %jmp T_41.43;
T_41.44 ;
T_41.42 ;
    %load/vec4 v0000000000cf5a20_0;
    %store/vec4 v0000000000cf6380_0, 0, 32;
    %jmp T_41.38;
T_41.36 ;
    %load/vec4 v0000000000cf5e80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.45, 4;
    %load/vec4 v0000000000cf49e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000cf5a20_0, 0, 32;
    %jmp T_41.48;
T_41.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf5a20_0, 0, 32;
T_41.48 ;
    %jmp T_41.46;
T_41.45 ;
    %load/vec4 v0000000000cf49e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cf5160_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
T_41.49 ;
    %load/vec4 v0000000000cf4e40_0;
    %load/vec4 v0000000000cf5e80_0;
    %cmp/s;
    %jmp/0xz T_41.50, 5;
    %load/vec4 v0000000000cf5160_0;
    %load/vec4 v0000000000cf5a20_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cf5a20_0, 0, 32;
    %load/vec4 v0000000000cf4e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
    %jmp T_41.49;
T_41.50 ;
T_41.46 ;
    %load/vec4 v0000000000cf5a20_0;
    %store/vec4 v0000000000cf6380_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %load/vec4 v0000000000cf5e80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000cf49e0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cf5a20_0, 0, 32;
    %jmp T_41.52;
T_41.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
T_41.53 ;
    %load/vec4 v0000000000cf4e40_0;
    %load/vec4 v0000000000cf5e80_0;
    %cmp/s;
    %jmp/0xz T_41.54, 5;
    %load/vec4 v0000000000cf5a20_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000cf5a20_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cf5a20_0, 0, 32;
    %load/vec4 v0000000000cf4e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cf4e40_0, 0, 32;
    %jmp T_41.53;
T_41.54 ;
T_41.52 ;
    %load/vec4 v0000000000cf5a20_0;
    %store/vec4 v0000000000cf6380_0, 0, 32;
    %jmp T_41.38;
T_41.38 ;
    %pop/vec4 1;
T_41.33 ;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000b51b90;
T_42 ;
    %wait E_0000000000c3ac70;
    %load/vec4 v0000000000cea380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %jmp T_42.2;
T_42.0 ;
    %load/vec4 v0000000000ce8e10_0;
    %store/vec4 v0000000000ce8cd0_0, 0, 32;
    %jmp T_42.2;
T_42.1 ;
    %load/vec4 v0000000000ce89b0_0;
    %store/vec4 v0000000000ce8cd0_0, 0, 32;
    %jmp T_42.2;
T_42.2 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000b86f70;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c62230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c638b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c64030_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0000000000b86f70;
T_44 ;
    %wait E_0000000000c375b0;
    %load/vec4 v0000000000c63a90_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000c63bd0_0, 0, 32;
    %load/vec4 v0000000000c63a90_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000c62230_0, 0, 32;
    %load/vec4 v0000000000c63a90_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000c638b0_0, 0, 32;
    %load/vec4 v0000000000c63a90_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000c64030_0, 0, 32;
    %load/vec4 v0000000000c62730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_44.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_44.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_44.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_44.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_44.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_44.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_44.15, 6;
    %jmp T_44.16;
T_44.0 ;
    %load/vec4 v0000000000c62230_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %jmp T_44.18;
T_44.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
T_44.18 ;
    %jmp T_44.16;
T_44.1 ;
    %load/vec4 v0000000000c62230_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %jmp T_44.20;
T_44.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
T_44.20 ;
    %jmp T_44.16;
T_44.2 ;
    %load/vec4 v0000000000c638b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %jmp T_44.22;
T_44.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
T_44.22 ;
    %jmp T_44.16;
T_44.3 ;
    %load/vec4 v0000000000c638b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %jmp T_44.24;
T_44.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
T_44.24 ;
    %jmp T_44.16;
T_44.4 ;
    %load/vec4 v0000000000c63bd0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %jmp T_44.26;
T_44.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
T_44.26 ;
    %jmp T_44.16;
T_44.5 ;
    %load/vec4 v0000000000c63bd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %jmp T_44.28;
T_44.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
T_44.28 ;
    %jmp T_44.16;
T_44.6 ;
    %load/vec4 v0000000000c64030_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %jmp T_44.30;
T_44.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
T_44.30 ;
    %jmp T_44.16;
T_44.7 ;
    %load/vec4 v0000000000c64030_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %jmp T_44.32;
T_44.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
T_44.32 ;
    %jmp T_44.16;
T_44.8 ;
    %load/vec4 v0000000000c638b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c62230_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %jmp T_44.34;
T_44.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
T_44.34 ;
    %jmp T_44.16;
T_44.9 ;
    %load/vec4 v0000000000c638b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c62230_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_44.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %jmp T_44.36;
T_44.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
T_44.36 ;
    %jmp T_44.16;
T_44.10 ;
    %load/vec4 v0000000000c64030_0;
    %load/vec4 v0000000000c63bd0_0;
    %cmp/e;
    %jmp/0xz  T_44.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %jmp T_44.38;
T_44.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
T_44.38 ;
    %jmp T_44.16;
T_44.11 ;
    %load/vec4 v0000000000c64030_0;
    %load/vec4 v0000000000c63bd0_0;
    %cmp/ne;
    %jmp/0xz  T_44.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %jmp T_44.40;
T_44.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
T_44.40 ;
    %jmp T_44.16;
T_44.12 ;
    %load/vec4 v0000000000c62230_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c63bd0_0;
    %load/vec4 v0000000000c64030_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_44.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %jmp T_44.42;
T_44.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
T_44.42 ;
    %jmp T_44.16;
T_44.13 ;
    %load/vec4 v0000000000c62230_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c63bd0_0;
    %load/vec4 v0000000000c64030_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_44.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %jmp T_44.44;
T_44.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
T_44.44 ;
    %jmp T_44.16;
T_44.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %jmp T_44.16;
T_44.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62410_0, 0, 1;
    %jmp T_44.16;
T_44.16 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000000b87100;
T_45 ;
    %wait E_0000000000c39570;
    %load/vec4 v0000000000c62910_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c633b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c62ff0_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c62ff0_0, 0, 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000000000b57390;
T_46 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000c4d440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c62b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c4c360_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c4dda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c4c720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c4bfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c4da80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c4c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c62a50_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000000000c629b0_0;
    %assign/vec4 v0000000000c62b90_0, 0;
    %load/vec4 v0000000000c4d580_0;
    %assign/vec4 v0000000000c4c360_0, 0;
    %load/vec4 v0000000000c640d0_0;
    %assign/vec4 v0000000000c4dda0_0, 0;
    %load/vec4 v0000000000c63c70_0;
    %assign/vec4 v0000000000c4c720_0, 0;
    %load/vec4 v0000000000c63270_0;
    %assign/vec4 v0000000000c4bfa0_0, 0;
    %load/vec4 v0000000000c622d0_0;
    %assign/vec4 v0000000000c4da80_0, 0;
    %load/vec4 v0000000000c624b0_0;
    %assign/vec4 v0000000000c4c040_0, 0;
    %load/vec4 v0000000000c625f0_0;
    %assign/vec4 v0000000000c62a50_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000000000b612c0;
T_47 ;
    %wait E_0000000000c39270;
    %load/vec4 v0000000000ce8af0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_47.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_47.1, 4;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000ce7290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.3, 8;
    %load/vec4 v0000000000ce73d0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000ce7fb0_0;
    %store/vec4a v0000000000ce7510, 4, 0;
    %jmp T_47.4;
T_47.3 ;
    %ix/getv 4, v0000000000ce7fb0_0;
    %load/vec4a v0000000000ce7510, 4;
    %pad/u 32;
    %store/vec4 v0000000000ce7dd0_0, 0, 32;
T_47.4 ;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000ce7290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.5, 8;
    %load/vec4 v0000000000ce73d0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000ce7fb0_0;
    %store/vec4a v0000000000ce7510, 4, 0;
    %load/vec4 v0000000000ce73d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000ce7fb0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000ce7510, 4, 0;
    %load/vec4 v0000000000ce73d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000ce7fb0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000ce7510, 4, 0;
    %load/vec4 v0000000000ce73d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000ce7fb0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000ce7510, 4, 0;
    %jmp T_47.6;
T_47.5 ;
    %load/vec4 v0000000000ce7fb0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ce7510, 4;
    %load/vec4 v0000000000ce7fb0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ce7510, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ce7fb0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ce7510, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ce7fb0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ce7510, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ce7dd0_0, 0, 32;
T_47.6 ;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000cebc60;
T_48 ;
    %wait E_0000000000c3dfb0;
    %load/vec4 v0000000000ce92a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000ce93e0_0;
    %store/vec4 v0000000000ce9200_0, 0, 32;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000ceaec0_0;
    %store/vec4 v0000000000ce9200_0, 0, 32;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000b581d0;
T_49 ;
    %wait E_0000000000c38f30;
    %load/vec4 v0000000000ce40d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ce48f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ce36d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ce3310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ce39f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ce4f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ce34f0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000000000ce4170_0;
    %assign/vec4 v0000000000ce48f0_0, 0;
    %load/vec4 v0000000000ce4fd0_0;
    %assign/vec4 v0000000000ce36d0_0, 0;
    %load/vec4 v0000000000ce3630_0;
    %assign/vec4 v0000000000ce3310_0, 0;
    %load/vec4 v0000000000ce38b0_0;
    %assign/vec4 v0000000000ce39f0_0, 0;
    %load/vec4 v0000000000ce3450_0;
    %assign/vec4 v0000000000ce4f30_0, 0;
    %load/vec4 v0000000000ce4670_0;
    %assign/vec4 v0000000000ce34f0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000000000ceb940;
T_50 ;
    %wait E_0000000000c3dff0;
    %load/vec4 v0000000000cea4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %jmp T_50.2;
T_50.0 ;
    %load/vec4 v0000000000ce9160_0;
    %store/vec4 v0000000000cea740_0, 0, 32;
    %jmp T_50.2;
T_50.1 ;
    %load/vec4 v0000000000cea420_0;
    %store/vec4 v0000000000cea740_0, 0, 32;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000b61450;
T_51 ;
    %wait E_0000000000c39970;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce84b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce7b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ce76f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000ce7e70_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000ce7650_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000ce7f10_0, 0, 2;
    %load/vec4 v0000000000ce8230_0;
    %load/vec4 v0000000000ce7a10_0;
    %load/vec4 v0000000000ce75b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000ce7330_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce84b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce76f0_0, 0, 1;
T_51.0 ;
    %load/vec4 v0000000000ce8230_0;
    %load/vec4 v0000000000ce7970_0;
    %load/vec4 v0000000000ce75b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000ce7330_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce84b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce7b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ce76f0_0, 0, 1;
T_51.2 ;
    %load/vec4 v0000000000ce8eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %load/vec4 v0000000000ce7970_0;
    %load/vec4 v0000000000ce8a50_0;
    %cmp/e;
    %jmp/0xz  T_51.6, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000ce7e70_0, 0, 2;
T_51.6 ;
    %load/vec4 v0000000000ce7a10_0;
    %load/vec4 v0000000000ce8a50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ce7330_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.8, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000ce7650_0, 0, 2;
T_51.8 ;
T_51.4 ;
    %load/vec4 v0000000000ce7150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.10, 8;
    %load/vec4 v0000000000ce7970_0;
    %load/vec4 v0000000000ce7ab0_0;
    %cmp/e;
    %jmp/0xz  T_51.12, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000ce7e70_0, 0, 2;
T_51.12 ;
    %load/vec4 v0000000000ce7a10_0;
    %load/vec4 v0000000000ce7ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ce7330_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000ce7650_0, 0, 2;
T_51.14 ;
T_51.10 ;
    %load/vec4 v0000000000ce7830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.16, 8;
    %load/vec4 v0000000000ce7970_0;
    %load/vec4 v0000000000ce75b0_0;
    %cmp/e;
    %jmp/0xz  T_51.18, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000ce7e70_0, 0, 2;
T_51.18 ;
    %load/vec4 v0000000000ce7a10_0;
    %load/vec4 v0000000000ce75b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ce7330_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.20, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000ce7650_0, 0, 2;
T_51.20 ;
T_51.16 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000b86de0;
T_52 ;
    %vpi_func 2 84 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000cfc760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf4440_0, 0, 32;
T_52.0 ;
    %vpi_func 2 86 "$feof" 32, v0000000000cfc760_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_52.1, 8;
    %vpi_func 2 87 "$fscanf" 32, v0000000000cfc760_0, "%b", v0000000000cf7960_0 {0 0 0};
    %store/vec4 v0000000000cf78c0_0, 0, 32;
    %load/vec4 v0000000000cf7960_0;
    %pad/u 8;
    %ix/getv 4, v0000000000cf4440_0;
    %store/vec4a v0000000000ce9e80, 4, 0;
    %load/vec4 v0000000000cf4440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cf4440_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %vpi_call 2 92 "$fclose", v0000000000cfc760_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf7dc0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000cf7dc0_0;
    %store/vec4 v0000000000cf4440_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000b86de0;
T_53 ;
    %vpi_func 2 100 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000cfc760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf4440_0, 0, 32;
T_53.0 ;
    %vpi_func 2 102 "$feof" 32, v0000000000cfc760_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 2 103 "$fscanf" 32, v0000000000cfc760_0, "%b", v0000000000cf7960_0 {0 0 0};
    %store/vec4 v0000000000cf78c0_0, 0, 32;
    %load/vec4 v0000000000cf7960_0;
    %pad/u 8;
    %ix/getv 4, v0000000000cf4440_0;
    %store/vec4a v0000000000ce7510, 4, 0;
    %load/vec4 v0000000000cf4440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cf4440_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 2 108 "$fclose", v0000000000cfc760_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf7be0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000cf7be0_0;
    %store/vec4 v0000000000cf4440_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0000000000b86de0;
T_54 ;
    %delay 200, 0;
    %vpi_call 2 247 "$finish" {0 0 0};
    %end;
    .thread T_54;
    .scope S_0000000000b86de0;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cf7820_0, 0, 1;
T_55.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000cf7820_0;
    %inv;
    %store/vec4 v0000000000cf7820_0, 0, 1;
    %jmp T_55.0;
    %end;
    .thread T_55;
    .scope S_0000000000b86de0;
T_56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cf7d20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cf7d20_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0000000000b86de0;
T_57 ;
    %vpi_call 2 372 "$monitor", " DataIn = %d | Address: %d | ReadWrite: %d | Size = %b | Data_RAM_Out: %b  at time: %0d", v0000000000cf5700_0, v0000000000cf4f80_0, v0000000000cf58e0_0, v0000000000cf71e0_0, v0000000000cf66a0_0, $time {0 0 0};
    %end;
    .thread T_57;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
