m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vDMEM
Z0 !s110 1633593557
!i10b 1
!s100 4E7f>9AdBVnN:1XJc5Dnb2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IL4XQ1LP7;YWI@<XVd=d^^0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/FPGA/CompurterAchitecture/RISCV/sim
w1633501708
8D:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v
FD:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v
!i122 198
L0 1 37
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1633593557.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@d@m@e@m
vDMEM_ADDJ
Z8 !s110 1633593558
!i10b 1
!s100 VP70RlO7:U?`D`?;IJKn_2
R1
IK7d8UmPVkDYhRPJ`A[[Sc1
R2
R3
w1633504638
8D:/FPGA/CompurterAchitecture/RISCV/src/DMEM_ADDJ.v
FD:/FPGA/CompurterAchitecture/RISCV/src/DMEM_ADDJ.v
!i122 200
L0 1 34
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/DMEM_ADDJ.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/DMEM_ADDJ.v|
!i113 1
R6
R7
n@d@m@e@m_@a@d@d@j
vDMEM_ADDJ_tb
R8
!i10b 1
!s100 BY0R1nAeHSLJTdeEJU=g@0
R1
I]@aV^^]@6X:C@RFZSdaT<1
R2
R3
w1633505018
8D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_ADDJ_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_ADDJ_tb.v
!i122 201
L0 1 30
R4
r1
!s85 0
31
Z9 !s108 1633593558.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_ADDJ_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_ADDJ_tb.v|
!i113 1
R6
R7
n@d@m@e@m_@a@d@d@j_tb
vDMEM_tb
R0
!i10b 1
!s100 e]TETWAbTNUN39?eCUa0c1
R1
IC>cD12X>EZbjfKBYjMDD^0
R2
R3
w1633501973
8D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_tb.v
!i122 199
L0 2 41
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_tb.v|
!i113 1
R6
R7
n@d@m@e@m_tb
vIMEM
R0
!i10b 1
!s100 SJA0^beMQ4?GW?TP<`<DU3
R1
IAh7]6LF>a9F]3_ANlA7XO0
R2
R3
w1633525730
8D:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v
FD:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v
!i122 196
L0 7 30
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v|
!i113 1
R6
R7
n@i@m@e@m
vIMEM_Test
R0
!i10b 1
!s100 O8i45]j>DAn?^ZZ?@cSID3
R1
IQm=7WBbeO8]C[UXTm?`]Z1
R2
R3
w1633449071
8D:/FPGA/CompurterAchitecture/RISCV/tb/IMEM_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/IMEM_tb.v
!i122 197
L0 2 13
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/IMEM_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/IMEM_tb.v|
!i113 1
R6
R7
n@i@m@e@m_@test
vROMControl
R8
!i10b 1
!s100 hl8K?QGUZB4I:@:n0CRI02
R1
I7LDb6eL1SX8SH`5DeF;[a2
R2
R3
w1633536357
8D:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v
FD:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v
!i122 202
L0 1 72
R4
r1
!s85 0
31
R9
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v|
!i113 1
R6
R7
n@r@o@m@control
vROMControl_tb
R8
!i10b 1
!s100 lRHg59bUf?hGJIna:D_eA2
R1
I@^Ik26^n]0lDoUEH9BoVW2
R2
R3
w1633536589
8D:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v
!i122 203
L0 1 17
R4
r1
!s85 0
31
R9
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v|
!i113 1
R6
R7
n@r@o@m@control_tb
vROMDecoder
R8
!i10b 1
!s100 NFgA0HL4Nz=CcY@Z>UXd61
R1
IIL^QLmZLT__nhGN]<5FXb1
R2
R3
w1633578973
8D:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v
FD:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v
!i122 204
L0 1 83
R4
r1
!s85 0
31
R9
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v|
!i113 1
R6
R7
n@r@o@m@decoder
vROMDecoder_tb
R8
!i10b 1
!s100 SSQIg9DkDD1nBF=_CK8<n2
R1
Ib6Y:5:=CR[6[oAVmhccV93
R2
R3
w1633593548
8D:/FPGA/CompurterAchitecture/RISCV/tb/ROMDecoder_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/ROMDecoder_tb.v
!i122 205
L0 1 20
R4
r1
!s85 0
31
R9
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/ROMDecoder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/ROMDecoder_tb.v|
!i113 1
R6
R7
n@r@o@m@decoder_tb
