OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 691600 691600
[INFO GPL-0006] NumInstances: 31349
[INFO GPL-0007] NumPlaceInstances: 30612
[INFO GPL-0008] NumFixedInstances: 737
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 30795
[INFO GPL-0011] NumPins: 99364
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 695630 695630
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 691600 691600
[INFO GPL-0016] CoreArea: 471570120000
[INFO GPL-0017] NonPlaceInstsArea: 784168000
[INFO GPL-0018] PlaceInstsArea: 179555320000
[INFO GPL-0019] Util(%): 38.14
[INFO GPL-0020] StdInstsArea: 179555320000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00589162 HPWL: 496658761
[InitialPlace]  Iter: 2 CG residual: 0.00577436 HPWL: 203148163
[InitialPlace]  Iter: 3 CG residual: 0.00688287 HPWL: 201849439
[InitialPlace]  Iter: 4 CG residual: 0.00060082 HPWL: 200582501
[InitialPlace]  Iter: 5 CG residual: 0.00020335 HPWL: 198876258
[InitialPlace]  Iter: 6 CG residual: 0.00020931 HPWL: 197346284
[InitialPlace]  Iter: 7 CG residual: 0.00017736 HPWL: 196053611
[InitialPlace]  Iter: 8 CG residual: 0.00011453 HPWL: 195422875
[InitialPlace]  Iter: 9 CG residual: 0.00012933 HPWL: 194873897
[InitialPlace]  Iter: 10 CG residual: 0.00013656 HPWL: 194639875
[InitialPlace]  Iter: 11 CG residual: 0.00011515 HPWL: 194172843
[InitialPlace]  Iter: 12 CG residual: 0.00011362 HPWL: 193933402
[InitialPlace]  Iter: 13 CG residual: 0.00009726 HPWL: 193500862
[InitialPlace]  Iter: 14 CG residual: 0.00011560 HPWL: 193319969
[InitialPlace]  Iter: 15 CG residual: 0.00009696 HPWL: 192961173
[InitialPlace]  Iter: 16 CG residual: 0.00009157 HPWL: 192800822
[InitialPlace]  Iter: 17 CG residual: 0.00009499 HPWL: 192338840
[InitialPlace]  Iter: 18 CG residual: 0.00013146 HPWL: 192216112
[InitialPlace]  Iter: 19 CG residual: 0.00009169 HPWL: 191761473
[InitialPlace]  Iter: 20 CG residual: 0.00011229 HPWL: 191674306
[INFO GPL-0031] FillerInit: NumGCells: 48682
[INFO GPL-0032] FillerInit: NumGNets: 30795
[INFO GPL-0033] FillerInit: NumGPins: 99364
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 5865520
[INFO GPL-0025] IdealBinArea: 9775866
[INFO GPL-0026] IdealBinCnt: 48238
[INFO GPL-0027] TotalBinArea: 471570120000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 5371 5360
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.991026 HPWL: 30658112
[NesterovSolve] Iter: 10 overflow: 0.98381 HPWL: 40982248
[NesterovSolve] Iter: 20 overflow: 0.980464 HPWL: 48880077
[NesterovSolve] Iter: 30 overflow: 0.979521 HPWL: 51133424
[NesterovSolve] Iter: 40 overflow: 0.979823 HPWL: 50438605
[NesterovSolve] Iter: 50 overflow: 0.979593 HPWL: 50166317
[NesterovSolve] Iter: 60 overflow: 0.979117 HPWL: 50365927
[NesterovSolve] Iter: 70 overflow: 0.978847 HPWL: 50341722
[NesterovSolve] Iter: 80 overflow: 0.979164 HPWL: 50370318
[NesterovSolve] Iter: 90 overflow: 0.979413 HPWL: 50502469
[NesterovSolve] Iter: 100 overflow: 0.979496 HPWL: 50510904
[NesterovSolve] Iter: 110 overflow: 0.97958 HPWL: 50471162
[NesterovSolve] Iter: 120 overflow: 0.979509 HPWL: 50543782
[NesterovSolve] Iter: 130 overflow: 0.979549 HPWL: 50734733
[NesterovSolve] Iter: 140 overflow: 0.979473 HPWL: 51205368
[NesterovSolve] Iter: 150 overflow: 0.979334 HPWL: 52276419
[NesterovSolve] Iter: 160 overflow: 0.978905 HPWL: 54187372
[NesterovSolve] Iter: 170 overflow: 0.97804 HPWL: 57231212
[NesterovSolve] Iter: 180 overflow: 0.975982 HPWL: 60936896
[NesterovSolve] Iter: 190 overflow: 0.972294 HPWL: 63860603
[NesterovSolve] Iter: 200 overflow: 0.967 HPWL: 65733292
[NesterovSolve] Iter: 210 overflow: 0.960279 HPWL: 68596761
[NesterovSolve] Iter: 220 overflow: 0.95305 HPWL: 75428063
[NesterovSolve] Iter: 230 overflow: 0.944104 HPWL: 86817475
[NesterovSolve] Iter: 240 overflow: 0.935783 HPWL: 103522729
[NesterovSolve] Iter: 250 overflow: 0.923243 HPWL: 128739415
[NesterovSolve] Iter: 260 overflow: 0.904395 HPWL: 161548600
[NesterovSolve] Iter: 270 overflow: 0.887154 HPWL: 190590690
[NesterovSolve] Iter: 280 overflow: 0.869224 HPWL: 213892862
[NesterovSolve] Iter: 290 overflow: 0.847824 HPWL: 237675226
[NesterovSolve] Iter: 300 overflow: 0.816837 HPWL: 273687276
[NesterovSolve] Iter: 310 overflow: 0.791033 HPWL: 293988924
[INFO GPL-0100] worst slack -2.11e-09
[INFO GPL-0103] Weighted 3005 nets.
[NesterovSolve] Iter: 320 overflow: 0.762502 HPWL: 290664041
[NesterovSolve] Iter: 330 overflow: 0.727111 HPWL: 317786141
[NesterovSolve] Iter: 340 overflow: 0.697244 HPWL: 330987312
[NesterovSolve] Iter: 350 overflow: 0.655681 HPWL: 350234997
[INFO GPL-0100] worst slack -1.53e-09
[INFO GPL-0103] Weighted 3004 nets.
[NesterovSolve] Iter: 360 overflow: 0.609477 HPWL: 365196657
[NesterovSolve] Snapshot saved at iter = 362
[NesterovSolve] Iter: 370 overflow: 0.558003 HPWL: 373832681
[NesterovSolve] Iter: 380 overflow: 0.505072 HPWL: 379371163
[INFO GPL-0100] worst slack -1.59e-09
[INFO GPL-0103] Weighted 3005 nets.
[NesterovSolve] Iter: 390 overflow: 0.449905 HPWL: 375271354
[NesterovSolve] Iter: 400 overflow: 0.392742 HPWL: 372619496
[NesterovSolve] Iter: 410 overflow: 0.336456 HPWL: 366670589
[NesterovSolve] Iter: 420 overflow: 0.291618 HPWL: 358002779
[INFO GPL-0100] worst slack -1.5e-09
[INFO GPL-0103] Weighted 3002 nets.
[NesterovSolve] Iter: 430 overflow: 0.254579 HPWL: 354300693
[NesterovSolve] Iter: 440 overflow: 0.221136 HPWL: 349995259
[INFO GPL-0100] worst slack -1.48e-09
[INFO GPL-0103] Weighted 3004 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 165 165
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 27225
[INFO GPL-0063] TotalRouteOverflowH2: 1.9095243215560913
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 12
[INFO GPL-0066] 0.5%RC: 1.0048465084303455
[INFO GPL-0067] 1.0%RC: 1.0024263333183685
[INFO GPL-0068] 2.0%RC: 1.001213937903087
[INFO GPL-0069] 5.0%RC: 1.000485760448119
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0036365
[NesterovSolve] Iter: 450 overflow: 0.19346 HPWL: 347371866
[NesterovSolve] Iter: 460 overflow: 0.167002 HPWL: 344446905
[NesterovSolve] Iter: 470 overflow: 0.146141 HPWL: 342528077
[INFO GPL-0100] worst slack -1.21e-09
[INFO GPL-0103] Weighted 3005 nets.
[NesterovSolve] Iter: 480 overflow: 0.124545 HPWL: 340375569
[NesterovSolve] Iter: 490 overflow: 0.108323 HPWL: 339137102
[NesterovSolve] Finished with Overflow: 0.098494

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -38.07

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -2.11

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -2.11

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
fp_adder/adder/_106_/CK ^
   0.28
_521_/CK ^
   0.00      0.00       0.28


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _552_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   145  336.47                           rst_ni (net)
                  0.07    0.06    0.66 ^ _552_/RN (DFFR_X1)
                                  0.66   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _552_/CK (DFFR_X1)
                          0.27    0.27   library removal time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: lut/gen_sub_units_scm[1].sub_unit_i/_2731_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[1].sub_unit_i/_2394_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[1].sub_unit_i/_2731_/GN (DLL_X1)
                  0.01    0.04    3.04 ^ lut/gen_sub_units_scm[1].sub_unit_i/_2731_/Q (DLL_X1)
     1    1.01                           lut/gen_sub_units_scm[1].sub_unit_i/gen_cg_word_iter[27].cg_i.en_latch (net)
                  0.01    0.00    3.04 ^ lut/gen_sub_units_scm[1].sub_unit_i/_2394_/A2 (AND2_X1)
                                  3.04   data arrival time

                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 v lut/gen_sub_units_scm[1].sub_unit_i/_2394_/A1 (AND2_X1)
                          0.00    3.00   clock gating hold time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _532_/CK (DFFR_X1)
                  0.01    0.08    0.08 v _532_/Q (DFFR_X1)
     2    1.94                           result_o[11] (net)
                  0.01    0.00    0.08 v _342_/A2 (NAND2_X1)
                  0.01    0.02    0.10 ^ _342_/ZN (NAND2_X1)
     1    1.76                           _103_ (net)
                  0.01    0.00    0.10 ^ _344_/A1 (NAND2_X1)
                  0.01    0.01    0.11 v _344_/ZN (NAND2_X1)
     1    1.10                           _012_ (net)
                  0.01    0.00    0.11 v _532_/D (DFFR_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _532_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_110_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   145  336.47                           rst_ni (net)
                  0.07    0.06    0.66 ^ fp_adder/adder/_110_/RN (DFFR_X1)
                                  0.66   data arrival time

                  0.00    3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ fp_adder/adder/_110_/CK (DFFR_X1)
                          0.04    3.04   library recovery time
                                  3.04   data required time
-----------------------------------------------------------------------------
                                  3.04   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  2.39   slack (MET)


Startpoint: lut/gen_sub_units_scm[0].sub_unit_i/_2739_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[0].sub_unit_i/_2366_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[0].sub_unit_i/_2739_/GN (DLL_X1)
                  0.01    0.07    3.07 v lut/gen_sub_units_scm[0].sub_unit_i/_2739_/Q (DLL_X1)
     1    1.59                           lut/gen_sub_units_scm[0].sub_unit_i/cg_we_global.en_latch (net)
                  0.01    0.00    3.07 v lut/gen_sub_units_scm[0].sub_unit_i/_2366_/A2 (NAND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2366_/A1 (NAND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: c_addr_i[0] (input port clocked by clk_i)
Endpoint: fp_adder/adder/_128_
          (rising edge-triggered flip-flop clocked by clk_i')
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 v input external delay
                  0.00    0.00    0.60 v c_addr_i[0] (in)
  1873 4363.37                           c_addr_i[0] (net)
                  2.95    2.42    3.02 v lut/gen_sub_units_scm[11].sub_unit_i/_1298_/A2 (NOR2_X4)
                  0.43    1.48    4.50 ^ lut/gen_sub_units_scm[11].sub_unit_i/_1298_/ZN (NOR2_X4)
    64  129.26                           lut/gen_sub_units_scm[11].sub_unit_i/_0939_ (net)
                  0.43    0.02    4.52 ^ lut/gen_sub_units_scm[11].sub_unit_i/_1778_/A1 (NAND3_X1)
                  0.08    0.04    4.55 v lut/gen_sub_units_scm[11].sub_unit_i/_1778_/ZN (NAND3_X1)
     1    1.58                           lut/gen_sub_units_scm[11].sub_unit_i/_0252_ (net)
                  0.08    0.00    4.55 v lut/gen_sub_units_scm[11].sub_unit_i/_1779_/A2 (NAND2_X1)
                  0.02    0.04    4.59 ^ lut/gen_sub_units_scm[11].sub_unit_i/_1779_/ZN (NAND2_X1)
     1    1.79                           lut/gen_sub_units_scm[11].sub_unit_i/_0253_ (net)
                  0.02    0.00    4.59 ^ lut/gen_sub_units_scm[11].sub_unit_i/_1780_/A2 (NOR2_X1)
                  0.01    0.01    4.61 v lut/gen_sub_units_scm[11].sub_unit_i/_1780_/ZN (NOR2_X1)
     1    1.92                           lut/gen_sub_units_scm[11].sub_unit_i/_0254_ (net)
                  0.01    0.00    4.61 v lut/gen_sub_units_scm[11].sub_unit_i/_1781_/A2 (NAND2_X1)
                  0.01    0.02    4.63 ^ lut/gen_sub_units_scm[11].sub_unit_i/_1781_/ZN (NAND2_X1)
     1    3.86                           lut/gen_sub_units_scm[11].sub_unit_i/_0255_ (net)
                  0.01    0.00    4.63 ^ lut/gen_sub_units_scm[11].sub_unit_i/_1796_/A1 (NOR2_X1)
                  0.01    0.01    4.64 v lut/gen_sub_units_scm[11].sub_unit_i/_1796_/ZN (NOR2_X1)
     1    1.61                           lut/gen_sub_units_scm[11].sub_unit_i/_0270_ (net)
                  0.01    0.00    4.64 v lut/gen_sub_units_scm[11].sub_unit_i/_1798_/A2 (NAND3_X1)
                  0.02    0.02    4.66 ^ lut/gen_sub_units_scm[11].sub_unit_i/_1798_/ZN (NAND3_X1)
     1    3.05                           lut/read_outputs_subunits[70] (net)
                  0.02    0.00    4.66 ^ lut/read/_0818_/A2 (NAND2_X1)
                  0.01    0.02    4.67 v lut/read/_0818_/ZN (NAND2_X1)
     1    1.73                           lut/read/_0236_ (net)
                  0.01    0.00    4.67 v lut/read/_0820_/A1 (NAND2_X1)
                  0.01    0.02    4.69 ^ lut/read/_0820_/ZN (NAND2_X1)
     1    1.75                           lut/read/_0238_ (net)
                  0.01    0.00    4.69 ^ lut/read/_0824_/A1 (NOR2_X1)
                  0.01    0.01    4.70 v lut/read/_0824_/ZN (NOR2_X1)
     1    5.02                           lut/read/_0242_ (net)
                  0.01    0.00    4.70 v lut/read/_0832_/A1 (AND2_X1)
                  0.01    0.03    4.73 v lut/read/_0832_/ZN (AND2_X1)
     1    1.58                           lut/read/_0250_ (net)
                  0.01    0.00    4.73 v lut/read/_0852_/A1 (NAND2_X1)
                  0.02    0.03    4.76 ^ lut/read/_0852_/ZN (NAND2_X1)
     3    7.90                           rdata_o[6] (net)
                  0.02    0.00    4.76 ^ fp_adder/converter/_174_/A2 (NOR2_X2)
                  0.01    0.02    4.78 v fp_adder/converter/_174_/ZN (NOR2_X2)
     2    7.48                           fp_adder/converter/_107_ (net)
                  0.01    0.00    4.78 v fp_adder/converter/_175_/A2 (NAND2_X1)
                  0.02    0.03    4.81 ^ fp_adder/converter/_175_/ZN (NAND2_X1)
     2    6.80                           fp_adder/converter/_108_ (net)
                  0.02    0.00    4.81 ^ fp_adder/converter/_176_/A (INV_X2)
                  0.01    0.01    4.82 v fp_adder/converter/_176_/ZN (INV_X2)
     2    7.62                           fp_adder/converter/_109_ (net)
                  0.01    0.00    4.82 v fp_adder/converter/_181_/B1 (AOI21_X4)
                  0.05    0.06    4.88 ^ fp_adder/converter/_181_/ZN (AOI21_X4)
    13   32.45                           fp_adder/converter/_114_ (net)
                  0.05    0.00    4.88 ^ fp_adder/converter/_199_/A1 (NAND2_X4)
                  0.02    0.03    4.91 v fp_adder/converter/_199_/ZN (NAND2_X4)
    14   24.63                           fp_adder/converter/_132_ (net)
                  0.02    0.00    4.91 v fp_adder/converter/_200_/A1 (NAND2_X1)
                  0.01    0.02    4.94 ^ fp_adder/converter/_200_/ZN (NAND2_X1)
     1    3.49                           fp_adder/converter/_133_ (net)
                  0.01    0.00    4.94 ^ fp_adder/converter/_201_/A2 (NAND2_X2)
                  0.02    0.03    4.96 v fp_adder/converter/_201_/ZN (NAND2_X2)
     8   13.67                           fp_adder/converter/_134_ (net)
                  0.02    0.00    4.96 v fp_adder/converter/_206_/A1 (NOR2_X1)
                  0.03    0.04    5.00 ^ fp_adder/converter/_206_/ZN (NOR2_X1)
     3    4.48                           fp_adder/converter/_139_ (net)
                  0.03    0.00    5.00 ^ fp_adder/converter/_316_/A1 (NAND3_X1)
                  0.01    0.02    5.03 v fp_adder/converter/_316_/ZN (NAND3_X1)
     1    1.68                           fp_adder/converter/_082_ (net)
                  0.01    0.00    5.03 v fp_adder/converter/_317_/A1 (NAND2_X1)
                  0.01    0.02    5.04 ^ fp_adder/converter/_317_/ZN (NAND2_X1)
     1    1.87                           fp_adder/converter/_083_ (net)
                  0.01    0.00    5.04 ^ fp_adder/converter/_318_/A2 (NAND2_X1)
                  0.01    0.01    5.06 v fp_adder/converter/_318_/ZN (NAND2_X1)
     1    1.69                           fp_adder/converter/_084_ (net)
                  0.01    0.00    5.06 v fp_adder/converter/_320_/A1 (NAND2_X1)
                  0.01    0.01    5.07 ^ fp_adder/converter/_320_/ZN (NAND2_X1)
     1    2.08                           fp_adder/operand_fp16_fp32[22] (net)
                  0.01    0.00    5.07 ^ fp_adder/adder/_128_/D (DFFR_X1)
                                  5.07   data arrival time

                  0.00    3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ fp_adder/adder/_128_/CK (DFFR_X1)
                         -0.03    2.97   library setup time
                                  2.97   data required time
-----------------------------------------------------------------------------
                                  2.97   data required time
                                 -5.07   data arrival time
-----------------------------------------------------------------------------
                                 -2.11   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_110_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   145  336.47                           rst_ni (net)
                  0.07    0.06    0.66 ^ fp_adder/adder/_110_/RN (DFFR_X1)
                                  0.66   data arrival time

                  0.00    3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ fp_adder/adder/_110_/CK (DFFR_X1)
                          0.04    3.04   library recovery time
                                  3.04   data required time
-----------------------------------------------------------------------------
                                  3.04   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  2.39   slack (MET)


Startpoint: lut/gen_sub_units_scm[0].sub_unit_i/_2739_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[0].sub_unit_i/_2366_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v lut/gen_sub_units_scm[0].sub_unit_i/_2739_/GN (DLL_X1)
                  0.01    0.07    3.07 v lut/gen_sub_units_scm[0].sub_unit_i/_2739_/Q (DLL_X1)
     1    1.59                           lut/gen_sub_units_scm[0].sub_unit_i/cg_we_global.en_latch (net)
                  0.01    0.00    3.07 v lut/gen_sub_units_scm[0].sub_unit_i/_2366_/A2 (NAND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2366_/A1 (NAND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: c_addr_i[0] (input port clocked by clk_i)
Endpoint: fp_adder/adder/_128_
          (rising edge-triggered flip-flop clocked by clk_i')
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 v input external delay
                  0.00    0.00    0.60 v c_addr_i[0] (in)
  1873 4363.37                           c_addr_i[0] (net)
                  2.95    2.42    3.02 v lut/gen_sub_units_scm[11].sub_unit_i/_1298_/A2 (NOR2_X4)
                  0.43    1.48    4.50 ^ lut/gen_sub_units_scm[11].sub_unit_i/_1298_/ZN (NOR2_X4)
    64  129.26                           lut/gen_sub_units_scm[11].sub_unit_i/_0939_ (net)
                  0.43    0.02    4.52 ^ lut/gen_sub_units_scm[11].sub_unit_i/_1778_/A1 (NAND3_X1)
                  0.08    0.04    4.55 v lut/gen_sub_units_scm[11].sub_unit_i/_1778_/ZN (NAND3_X1)
     1    1.58                           lut/gen_sub_units_scm[11].sub_unit_i/_0252_ (net)
                  0.08    0.00    4.55 v lut/gen_sub_units_scm[11].sub_unit_i/_1779_/A2 (NAND2_X1)
                  0.02    0.04    4.59 ^ lut/gen_sub_units_scm[11].sub_unit_i/_1779_/ZN (NAND2_X1)
     1    1.79                           lut/gen_sub_units_scm[11].sub_unit_i/_0253_ (net)
                  0.02    0.00    4.59 ^ lut/gen_sub_units_scm[11].sub_unit_i/_1780_/A2 (NOR2_X1)
                  0.01    0.01    4.61 v lut/gen_sub_units_scm[11].sub_unit_i/_1780_/ZN (NOR2_X1)
     1    1.92                           lut/gen_sub_units_scm[11].sub_unit_i/_0254_ (net)
                  0.01    0.00    4.61 v lut/gen_sub_units_scm[11].sub_unit_i/_1781_/A2 (NAND2_X1)
                  0.01    0.02    4.63 ^ lut/gen_sub_units_scm[11].sub_unit_i/_1781_/ZN (NAND2_X1)
     1    3.86                           lut/gen_sub_units_scm[11].sub_unit_i/_0255_ (net)
                  0.01    0.00    4.63 ^ lut/gen_sub_units_scm[11].sub_unit_i/_1796_/A1 (NOR2_X1)
                  0.01    0.01    4.64 v lut/gen_sub_units_scm[11].sub_unit_i/_1796_/ZN (NOR2_X1)
     1    1.61                           lut/gen_sub_units_scm[11].sub_unit_i/_0270_ (net)
                  0.01    0.00    4.64 v lut/gen_sub_units_scm[11].sub_unit_i/_1798_/A2 (NAND3_X1)
                  0.02    0.02    4.66 ^ lut/gen_sub_units_scm[11].sub_unit_i/_1798_/ZN (NAND3_X1)
     1    3.05                           lut/read_outputs_subunits[70] (net)
                  0.02    0.00    4.66 ^ lut/read/_0818_/A2 (NAND2_X1)
                  0.01    0.02    4.67 v lut/read/_0818_/ZN (NAND2_X1)
     1    1.73                           lut/read/_0236_ (net)
                  0.01    0.00    4.67 v lut/read/_0820_/A1 (NAND2_X1)
                  0.01    0.02    4.69 ^ lut/read/_0820_/ZN (NAND2_X1)
     1    1.75                           lut/read/_0238_ (net)
                  0.01    0.00    4.69 ^ lut/read/_0824_/A1 (NOR2_X1)
                  0.01    0.01    4.70 v lut/read/_0824_/ZN (NOR2_X1)
     1    5.02                           lut/read/_0242_ (net)
                  0.01    0.00    4.70 v lut/read/_0832_/A1 (AND2_X1)
                  0.01    0.03    4.73 v lut/read/_0832_/ZN (AND2_X1)
     1    1.58                           lut/read/_0250_ (net)
                  0.01    0.00    4.73 v lut/read/_0852_/A1 (NAND2_X1)
                  0.02    0.03    4.76 ^ lut/read/_0852_/ZN (NAND2_X1)
     3    7.90                           rdata_o[6] (net)
                  0.02    0.00    4.76 ^ fp_adder/converter/_174_/A2 (NOR2_X2)
                  0.01    0.02    4.78 v fp_adder/converter/_174_/ZN (NOR2_X2)
     2    7.48                           fp_adder/converter/_107_ (net)
                  0.01    0.00    4.78 v fp_adder/converter/_175_/A2 (NAND2_X1)
                  0.02    0.03    4.81 ^ fp_adder/converter/_175_/ZN (NAND2_X1)
     2    6.80                           fp_adder/converter/_108_ (net)
                  0.02    0.00    4.81 ^ fp_adder/converter/_176_/A (INV_X2)
                  0.01    0.01    4.82 v fp_adder/converter/_176_/ZN (INV_X2)
     2    7.62                           fp_adder/converter/_109_ (net)
                  0.01    0.00    4.82 v fp_adder/converter/_181_/B1 (AOI21_X4)
                  0.05    0.06    4.88 ^ fp_adder/converter/_181_/ZN (AOI21_X4)
    13   32.45                           fp_adder/converter/_114_ (net)
                  0.05    0.00    4.88 ^ fp_adder/converter/_199_/A1 (NAND2_X4)
                  0.02    0.03    4.91 v fp_adder/converter/_199_/ZN (NAND2_X4)
    14   24.63                           fp_adder/converter/_132_ (net)
                  0.02    0.00    4.91 v fp_adder/converter/_200_/A1 (NAND2_X1)
                  0.01    0.02    4.94 ^ fp_adder/converter/_200_/ZN (NAND2_X1)
     1    3.49                           fp_adder/converter/_133_ (net)
                  0.01    0.00    4.94 ^ fp_adder/converter/_201_/A2 (NAND2_X2)
                  0.02    0.03    4.96 v fp_adder/converter/_201_/ZN (NAND2_X2)
     8   13.67                           fp_adder/converter/_134_ (net)
                  0.02    0.00    4.96 v fp_adder/converter/_206_/A1 (NOR2_X1)
                  0.03    0.04    5.00 ^ fp_adder/converter/_206_/ZN (NOR2_X1)
     3    4.48                           fp_adder/converter/_139_ (net)
                  0.03    0.00    5.00 ^ fp_adder/converter/_316_/A1 (NAND3_X1)
                  0.01    0.02    5.03 v fp_adder/converter/_316_/ZN (NAND3_X1)
     1    1.68                           fp_adder/converter/_082_ (net)
                  0.01    0.00    5.03 v fp_adder/converter/_317_/A1 (NAND2_X1)
                  0.01    0.02    5.04 ^ fp_adder/converter/_317_/ZN (NAND2_X1)
     1    1.87                           fp_adder/converter/_083_ (net)
                  0.01    0.00    5.04 ^ fp_adder/converter/_318_/A2 (NAND2_X1)
                  0.01    0.01    5.06 v fp_adder/converter/_318_/ZN (NAND2_X1)
     1    1.69                           fp_adder/converter/_084_ (net)
                  0.01    0.00    5.06 v fp_adder/converter/_320_/A1 (NAND2_X1)
                  0.01    0.01    5.07 ^ fp_adder/converter/_320_/ZN (NAND2_X1)
     1    2.08                           fp_adder/operand_fp16_fp32[22] (net)
                  0.01    0.00    5.07 ^ fp_adder/adder/_128_/D (DFFR_X1)
                                  5.07   data arrival time

                  0.00    3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ fp_adder/adder/_128_/CK (DFFR_X1)
                         -0.03    2.97   library setup time
                                  2.97   data required time
-----------------------------------------------------------------------------
                                  2.97   data required time
                                 -5.07   data arrival time
-----------------------------------------------------------------------------
                                 -2.11   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.01e-03   3.40e-04   2.77e-04   5.63e-03  46.5%
Combinational          1.81e-03   4.22e-03   4.61e-04   6.49e-03  53.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.82e-03   4.56e-03   7.38e-04   1.21e-02 100.0%
                          56.3%      37.6%       6.1%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 45085 u^2 38% utilization.

Elapsed time: 1:41.69[h:]min:sec. CPU time: user 101.46 sys 0.20 (99%). Peak memory: 438728KB.
