Flow report for ADC2UART_top
Wed Oct 11 13:25:57 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Wed Oct 11 13:25:41 2017       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; ADC2UART_top                                ;
; Top-level Entity Name           ; ADC2UART_top                                ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC5C6F27C7                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,214 / 29,080 ( 4 % )                      ;
; Total registers                 ; 1518                                        ;
; Total pins                      ; 97 / 364 ( 27 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 43,526 / 4,567,040 ( < 1 % )                ;
; Total DSP Blocks                ; 0 / 150 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                               ;
; Total PLLs                      ; 2 / 12 ( 17 % )                             ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/11/2017 13:24:02 ;
; Main task         ; Compilation         ;
; Revision Name     ; ADC2UART_top        ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                 ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; Assignment Name                     ; Value                                                                                                                                                                     ; Default Value ; Entity Name ; Section Id       ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; COMPILER_SIGNATURE_ID               ; 79497677821056.150775344202041                                                                                                                                            ; --            ; --          ; --               ;
; EDA_OUTPUT_DATA_FORMAT              ; None                                                                                                                                                                      ; --            ; --          ; eda_simulation   ;
; EDA_TIME_SCALE                      ; 1 ps                                                                                                                                                                      ; --            ; --          ; eda_simulation   ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                        ; --            ; --          ; --               ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                                                                                                                        ; --            ; --          ; --               ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                                                                                                                         ; --            ; --          ; --               ;
; MISC_FILE                           ; oneChannelMux/oneChannelMux.bsf                                                                                                                                           ; --            ; --          ; --               ;
; MISC_FILE                           ; oneChannelMux/oneChannelMux_bb.v                                                                                                                                          ; --            ; --          ; --               ;
; MISC_FILE                           ; lpm_pll.cmp                                                                                                                                                               ; --            ; --          ; --               ;
; MISC_FILE                           ; lpm_pll_sim/lpm_pll.vo                                                                                                                                                    ; --            ; --          ; --               ;
; MISC_FILE                           ; constant_1.bsf                                                                                                                                                            ; --            ; --          ; --               ;
; MISC_FILE                           ; constant_1_bb.v                                                                                                                                                           ; --            ; --          ; --               ;
; MISC_FILE                           ; SlowPll.cmp                                                                                                                                                               ; --            ; --          ; --               ;
; MISC_FILE                           ; SlowPll_sim/SlowPll.vo                                                                                                                                                    ; --            ; --          ; --               ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                                                                                                                                    ; --            ; --          ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                                                                                                                                    ; --            ; --          ; Top              ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                                                                                                                                    ; --            ; --          ; Top              ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                                                                                                                       ; --            ; --          ; --               ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                     ; --            ; --          ; --               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                                                                              ; --            ; --          ; --               ;
; SLD_FILE                            ; db/UART_TEST_auto_stripped.stp                                                                                                                                            ; --            ; --          ; --               ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=M10K                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=42                                                                                                                                                          ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=42                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_BITS=42                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=150                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=1024                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                         ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=1024                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_PIPELINE=0                                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_COUNTER_PIPELINE=0                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SPD_FILE                            ; lpm_pll.spd                                                                                                                                                               ; --            ; --          ; --               ;
; SPD_FILE                            ; SlowPll.spd                                                                                                                                                               ; --            ; --          ; --               ;
; SYNTHESIS_ONLY_QIP                  ; On                                                                                                                                                                        ; --            ; --          ; --               ;
; SYNTHESIS_ONLY_QIP                  ; On                                                                                                                                                                        ; --            ; --          ; --               ;
; USE_SIGNALTAP_FILE                  ; SignalTapFiles/UART_TEST.stp                                                                                                                                              ; --            ; --          ; --               ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:37     ; 1.0                     ; 1288 MB             ; 00:01:08                           ;
; Fitter                    ; 00:00:45     ; 1.2                     ; 2250 MB             ; 00:01:25                           ;
; Assembler                 ; 00:00:06     ; 1.0                     ; 1089 MB             ; 00:00:06                           ;
; TimeQuest Timing Analyzer ; 00:00:15     ; 1.3                     ; 1464 MB             ; 00:00:20                           ;
; Total                     ; 00:01:43     ; --                      ; --                  ; 00:02:59                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                          ;
+---------------------------+-----------------------------+------------------+------------+----------------+
; Module Name               ; Machine Hostname            ; OS Name          ; OS Version ; Processor type ;
+---------------------------+-----------------------------+------------------+------------+----------------+
; Analysis & Synthesis      ; atlas_lab_sl65.phys.uvic.ca ; Scientific Linux ; 6          ; x86_64         ;
; Fitter                    ; atlas_lab_sl65.phys.uvic.ca ; Scientific Linux ; 6          ; x86_64         ;
; Assembler                 ; atlas_lab_sl65.phys.uvic.ca ; Scientific Linux ; 6          ; x86_64         ;
; TimeQuest Timing Analyzer ; atlas_lab_sl65.phys.uvic.ca ; Scientific Linux ; 6          ; x86_64         ;
+---------------------------+-----------------------------+------------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off ADC2UART -c ADC2UART_top
quartus_fit --read_settings_files=off --write_settings_files=off ADC2UART -c ADC2UART_top
quartus_asm --read_settings_files=off --write_settings_files=off ADC2UART -c ADC2UART_top
quartus_sta ADC2UART -c ADC2UART_top



