# Out log file
# Created: Wed Aug 24 17:23:26 2022

Created design: Simon_bit_serial_top_module_FPGA
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_top_module_FPGA.v 
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v 
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v 
Adding constraint file /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/Simon_bit_serial_top_module_FPGA.sdc
##################################################Synthesis for design: Simon_bit_serial_top_module_FPGA##################################################RS SynthesisKeep name: clock0
Synthesis command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/yosys -s Simon_bit_serial_top_module_FPGA.ys -l Simon_bit_serial_top_module_FPGA_synth.logCommand: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/yosys -s Simon_bit_serial_top_module_FPGA.ys -l Simon_bit_serial_top_module_FPGA_synth.logPath: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_coreChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/Simon_bit_serial_top_module_FPGAChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.68
 Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)


-- Executing script file `Simon_bit_serial_top_module_FPGA.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

3. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

4. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_top_module_FPGA.v'

5. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v'

6. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v'

7. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
Adding Verilog module 'Simon_bit_serial_top_module_FPGA' to elaboration queue.
Running hier_tree::Elaborate().
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_top_module_FPGA.v:21: compiling module 'Simon_bit_serial_top_module_FPGA'
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:21: compiling module 'simon_datapath_shiftreg'
VERIFIC-WARNING [VERI-1209] /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:215: expression size 7 truncated to fit in target size 6
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:22: compiling module 'simon_key_expansion_shiftreg'
VERIFIC-WARNING [VERI-1220] /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:51: using initial value of 'Z' since it is never assigned
VERIFIC-WARNING [VERI-1209] /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:210: expression size 8 truncated to fit in target size 7
Importing module Simon_bit_serial_top_module_FPGA.
Importing module simon_datapath_shiftreg.
Importing module simon_key_expansion_shiftreg.

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Analyzing design hierarchy..
Top module:  \Simon_bit_serial_top_module_FPGA
Used module:     \simon_key_expansion_shiftreg
Used module:     \simon_datapath_shiftreg

8.2. Analyzing design hierarchy..
Top module:  \Simon_bit_serial_top_module_FPGA
Used module:     \simon_key_expansion_shiftreg
Used module:     \simon_datapath_shiftreg
Removed 0 unused modules.

9. Executing synth_rs pass: v0.4.68

9.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

9.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Successfully finished Verilog frontend.

9.3. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

9.4. Executing HIERARCHY pass (managing design hierarchy).

9.4.1. Analyzing design hierarchy..
Top module:  \Simon_bit_serial_top_module_FPGA
Used module:     \simon_key_expansion_shiftreg
Used module:     \simon_datapath_shiftreg

9.4.2. Analyzing design hierarchy..
Top module:  \Simon_bit_serial_top_module_FPGA
Used module:     \simon_key_expansion_shiftreg
Used module:     \simon_datapath_shiftreg
Removed 0 unused modules.

9.5. Executing PROC pass (convert processes to netlists).

9.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

9.5.4. Executing PROC_INIT pass (extract init attributes).

9.5.5. Executing PROC_ARST pass (detect async resets in processes).

9.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

9.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

9.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

9.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

9.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module simon_key_expansion_shiftreg.
<suppressed ~7 debug messages>
Optimizing module simon_datapath_shiftreg.
<suppressed ~9 debug messages>
Optimizing module Simon_bit_serial_top_module_FPGA.

9.6. Executing DEMUXMAP pass.

9.7. Executing FLATTEN pass (flatten design).
Deleting now unused module simon_datapath_shiftreg.
Deleting now unused module simon_key_expansion_shiftreg.
<suppressed ~2 debug messages>

9.8. Executing DEMUXMAP pass.

9.9. Executing TRIBUF pass.

9.10. Executing DEMINOUT pass (demote inout ports to input or output).

9.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.

9.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..
Removed 5 unused cells and 83 unused wires.
<suppressed ~61 debug messages>

9.13. Executing CHECK pass (checking for obvious problems).
Checking module Simon_bit_serial_top_module_FPGA...
Found and reported 0 problems.

9.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
<suppressed ~1 debug messages>

9.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

9.16. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Simon_bit_serial_top_module_FPGA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\datapath.$verific$mux_98$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:181$178.
Removed 1 multiplexer ports.
<suppressed ~40 debug messages>

9.17. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Simon_bit_serial_top_module_FPGA.
Performed a total of 0 changes.

9.18. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

9.19. Executing OPT_SHARE pass.

9.20. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $flatten\key_exp.$verific$shifter2_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:83$283 ($aldff) from module Simon_bit_serial_top_module_FPGA.
Removing never-active async load on $flatten\key_exp.$verific$shifter1_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:70$279 ($aldff) from module Simon_bit_serial_top_module_FPGA.
Removing never-active async load on $flatten\key_exp.$verific$round_counter_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:215$355 ($aldff) from module Simon_bit_serial_top_module_FPGA.
Removing never-active async load on $flatten\datapath.$verific$shifter2_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:68$105 ($aldff) from module Simon_bit_serial_top_module_FPGA.
Removing never-active async load on $flatten\datapath.$verific$shifter1_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:55$101 ($aldff) from module Simon_bit_serial_top_module_FPGA.
Removing never-active async load on $flatten\datapath.$verific$bit_counter_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:218$194 ($aldff) from module Simon_bit_serial_top_module_FPGA.

9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..
Removed 1 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.

9.23. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Simon_bit_serial_top_module_FPGA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

9.24. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Simon_bit_serial_top_module_FPGA.
Performed a total of 0 changes.

9.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.26. Executing OPT_SHARE pass.

9.27. Executing OPT_DFF pass (perform DFF optimizations).

9.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..

9.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
MAX OPT ITERATION = 2

9.30. Executing FSM pass (extract and optimize FSM).

9.30.1. Executing FSM_DETECT pass (finding FSMs in design).

9.30.2. Executing FSM_EXTRACT pass (extracting FSM from design).

9.30.3. Executing FSM_OPT pass (simple optimizations of FSMs).

9.30.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..

9.30.5. Executing FSM_OPT pass (simple optimizations of FSMs).

9.30.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

9.30.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

9.30.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

9.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.

9.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Simon_bit_serial_top_module_FPGA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

9.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Simon_bit_serial_top_module_FPGA.
Performed a total of 0 changes.

9.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.36. Executing OPT_SHARE pass.

9.37. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\key_exp.$verific$shifter2_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:83$283 ($dff) from module Simon_bit_serial_top_module_FPGA (D = { \key_exp.shift_in2 \key_exp.shifter2 [63:1] }, Q = \key_exp.shifter2).
Adding EN signal on $flatten\key_exp.$verific$shifter1_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:70$279 ($dff) from module Simon_bit_serial_top_module_FPGA (D = { \key_exp.shift_in1 \key_exp.shifter1 [59:1] }, Q = \key_exp.shifter1).
Adding EN signal on $flatten\key_exp.$verific$round_counter_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:215$355 ($dff) from module Simon_bit_serial_top_module_FPGA (D = $flatten\key_exp.$verific$n599$271, Q = \key_exp.round_counter).
Adding EN signal on $flatten\key_exp.$verific$lut_ff3_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:110$305 ($dff) from module Simon_bit_serial_top_module_FPGA (D = \key_exp.lut_out, Q = \key_exp.lut_ff3).
Adding EN signal on $flatten\key_exp.$verific$lut_ff2_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:110$306 ($dff) from module Simon_bit_serial_top_module_FPGA (D = \key_exp.lut_ff3, Q = \key_exp.lut_ff2).
Adding EN signal on $flatten\key_exp.$verific$lut_ff1_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:110$307 ($dff) from module Simon_bit_serial_top_module_FPGA (D = \key_exp.lut_ff2, Q = \key_exp.lut_ff1).
Adding EN signal on $flatten\key_exp.$verific$lut_ff0_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:110$308 ($dff) from module Simon_bit_serial_top_module_FPGA (D = \key_exp.lut_ff1, Q = \key_exp.lut_ff0).
Adding EN signal on $flatten\key_exp.$verific$fifo_ff3_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:98$293 ($dff) from module Simon_bit_serial_top_module_FPGA (D = \key_exp.shifter1 [0], Q = \key_exp.fifo_ff3).
Adding EN signal on $flatten\key_exp.$verific$fifo_ff2_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:98$294 ($dff) from module Simon_bit_serial_top_module_FPGA (D = \key_exp.fifo_ff3, Q = \key_exp.fifo_ff2).
Adding EN signal on $flatten\key_exp.$verific$fifo_ff1_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:98$295 ($dff) from module Simon_bit_serial_top_module_FPGA (D = \key_exp.fifo_ff2, Q = \key_exp.fifo_ff1).
Adding EN signal on $flatten\key_exp.$verific$fifo_ff0_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:98$296 ($dff) from module Simon_bit_serial_top_module_FPGA (D = \key_exp.fifo_ff1, Q = \key_exp.fifo_ff0).
Adding EN signal on $flatten\datapath.$verific$shifter2_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:68$105 ($dff) from module Simon_bit_serial_top_module_FPGA (D = { \datapath.shifter1 [0] \datapath.shifter2 [63:1] }, Q = \datapath.shifter2).
Adding EN signal on $flatten\datapath.$verific$shifter1_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:55$101 ($dff) from module Simon_bit_serial_top_module_FPGA (D = { \datapath.shift_in1 \datapath.shifter1 [55:1] }, Q = \datapath.shifter1).
Adding EN signal on $flatten\datapath.$verific$fifo_ff63_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:89$123 ($dff) from module Simon_bit_serial_top_module_FPGA (D = \datapath.fifo_ff_input, Q = \datapath.fifo_ff63).
Adding EN signal on $flatten\datapath.$verific$fifo_ff62_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:89$124 ($dff) from module Simon_bit_serial_top_module_FPGA (D = \datapath.fifo_ff63, Q = \datapath.fifo_ff62).
Adding EN signal on $flatten\datapath.$verific$fifo_ff61_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:89$125 ($dff) from module Simon_bit_serial_top_module_FPGA (D = \datapath.fifo_ff62, Q = \datapath.fifo_ff61).
Adding EN signal on $flatten\datapath.$verific$fifo_ff60_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:89$126 ($dff) from module Simon_bit_serial_top_module_FPGA (D = \datapath.fifo_ff61, Q = \datapath.fifo_ff60).
Adding EN signal on $flatten\datapath.$verific$fifo_ff59_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:89$127 ($dff) from module Simon_bit_serial_top_module_FPGA (D = \datapath.fifo_ff60, Q = \datapath.fifo_ff59).
Adding EN signal on $flatten\datapath.$verific$fifo_ff58_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:89$128 ($dff) from module Simon_bit_serial_top_module_FPGA (D = \datapath.fifo_ff59, Q = \datapath.fifo_ff58).
Adding EN signal on $flatten\datapath.$verific$fifo_ff57_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:89$129 ($dff) from module Simon_bit_serial_top_module_FPGA (D = \datapath.fifo_ff58, Q = \datapath.fifo_ff57).
Adding EN signal on $flatten\datapath.$verific$fifo_ff56_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:89$130 ($dff) from module Simon_bit_serial_top_module_FPGA (D = \datapath.fifo_ff57, Q = \datapath.fifo_ff56).
Adding EN signal on $flatten\datapath.$verific$bit_counter_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:218$194 ($dff) from module Simon_bit_serial_top_module_FPGA (D = $flatten\datapath.$verific$n518$95, Q = \datapath.bit_counter).

9.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..
Removed 20 unused cells and 20 unused wires.
<suppressed ~21 debug messages>

9.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
<suppressed ~2 debug messages>

9.40. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Simon_bit_serial_top_module_FPGA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

9.41. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Simon_bit_serial_top_module_FPGA.
Performed a total of 0 changes.

9.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.43. Executing OPT_SHARE pass.

9.44. Executing OPT_DFF pass (perform DFF optimizations).

9.45. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..

9.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
MAX OPT ITERATION = 2

9.47. Executing WREDUCE pass (reducing word size of cells).
Removed top 6 bits (of 7) from port B of cell Simon_bit_serial_top_module_FPGA.$flatten\key_exp.$verific$LessThan_44$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:117$312 ($lt).
Removed top 4 bits (of 6) from port A of cell Simon_bit_serial_top_module_FPGA.$flatten\key_exp.$verific$LessThan_45$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:117$313 ($lt).
Removed top 3 bits (of 6) from port B of cell Simon_bit_serial_top_module_FPGA.$flatten\key_exp.$verific$LessThan_50$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:119$316 ($lt).
Removed top 6 bits (of 7) from port A of cell Simon_bit_serial_top_module_FPGA.$flatten\key_exp.$verific$LessThan_52$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:119$318 ($lt).
Removed top 6 bits (of 7) from port B of cell Simon_bit_serial_top_module_FPGA.$flatten\key_exp.$verific$add_112$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:210$350 ($add).
Removed top 5 bits (of 6) from port B of cell Simon_bit_serial_top_module_FPGA.$flatten\key_exp.$verific$equal_125$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:229$359 ($eq).
Removed top 1 bits (of 2) from port B of cell Simon_bit_serial_top_module_FPGA.$flatten\key_exp.$verific$equal_64$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:139$327 ($eq).
Removed top 2 bits (of 6) from port B of cell Simon_bit_serial_top_module_FPGA.$flatten\datapath.$verific$LessThan_86$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:169$170 ($lt).
Removed top 3 bits (of 6) from port A of cell Simon_bit_serial_top_module_FPGA.$flatten\datapath.$verific$LessThan_89$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:169$172 ($lt).
Removed top 5 bits (of 6) from port B of cell Simon_bit_serial_top_module_FPGA.$flatten\datapath.$verific$add_116$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:215$191 ($add).
Removed top 1 bits (of 2) from port B of cell Simon_bit_serial_top_module_FPGA.$flatten\datapath.$verific$equal_62$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:128$154 ($eq).
Removed top 1 bits (of 2) from port B of cell Simon_bit_serial_top_module_FPGA.$flatten\datapath.$verific$equal_92$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:169$175 ($eq).

9.48. Executing PEEPOPT pass (run peephole optimizers).

9.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..

9.50. Executing DEMUXMAP pass.

9.51. Printing statistics.

=== Simon_bit_serial_top_module_FPGA ===

   Number of wires:                143
   Number of wire bits:            511
   Number of public wires:          82
   Number of public wire bits:     415
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $add                            2
     $and                            9
     $bmux                           1
     $dff                            8
     $dffe                          22
     $eq                            10
     $logic_not                      5
     $lt                             6
     $mux                           32
     $not                            1
     $or                             6
     $reduce_bool                    3
     $xor                            7

9.52. Executing WREDUCE pass (reducing word size of cells).

9.53. Executing RS_DSP_MACC pass.

9.54. Executing TECHMAP pass (map to technology primitives).

9.54.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

9.54.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.55. Executing TECHMAP pass (map to technology primitives).

9.55.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

9.55.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.56. Executing TECHMAP pass (map to technology primitives).

9.56.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

9.56.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.57. Executing RS_DSP_SIMD pass.

9.58. Executing TECHMAP pass (map to technology primitives).

9.58.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

9.58.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

9.59. Executing RS_DSP_IO_REGS pass.

9.60. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module Simon_bit_serial_top_module_FPGA:
  creating $macc model for $flatten\datapath.$verific$add_116$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:215$191 ($add).
  creating $macc model for $flatten\key_exp.$verific$add_112$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:210$350 ($add).
  creating $alu model for $macc $flatten\key_exp.$verific$add_112$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:210$350.
  creating $alu model for $macc $flatten\datapath.$verific$add_116$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:215$191.
  creating $alu model for $flatten\datapath.$verific$LessThan_86$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:169$170 ($lt): new $alu
  creating $alu model for $flatten\datapath.$verific$LessThan_89$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:169$172 ($lt): new $alu
  creating $alu model for $flatten\key_exp.$verific$LessThan_44$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:117$312 ($lt): new $alu
  creating $alu model for $flatten\key_exp.$verific$LessThan_45$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:117$313 ($lt): new $alu
  creating $alu model for $flatten\key_exp.$verific$LessThan_50$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:119$316 ($lt): new $alu
  creating $alu model for $flatten\key_exp.$verific$LessThan_52$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:119$318 ($lt): new $alu
  creating $alu cell for $flatten\key_exp.$verific$LessThan_52$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:119$318: $auto$alumacc.cc:485:replace_alu$401
  creating $alu cell for $flatten\key_exp.$verific$LessThan_50$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:119$316: $auto$alumacc.cc:485:replace_alu$406
  creating $alu cell for $flatten\key_exp.$verific$LessThan_45$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:117$313: $auto$alumacc.cc:485:replace_alu$417
  creating $alu cell for $flatten\datapath.$verific$LessThan_89$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:169$172: $auto$alumacc.cc:485:replace_alu$422
  creating $alu cell for $flatten\datapath.$verific$LessThan_86$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:169$170: $auto$alumacc.cc:485:replace_alu$427
  creating $alu cell for $flatten\datapath.$verific$add_116$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:215$191: $auto$alumacc.cc:485:replace_alu$438
  creating $alu cell for $flatten\key_exp.$verific$LessThan_44$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:117$312: $auto$alumacc.cc:485:replace_alu$441
  creating $alu cell for $flatten\key_exp.$verific$add_112$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_key_expansion_FPGA.v:210$350: $auto$alumacc.cc:485:replace_alu$452
  created 8 $alu and 0 $macc cells.

9.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.

9.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Simon_bit_serial_top_module_FPGA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

9.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Simon_bit_serial_top_module_FPGA.
Performed a total of 0 changes.

9.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.66. Executing OPT_SHARE pass.

9.67. Executing OPT_DFF pass (perform DFF optimizations).

9.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

9.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
MAX OPT ITERATION = 1

9.70. Printing statistics.

=== Simon_bit_serial_top_module_FPGA ===

   Number of wires:                174
   Number of wire bits:            660
   Number of public wires:          82
   Number of public wire bits:     415
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                127
     $alu                            8
     $and                            9
     $bmux                           1
     $dff                            8
     $dffe                          22
     $eq                            10
     $logic_not                      5
     $mux                           32
     $not                           10
     $or                             9
     $reduce_and                     3
     $reduce_bool                    3
     $xor                            7

9.71. Executing MEMORY pass.

9.71.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

9.71.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

9.71.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

9.71.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

9.71.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$memory_bmux2rom.cc:63:execute$455'[0] in module `\Simon_bit_serial_top_module_FPGA': no output FF found.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$455'[0] in module `\Simon_bit_serial_top_module_FPGA': merged address FF to cell.

9.71.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..

9.71.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

9.71.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

9.71.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..

9.71.10. Executing MEMORY_COLLECT pass (generating $mem cells).

9.72. Printing statistics.

=== Simon_bit_serial_top_module_FPGA ===

   Number of wires:                175
   Number of wire bits:            667
   Number of public wires:          82
   Number of public wire bits:     415
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                128
     $alu                            8
     $and                            9
     $dff                            8
     $dffe                          22
     $eq                            10
     $logic_not                      5
     $mem_v2                         1
     $mux                           33
     $not                           10
     $or                             9
     $reduce_and                     3
     $reduce_bool                    3
     $xor                            7

9.73. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting Simon_bit_serial_top_module_FPGA.$flatten\datapath.$verific$i67$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:133$158 ... Simon_bit_serial_top_module_FPGA.$flatten\datapath.$verific$i69$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:133$160 to a pmux with 3 cases.
Converting Simon_bit_serial_top_module_FPGA.$flatten\datapath.$verific$mux_119$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:217$192 ... Simon_bit_serial_top_module_FPGA.$flatten\datapath.$verific$mux_120$/nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/./Simon_bit_serial_datapath_FPGA.v:217$193 to a pmux with 2 cases.
Converted 5 (p)mux cells into 2 pmux cells.
<suppressed ~24 debug messages>

9.74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

9.75. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing Simon_bit_serial_top_module_FPGA.$auto$memory_bmux2rom.cc:63:execute$455:
  Properties: ports=1 bits=128 rports=1 wports=0 dbits=1 abits=7 words=128
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=896 dwaste=35 bwaste=36736 waste=36736 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=1920 dwaste=17 bwaste=36736 waste=36736 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=3968 dwaste=8 bwaste=36736 waste=36736 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=8064 dwaste=3 bwaste=32640 waste=32640 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=16256 dwaste=1 bwaste=32640 waste=32640 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=32640 dwaste=0 bwaste=32640 waste=32640 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=896 dwaste=35 bwaste=36736 waste=36736 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=1920 dwaste=17 bwaste=36736 waste=36736 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=3968 dwaste=8 bwaste=36736 waste=36736 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=8064 dwaste=3 bwaste=32640 waste=32640 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=16256 dwaste=1 bwaste=32640 waste=32640 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=32640 dwaste=0 bwaste=32640 waste=32640 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6) rejected: requirement 'min efficiency 1' not met.
  No acceptable bram resources found.

9.76. Executing TECHMAP pass (map to technology primitives).

9.76.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:236: Warning: Range [2:0] select out of bounds on signal `\DOP': Setting 1 MSB bits to undef.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

9.76.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

9.77. Executing PMUXTREE pass.

9.78. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting Simon_bit_serial_top_module_FPGA.$auto$pmuxtree.cc:65:recursive_mux_generator$474 ... Simon_bit_serial_top_module_FPGA.$auto$pmuxtree.cc:65:recursive_mux_generator$476 to a pmux with 2 cases.
Converted 2 (p)mux cells into 1 pmux cells.
<suppressed ~22 debug messages>

9.79. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$memory_bmux2rom.cc:63:execute$455 in module \Simon_bit_serial_top_module_FPGA:
  created 128 $dff cells and 0 static cells of width 1.
Extracted data FF from read port 0 of Simon_bit_serial_top_module_FPGA.$auto$memory_bmux2rom.cc:63:execute$455: $$auto$memory_bmux2rom.cc:63:execute$455$rdreg[0]
  read interface: 1 $dff and 127 $mux cells.
  write interface: 0 write mux blocks.

9.80. Printing statistics.

=== Simon_bit_serial_top_module_FPGA ===

   Number of wires:                686
   Number of wire bits:           1178
   Number of public wires:          82
   Number of public wire bits:     415
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                380
     $alu                            8
     $and                            9
     $dff                          137
     $dffe                          22
     $eq                            10
     $logic_not                      5
     $mux                          156
     $not                           10
     $or                             9
     $pmux                           1
     $reduce_and                     3
     $reduce_bool                    3
     $xor                            7

9.81. Executing TECHMAP pass (map to technology primitives).

9.81.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.81.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

9.81.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using template $paramod$4f7462fd7944a40ab328577064922bdf555975a5\_90_alu for cells of type $alu.
Using template $paramod$9970e6a829a899c1fae39c88305c3c80d98a6bfd\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using template $paramod$5bb6c3f3e4a5303115f41a182fad517280ea0b25\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
No more expansions possible.
<suppressed ~1272 debug messages>

9.82. Printing statistics.

=== Simon_bit_serial_top_module_FPGA ===

   Number of wires:               1056
   Number of wire bits:          11059
   Number of public wires:          82
   Number of public wire bits:     415
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1145
     $_AND_                        161
     $_DFFE_PP_                    273
     $_DFF_P_                      137
     $_MUX_                        235
     $_NOT_                         76
     $_OR_                         118
     $_XOR_                        145

9.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
<suppressed ~339 debug messages>

9.84. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
<suppressed ~279 debug messages>
Removed a total of 93 cells.

9.85. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Simon_bit_serial_top_module_FPGA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.86. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Simon_bit_serial_top_module_FPGA.
Performed a total of 0 changes.

9.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.88. Executing OPT_SHARE pass.

9.89. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $auto$ff.cc:262:slice$1208 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1367 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1356 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1345 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1820 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1753 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1752 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1751 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1750 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1749 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1741 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1740 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1418 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1966 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1821 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1359 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1346 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1281 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1819 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1754 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1207 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1371 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1370 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1206 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1202 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1204 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1214 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1215 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1374 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1943 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1201 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1624 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1612 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1610 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1609 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1608 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1420 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1419 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1936 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1934 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1933 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1932 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1931 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1928 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1927 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1926 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1918 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1857 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1285 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1310 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1291 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1292 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1293 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1294 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1295 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1296 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1297 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1298 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1299 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1300 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1301 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1302 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1303 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1304 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1305 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1306 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1311 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1312 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1313 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1307 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1308 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1309 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1289 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1287 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1290 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1286 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1205 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1245 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1217 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1244 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1288 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1326 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1338 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1344 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1339 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1324 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1330 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1334 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1319 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1336 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1337 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1341 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1342 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1343 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1316 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1317 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1318 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1320 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1321 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1322 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1325 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1327 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1328 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1329 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1331 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1333 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1335 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1323 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1340 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1314 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1332 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1315 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1247 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1216 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1226 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1227 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1228 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1229 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1230 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1231 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1232 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1233 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1234 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1235 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1236 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1237 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1238 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1239 ($_DFF_P_) from module Simon_bit_serial_top_module_FPGA (removing D path).

9.90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..
Removed 45 unused cells and 782 unused wires.
<suppressed ~46 debug messages>

9.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
<suppressed ~84 debug messages>

9.92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Simon_bit_serial_top_module_FPGA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.93. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Simon_bit_serial_top_module_FPGA.
Performed a total of 0 changes.

9.94. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

9.95. Executing OPT_SHARE pass.

9.96. Executing OPT_DFF pass (perform DFF optimizations).

9.97. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..
Removed 0 unused cells and 96 unused wires.
<suppressed ~1 debug messages>

9.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
<suppressed ~1 debug messages>

9.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Simon_bit_serial_top_module_FPGA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Simon_bit_serial_top_module_FPGA.
Performed a total of 0 changes.

9.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.102. Executing OPT_SHARE pass.

9.103. Executing OPT_DFF pass (perform DFF optimizations).

9.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

9.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
MAX OPT ITERATION = 3

9.106. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
<suppressed ~15 debug messages>

9.107. Executing TECHMAP pass (map to technology primitives).

9.107.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.107.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

9.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.

9.109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.110. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Simon_bit_serial_top_module_FPGA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.111. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Simon_bit_serial_top_module_FPGA.
Performed a total of 0 changes.

9.112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.113. Executing OPT_DFF pass (perform DFF optimizations).

9.114. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..
Removed 1 unused cells and 8 unused wires.
<suppressed ~2 debug messages>

9.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.

9.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Simon_bit_serial_top_module_FPGA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.117. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Simon_bit_serial_top_module_FPGA.
Performed a total of 0 changes.

9.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.119. Executing OPT_DFF pass (perform DFF optimizations).

9.120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..

9.121. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
MAX OPT ITERATION = 2

9.122. Executing ABC pass (technology mapping using ABC).

9.122.1. Summary of detected clock domains:
  38 cells in clk=\clock0, en=$auto$opt_dff.cc:194:make_patterns_logic$393, arst={ }, srst={ }
  64 cells in clk=\clock0, en=$auto$opt_dff.cc:194:make_patterns_logic$372, arst={ }, srst={ }
  45 cells in clk=\clock0, en=\key_exp.lut_ff_enable, arst={ }, srst={ }
  153 cells in clk=\clock0, en=\key_exp.fifo_ff_enable, arst={ }, srst={ }
  157 cells in clk=\clock0, en=\datapath.shifter_enable1, arst={ }, srst={ }
  40 cells in clk=\clock0, en={ }, arst={ }, srst={ }

9.122.2. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:194:make_patterns_logic$393
Extracted 38 gates and 43 wires to a netlist network with 4 inputs and 16 outputs.

9.122.2.1. Executing ABC.

9.122.3. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:194:make_patterns_logic$372
Extracted 64 gates and 76 wires to a netlist network with 11 inputs and 26 outputs.

9.122.3.1. Executing ABC.

9.122.4. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by \key_exp.lut_ff_enable
Extracted 45 gates and 71 wires to a netlist network with 26 inputs and 9 outputs.

9.122.4.1. Executing ABC.

9.122.5. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by \key_exp.fifo_ff_enable
Extracted 153 gates and 171 wires to a netlist network with 16 inputs and 7 outputs.

9.122.5.1. Executing ABC.

9.122.6. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by \datapath.shifter_enable1
Extracted 157 gates and 172 wires to a netlist network with 15 inputs and 5 outputs.

9.122.6.1. Executing ABC.

9.122.7. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 40 gates and 56 wires to a netlist network with 14 inputs and 6 outputs.

9.122.7.1. Executing ABC.

9.123. Executing ABC pass (technology mapping using ABC).

9.123.1. Summary of detected clock domains:
  65 cells in clk=\clock0, en=$abc$2769$auto$opt_dff.cc:194:make_patterns_logic$372, arst={ }, srst={ }
  39 cells in clk=\clock0, en=$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393, arst={ }, srst={ }
  39 cells in clk=\clock0, en=$abc$2840$key_exp.lut_ff_enable, arst={ }, srst={ }
  139 cells in clk=\clock0, en=$abc$2874$key_exp.fifo_ff_enable, arst={ }, srst={ }
  151 cells in clk=\clock0, en=$abc$3151$datapath.shifter_enable1, arst={ }, srst={ }
  52 cells in clk=\clock0, en={ }, arst={ }, srst={ }

9.123.2. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2769$auto$opt_dff.cc:194:make_patterns_logic$372
Extracted 65 gates and 84 wires to a netlist network with 19 inputs and 34 outputs.

9.123.2.1. Executing ABC.

9.123.3. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393
Extracted 39 gates and 42 wires to a netlist network with 3 inputs and 15 outputs.

9.123.3.1. Executing ABC.

9.123.4. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2840$key_exp.lut_ff_enable
Extracted 39 gates and 66 wires to a netlist network with 27 inputs and 6 outputs.

9.123.4.1. Executing ABC.

9.123.5. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2874$key_exp.fifo_ff_enable
Extracted 139 gates and 149 wires to a netlist network with 10 inputs and 7 outputs.

9.123.5.1. Executing ABC.

9.123.6. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3151$datapath.shifter_enable1
Extracted 151 gates and 166 wires to a netlist network with 15 inputs and 8 outputs.

9.123.6.1. Executing ABC.

9.123.7. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 52 gates and 69 wires to a netlist network with 17 inputs and 5 outputs.

9.123.7.1. Executing ABC.

9.124. Executing ABC pass (technology mapping using ABC).

9.124.1. Summary of detected clock domains:
  61 cells in clk=\clock0, en=$abc$3488$abc$2769$auto$opt_dff.cc:194:make_patterns_logic$372, arst={ }, srst={ }
  39 cells in clk=\clock0, en=$abc$3559$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393, arst={ }, srst={ }
  32 cells in clk=\clock0, en=$abc$3599$abc$2840$key_exp.lut_ff_enable, arst={ }, srst={ }
  145 cells in clk=\clock0, en=$abc$3638$abc$2874$key_exp.fifo_ff_enable, arst={ }, srst={ }
  152 cells in clk=\clock0, en=$abc$3908$abc$3151$datapath.shifter_enable1, arst={ }, srst={ }
  59 cells in clk=\clock0, en={ }, arst={ }, srst={ }

9.124.2. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3488$abc$2769$auto$opt_dff.cc:194:make_patterns_logic$372
Extracted 61 gates and 77 wires to a netlist network with 16 inputs and 36 outputs.

9.124.2.1. Executing ABC.

9.124.3. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3559$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393
Extracted 39 gates and 41 wires to a netlist network with 2 inputs and 15 outputs.

9.124.3.1. Executing ABC.

9.124.4. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3599$abc$2840$key_exp.lut_ff_enable
Extracted 32 gates and 58 wires to a netlist network with 26 inputs and 7 outputs.

9.124.4.1. Executing ABC.

9.124.5. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3638$abc$2874$key_exp.fifo_ff_enable
Extracted 145 gates and 160 wires to a netlist network with 15 inputs and 8 outputs.

9.124.5.1. Executing ABC.

9.124.6. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3908$abc$3151$datapath.shifter_enable1
Extracted 152 gates and 166 wires to a netlist network with 14 inputs and 5 outputs.

9.124.6.1. Executing ABC.

9.124.7. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 59 gates and 80 wires to a netlist network with 21 inputs and 5 outputs.

9.124.7.1. Executing ABC.

9.125. Executing ABC pass (technology mapping using ABC).

9.125.1. Summary of detected clock domains:
  62 cells in clk=\clock0, en=$abc$4255$abc$3488$abc$2769$auto$opt_dff.cc:194:make_patterns_logic$372, arst={ }, srst={ }
  39 cells in clk=\clock0, en=$abc$4318$abc$3559$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$4358$abc$3599$abc$2840$key_exp.lut_ff_enable, arst={ }, srst={ }
  154 cells in clk=\clock0, en=$abc$4395$abc$3638$abc$2874$key_exp.fifo_ff_enable, arst={ }, srst={ }
  147 cells in clk=\clock0, en=$abc$4669$abc$3908$abc$3151$datapath.shifter_enable1, arst={ }, srst={ }
  57 cells in clk=\clock0, en={ }, arst={ }, srst={ }

9.125.2. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$4255$abc$3488$abc$2769$auto$opt_dff.cc:194:make_patterns_logic$372
Extracted 62 gates and 80 wires to a netlist network with 18 inputs and 36 outputs.

9.125.2.1. Executing ABC.

9.125.3. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$4318$abc$3559$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393
Extracted 39 gates and 41 wires to a netlist network with 2 inputs and 15 outputs.

9.125.3.1. Executing ABC.

9.125.4. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$4358$abc$3599$abc$2840$key_exp.lut_ff_enable
Extracted 24 gates and 43 wires to a netlist network with 19 inputs and 8 outputs.

9.125.4.1. Executing ABC.

9.125.5. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$4395$abc$3638$abc$2874$key_exp.fifo_ff_enable
Extracted 154 gates and 176 wires to a netlist network with 22 inputs and 8 outputs.

9.125.5.1. Executing ABC.

9.125.6. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$4669$abc$3908$abc$3151$datapath.shifter_enable1
Extracted 147 gates and 161 wires to a netlist network with 14 inputs and 6 outputs.

9.125.6.1. Executing ABC.

9.125.7. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 57 gates and 78 wires to a netlist network with 21 inputs and 5 outputs.

9.125.7.1. Executing ABC.

9.126. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

9.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
<suppressed ~8 debug messages>

9.128. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

9.129. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Simon_bit_serial_top_module_FPGA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.130. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Simon_bit_serial_top_module_FPGA.
Performed a total of 0 changes.

9.131. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.132. Executing OPT_SHARE pass.

9.133. Executing OPT_DFF pass (perform DFF optimizations).

9.134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..
Removed 1 unused cells and 3115 unused wires.
<suppressed ~53 debug messages>

9.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.

9.136. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Simon_bit_serial_top_module_FPGA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.137. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Simon_bit_serial_top_module_FPGA.
Performed a total of 0 changes.

9.138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.139. Executing OPT_SHARE pass.

9.140. Executing OPT_DFF pass (perform DFF optimizations).

9.141. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..

9.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
MAX OPT ITERATION = 2

9.143. Executing BMUXMAP pass.

9.144. Executing DEMUXMAP pass.

9.145. Executing ABC pass (technology mapping using ABC).

9.145.1. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Extracted 187 gates and 218 wires to a netlist network with 31 inputs and 26 outputs.

9.145.1.1. Executing ABC.
DE:   #PIs =  31  #Luts =    56  Max Lvl =   4  Avg Lvl =   2.08  [   0.04 sec. at Pass 0]
DE:   #PIs =  31  #Luts =    56  Max Lvl =   4  Avg Lvl =   2.08  [   0.19 sec. at Pass 1]
DE:   #PIs =  31  #Luts =    47  Max Lvl =   4  Avg Lvl =   1.92  [   0.09 sec. at Pass 2]
DE:   #PIs =  31  #Luts =    42  Max Lvl =   4  Avg Lvl =   1.88  [   0.08 sec. at Pass 3]
DE:   #PIs =  31  #Luts =    42  Max Lvl =   4  Avg Lvl =   1.88  [   0.10 sec. at Pass 4]
DE:   #PIs =  31  #Luts =    42  Max Lvl =   4  Avg Lvl =   1.88  [   0.08 sec. at Pass 5]
DE:   #PIs =  31  #Luts =    42  Max Lvl =   4  Avg Lvl =   1.88  [   0.11 sec. at Pass 6]
DE:   #PIs =  31  #Luts =    42  Max Lvl =   4  Avg Lvl =   1.88  [   0.00 sec. at Pass 7]
DE:   #PIs =  31  #Luts =    42  Max Lvl =   4  Avg Lvl =   1.88  [   0.00 sec. at Pass 8]

9.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.

9.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.148. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Simon_bit_serial_top_module_FPGA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.149. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Simon_bit_serial_top_module_FPGA.
Performed a total of 0 changes.

9.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.151. Executing OPT_SHARE pass.

9.152. Executing OPT_DFF pass (perform DFF optimizations).

9.153. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..
Removed 0 unused cells and 207 unused wires.
<suppressed ~5 debug messages>

9.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
MAX OPT ITERATION = 1

9.155. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

9.156. Printing statistics.

=== Simon_bit_serial_top_module_FPGA ===

   Number of wires:                343
   Number of wire bits:            428
   Number of public wires:          27
   Number of public wire bits:     112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                322
     $_DFFE_PN_                      7
     $_DFFE_PP_                    266
     $_DFF_P_                        9
     $lut                           40

9.157. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

9.158. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

9.159. Printing statistics.

=== Simon_bit_serial_top_module_FPGA ===

   Number of wires:                343
   Number of wire bits:            428
   Number of public wires:          27
   Number of public wire bits:     112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                322
     $_DFFE_PP0N_                    7
     $_DFFE_PP0P_                  266
     $_DFF_P_                        9
     $lut                           40

9.160. Executing TECHMAP pass (map to technology primitives).

9.160.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.160.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

9.160.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~738 debug messages>

9.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
<suppressed ~1447 debug messages>

9.162. Executing SIMPLEMAP pass (map simple cells to gate primitives).

9.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.

9.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
<suppressed ~279 debug messages>
Removed a total of 93 cells.

9.165. Executing OPT_DFF pass (perform DFF optimizations).

9.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..
Removed 0 unused cells and 1744 unused wires.
<suppressed ~1 debug messages>

9.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
<suppressed ~9 debug messages>

9.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.169. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Simon_bit_serial_top_module_FPGA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.170. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Simon_bit_serial_top_module_FPGA.
Performed a total of 0 changes.

9.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.172. Executing OPT_SHARE pass.

9.173. Executing OPT_DFF pass (perform DFF optimizations).

9.174. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..

9.175. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
MAX OPT ITERATION = 1

9.176. Executing ABC pass (technology mapping using ABC).

9.176.1. Extracting gate netlist of module `\Simon_bit_serial_top_module_FPGA' to `<abc-temp-dir>/input.blif'..
Extracted 219 gates and 252 wires to a netlist network with 31 inputs and 24 outputs.

9.176.1.1. Executing ABC.
DE:   #PIs =  31  #Luts =    40  Max Lvl =   4  Avg Lvl =   2.04  [   0.04 sec. at Pass 0]
DE:   #PIs =  31  #Luts =    40  Max Lvl =   4  Avg Lvl =   2.04  [   0.21 sec. at Pass 1]
DE:   #PIs =  31  #Luts =    40  Max Lvl =   4  Avg Lvl =   2.04  [   0.09 sec. at Pass 2]
DE:   #PIs =  31  #Luts =    40  Max Lvl =   4  Avg Lvl =   2.04  [   0.07 sec. at Pass 3]
DE:   #PIs =  31  #Luts =    40  Max Lvl =   4  Avg Lvl =   2.04  [   0.12 sec. at Pass 4]
DE:   #PIs =  31  #Luts =    40  Max Lvl =   4  Avg Lvl =   2.04  [   0.07 sec. at Pass 5]
DE:   #PIs =  31  #Luts =    40  Max Lvl =   4  Avg Lvl =   2.04  [   0.00 sec. at Pass 6]
DE:   #PIs =  31  #Luts =    40  Max Lvl =   4  Avg Lvl =   2.04  [   0.00 sec. at Pass 7]

9.177. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.

9.178. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Simon_bit_serial_top_module_FPGA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.180. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Simon_bit_serial_top_module_FPGA.
Performed a total of 0 changes.

9.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Simon_bit_serial_top_module_FPGA'.
Removed a total of 0 cells.

9.182. Executing OPT_SHARE pass.

9.183. Executing OPT_DFF pass (perform DFF optimizations).

9.184. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..
Removed 0 unused cells and 194 unused wires.
<suppressed ~1 debug messages>

9.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module Simon_bit_serial_top_module_FPGA.
MAX OPT ITERATION = 1

9.186. Executing HIERARCHY pass (managing design hierarchy).

9.186.1. Analyzing design hierarchy..
Top module:  \Simon_bit_serial_top_module_FPGA

9.186.2. Analyzing design hierarchy..
Top module:  \Simon_bit_serial_top_module_FPGA
Removed 0 unused modules.

9.187. Printing statistics.

=== Simon_bit_serial_top_module_FPGA ===

   Number of wires:                343
   Number of wire bits:            428
   Number of public wires:          27
   Number of public wire bits:     112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                322
     $lut                           40
     dffsre                        282

9.188. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Simon_bit_serial_top_module_FPGA..
Removed 0 unused cells and 18 unused wires.
<suppressed ~18 debug messages>

10. Executing BLIF backend.

11. Executing Verilog backend.
Dumping module `\Simon_bit_serial_top_module_FPGA'.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 083846d122, CPU: user 1.50s system 0.09s, MEM: 29.30 MB peak
Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)
Time spent: 79% 6x abc (5 sec), 5% 33x opt_expr (0 sec), ...
Design Simon_bit_serial_top_module_FPGA is synthesized!##################################################Packing for design: Simon_bit_serial_top_module_FPGA##################################################Constraint: create_clock -period 6.8 clock0 
Constraint: set_input_delay 1 -clock clock0 [get_ports {*}] 
Constraint: set_output_delay 1 -clock clock0 [get_ports {*}] 
Constraint: set_pin_loc clock0 Bank_H_1_12 
Constraint: set_pin_loc data_in Bank_H_1_14 
Constraint: set_pin_loc cipher_out Bank_H_1_15 
Constraint: set_pin_loc data_rdy[0] Bank_H_2_6 
Constraint: set_pin_loc data_rdy[1] Bank_H_2_7 
Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml Simon_bit_serial_top_module_FPGA_post_synth.blif --sdc_file Simon_bit_serial_top_module_FPGA_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report Simon_bit_serial_top_module_FPGA_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --packPath: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_coreChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/Simon_bit_serial_top_module_FPGAChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_coreVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml Simon_bit_serial_top_module_FPGA_post_synth.blif --sdc_file Simon_bit_serial_top_module_FPGA_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report Simon_bit_serial_top_module_FPGA_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --pack


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: Simon_bit_serial_top_module_FPGA_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 11.0 MiB, delta_rss +1.9 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.6 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.6 MiB, delta_rss +1.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 328
    .input :       4
    .output:       1
    0-LUT  :       1
    6-LUT  :      40
    dffsre :     282
  Nets  : 327
    Avg Fanout:     4.9
    Max Fanout:   573.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1933
  Timing Graph Edges: 3211
  Timing Graph Levels: 12
# Build Timing Graph took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 282 pins (14.6%), 282 blocks (86.0%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'cipher_out'
Warning 142: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 143: set_output_delay command matched but was not applied to primary input 'data_in'
Warning 144: set_output_delay command matched but was not applied to primary input 'data_rdy[0]'
Warning 145: set_output_delay command matched but was not applied to primary input 'data_rdy[1]'

Applied 3 SDC commands from 'Simon_bit_serial_top_module_FPGA_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.3 MiB, delta_rss +0.2 MiB)
Timing analysis: ON
Circuit netlist file: Simon_bit_serial_top_module_FPGA_post_synth.net
Circuit placement file: Simon_bit_serial_top_module_FPGA_post_synth.place
Circuit routing file: Simon_bit_serial_top_module_FPGA_post_synth.route
Circuit SDC file: Simon_bit_serial_top_module_FPGA_openfpga.sdc

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Packing
Warning 146: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 147: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 148: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 149: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Begin packing 'Simon_bit_serial_top_module_FPGA_post_synth.blif'.

After removing unused inputs...
	total blocks: 328, total nets: 327, total inputs: 4, total outputs: 1
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/soft_adder[0]/adder[0]/adder_carry[0].cin[0]


There is one chain in this architecture called "shiftchain" with the following starting points:
	clb[0]/fle[0]/shift_reg[0]/ff[0]/DFF[0].D[0]

Finish prepacking.
Using inter-cluster delay: 1.5188e-09
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Warning 150: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 151: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 152: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 153: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Not enough resources expand FPGA size to (80 x 68)
Complex block 0: '$abc$8195$new_new_n89__' (clb) .............
Complex block 1: '$abc$8195$new_new_n57__' (clb) .....................
Complex block 2: '$abc$5426$li057_li057' (clb) ................
Complex block 3: '$abc$8195$new_new_n91__' (clb) ...............
Complex block 4: '$abc$5703$lo0' (clb) ..
Complex block 5: '$abc$3599$li0_li0' (clb) ....
Complex block 6: '$abc$3151$li071_li071' (clb) ....................
Complex block 7: '$abc$5426$li110_li110' (clb) ....................
Complex block 8: '$abc$5146$li122_li122' (clb) ....................
Complex block 9: '$abc$5146$li001_li001' (clb) ....................
Complex block 10: '$abc$5146$li053_li053' (clb) ....................
Complex block 11: '$abc$5146$li014_li014' (clb) ....................
Complex block 12: '$abc$5146$li024_li024' (clb) ....................
Complex block 13: '$abc$5146$li028_li028' (clb) ....................
Complex block 14: '$abc$5146$li072_li072' (clb) ....
Complex block 15: '$abc$5426$li001_li001' (clb) ....................
Complex block 16: '$abc$5426$li002_li002' (clb) ....................
Complex block 17: '$abc$5426$li014_li014' (clb) ....................
Complex block 18: '$abc$5426$li015_li015' (clb) ....................
Complex block 19: '$abc$5426$li076_li076' (clb) ........
Complex block 20: 'out:cipher_out' (io) .
Complex block 21: 'clock0' (io) .
Complex block 22: 'data_in' (io) .
Complex block 23: 'data_rdy[0]' (io) .
Complex block 24: 'data_rdy[1]' (io) .

Pb types usage...
  outpad       : 1
  io_output    : 1
  io           : 5
  flut5        : 301
  lut5inter    : 152
  clb          : 20
  lut5         : 25
  ble5         : 301
  fle          : 168
  ff           : 282
  ble6         : 16
  inpad        : 4
  DFFSRE       : 282
  io_input     : 4
  lut6         : 16
  lut          : 41


Logic Element (fle) detailed count:
  Total number of Logic Elements used : 34
  LEs used for logic and registers    : 0
  LEs used for logic only             : 34
  LEs used for registers only         : 0

	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 5, average # input + clock pins used: 0.2, average # output pins used: 0.8
	clb: # blocks: 20, average # input + clock pins used: 9.3, average # output pins used: 3.55
	dsp: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	bram: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
Absorbed logical nets 252 out of 327 nets, 75 nets not absorbed.
Warning 154: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 155: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 156: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 157: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68 (78x66)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.01 Type: clb


Netlist conversion complete.

# Packing took 0.53 seconds (max_rss 25.2 MiB, delta_rss +4.9 MiB)
# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'Simon_bit_serial_top_module_FPGA_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load Packing took 0.07 seconds (max_rss 25.2 MiB, delta_rss +0.0 MiB)
Warning 158: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 75
Netlist num_blocks: 25
Netlist EMPTY blocks: 0.
Netlist io blocks: 5.
Netlist clb blocks: 20.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 4
Netlist output pins: 1

# Create Device
## Build Device Grid
Warning 159: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 160: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 161: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 162: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		5	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		20	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 25.2 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 163: Sized nonsensical R=0 transistor to minimum width
Warning 164: Sized nonsensical R=0 transistor to minimum width
Warning 165: Sized nonsensical R=0 transistor to minimum width
Warning 166: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 58.64 seconds (max_rss 798.4 MiB, delta_rss +773.2 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 58.83 seconds (max_rss 801.4 MiB, delta_rss +776.2 MiB)


Timing analysis took 0.000781365 seconds (0.000669578 STA, 0.000111787 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR suceeded
The entire flow of VPR took 59.94 seconds (max_rss 801.4 MiB)
Design Simon_bit_serial_top_module_FPGA is packed!##################################################Placement for design: Simon_bit_serial_top_module_FPGA##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/pin_c --csv /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/Gemini_Pin_Table.csv --pcf Simon_bit_serial_top_module_FPGA_openfpga.pcf --blif Simon_bit_serial_top_module_FPGA_post_synth.blif --output Simon_bit_serial_top_module_FPGA_pin_loc.place --assign_unconstrained_pins in_define_orderPath: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_coreChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/Simon_bit_serial_top_module_FPGAChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_coreCommand: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml Simon_bit_serial_top_module_FPGA_post_synth.blif --sdc_file Simon_bit_serial_top_module_FPGA_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report Simon_bit_serial_top_module_FPGA_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --place --fix_pins Simon_bit_serial_top_module_FPGA_pin_loc.placePath: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_coreChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/Simon_bit_serial_top_module_FPGAChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_coreVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml Simon_bit_serial_top_module_FPGA_post_synth.blif --sdc_file Simon_bit_serial_top_module_FPGA_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report Simon_bit_serial_top_module_FPGA_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --place --fix_pins Simon_bit_serial_top_module_FPGA_pin_loc.place


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: Simon_bit_serial_top_module_FPGA_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 10.9 MiB, delta_rss +1.8 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.8 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.6 MiB, delta_rss +1.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 328
    .input :       4
    .output:       1
    0-LUT  :       1
    6-LUT  :      40
    dffsre :     282
  Nets  : 327
    Avg Fanout:     4.9
    Max Fanout:   573.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1933
  Timing Graph Edges: 3211
  Timing Graph Levels: 12
# Build Timing Graph took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 282 pins (14.6%), 282 blocks (86.0%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'cipher_out'
Warning 142: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 143: set_output_delay command matched but was not applied to primary input 'data_in'
Warning 144: set_output_delay command matched but was not applied to primary input 'data_rdy[0]'
Warning 145: set_output_delay command matched but was not applied to primary input 'data_rdy[1]'

Applied 3 SDC commands from 'Simon_bit_serial_top_module_FPGA_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.3 MiB, delta_rss +0.2 MiB)
Timing analysis: ON
Circuit netlist file: Simon_bit_serial_top_module_FPGA_post_synth.net
Circuit placement file: Simon_bit_serial_top_module_FPGA_post_synth.place
Circuit routing file: Simon_bit_serial_top_module_FPGA_post_synth.route
Circuit SDC file: Simon_bit_serial_top_module_FPGA_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: USER 'Simon_bit_serial_top_module_FPGA_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'Simon_bit_serial_top_module_FPGA_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load Packing took 0.07 seconds (max_rss 23.6 MiB, delta_rss +3.3 MiB)
Warning 146: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 75
Netlist num_blocks: 25
Netlist EMPTY blocks: 0.
Netlist io blocks: 5.
Netlist clb blocks: 20.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 4
Netlist output pins: 1

# Create Device
## Build Device Grid
Warning 147: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 148: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 149: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 150: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		5	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		20	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 23.6 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 151: Sized nonsensical R=0 transistor to minimum width
Warning 152: Sized nonsensical R=0 transistor to minimum width
Warning 153: Sized nonsensical R=0 transistor to minimum width
Warning 154: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 59.41 seconds (max_rss 798.0 MiB, delta_rss +774.4 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 59.59 seconds (max_rss 800.9 MiB, delta_rss +777.4 MiB)

# Placement
## Computing placement delta delay look-up
### Build routing resource graph
Warning 155: Sized nonsensical R=0 transistor to minimum width
Warning 156: Sized nonsensical R=0 transistor to minimum width
Warning 157: Sized nonsensical R=0 transistor to minimum width
Warning 158: Sized nonsensical R=0 transistor to minimum width
### Build routing resource graph took 53.60 seconds (max_rss 875.4 MiB, delta_rss +74.5 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 13181287
### Computing delta delays
### Computing delta delays took 9.90 seconds (max_rss 875.4 MiB, delta_rss +0.0 MiB)
## Computing placement delta delay look-up took 63.96 seconds (max_rss 875.4 MiB, delta_rss +74.5 MiB)

Reading locations of IO pads from 'Simon_bit_serial_top_module_FPGA_pin_loc.place'.
Successfully read Simon_bit_serial_top_module_FPGA_pin_loc.place.


There are 167 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 3675

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 20.4181 td_cost: 9.33442e-08
Initial placement estimated Critical Path Delay (CPD): 9.91895 ns
Initial placement estimated setup Total Negative Slack (sTNS): -4.45292 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -3.11895 ns

Initial placement estimated setup slack histogram:
[ -3.1e-09: -2.1e-09)   1 ( 0.2%) |
[ -2.1e-09: -1.1e-09)   1 ( 0.2%) |
[ -1.1e-09: -7.1e-11)   0 ( 0.0%) |
[ -7.1e-11:  9.4e-10)   4 ( 0.7%) |
[  9.4e-10:    2e-09)   5 ( 0.9%) |*
[    2e-09:    3e-09)  20 ( 3.6%) |**
[    3e-09:    4e-09)  30 ( 5.4%) |****
[    4e-09:    5e-09)  15 ( 2.7%) |**
[    5e-09:    6e-09) 392 (70.5%) |***********************************************
[    6e-09:    7e-09)  88 (15.8%) |***********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
      T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
2.1e+00   1.088      27.21 1.1566e-07  10.639      -8.91   -3.839   0.986  0.1077   79.0     1.00         73  0.500
1.0e+00   0.978      25.30 1.1455e-07  10.799      -12.8   -3.999   0.986  0.0642   79.0     1.00        146  0.500
5.2e-01   0.934      26.02 1.0942e-07  12.694      -19.2   -5.894   0.932  0.0963   79.0     1.00        219  0.900
4.7e-01   0.896      24.12 1.0054e-07  12.646      -19.8   -5.846   0.986  0.0953   79.0     1.00        292  0.500
2.3e-01   0.938      23.49 1.0488e-07  10.943      -10.5   -4.143   0.973  0.1100   79.0     1.00        365  0.500
1.2e-01   0.950      24.55 1.1052e-07  11.278      -12.8   -4.478   0.890  0.0579   79.0     1.00        438  0.900
1.1e-01   1.091      22.65 9.2213e-08  11.491      -7.84   -4.691   0.822  0.1172   79.0     1.00        511  0.900
9.5e-02   0.996      23.26 9.9336e-08  11.335      -7.91   -4.535   0.808  0.0654   79.0     1.00        584  0.900
8.6e-02   0.832      24.08 1.0582e-07  11.678      -20.1   -4.878   0.918  0.0807   79.0     1.00        657  0.900
7.7e-02   0.953      22.90 1.0119e-07  11.254      -12.4   -4.454   0.877  0.0656   79.0     1.00        730  0.900
6.9e-02   1.009      20.13 9.9821e-08   9.719      -5.12   -2.919   0.658  0.0241   79.0     1.00        803  0.950
6.6e-02   1.062      21.41 1.0188e-07  10.211      -4.68   -3.411   0.767  0.0994   79.0     1.00        876  0.950
6.3e-02   1.025      20.85 9.4899e-08  11.983      -8.11   -5.183   0.781  0.0350   79.0     1.00        949  0.950
5.9e-02   0.855      18.38 8.1608e-08  11.947      -9.33   -5.147   0.726  0.0718   79.0     1.00       1022  0.950
5.6e-02   0.963      17.66 7.9943e-08  10.747      -6.96   -3.947   0.685  0.0448   79.0     1.00       1095  0.950
5.4e-02   1.230      22.46 9.6151e-08  10.171      -4.97   -3.371   0.726  0.1602   79.0     1.00       1168  0.950
5.1e-02   0.937      23.77 1.1352e-07   9.490       -9.7   -2.690   0.740  0.0955   79.0     1.00       1241  0.950
4.8e-02   0.927      20.40 8.9109e-08  11.039      -5.62   -4.239   0.767  0.0691   79.0     1.00       1314  0.950
4.6e-02   0.944      17.91 9.061e-08    9.611      -5.27   -2.811   0.589  0.0644   79.0     1.00       1387  0.950
4.4e-02   1.085      20.92 9.4676e-08  10.091      -4.56   -3.291   0.795  0.0795   79.0     1.00       1460  0.950
4.1e-02   0.825      19.33 8.4094e-08  12.694      -14.8   -5.894   0.726  0.0813   79.0     1.00       1533  0.950
3.9e-02   0.983      18.79 8.9678e-08  10.639      -4.32   -3.839   0.740  0.0402   79.0     1.00       1606  0.950
3.7e-02   0.974      19.00 8.934e-08    9.731      -3.49   -2.931   0.712  0.0361   79.0     1.00       1679  0.950
3.6e-02   0.904      17.40 7.8844e-08  10.051      -3.41   -3.251   0.630  0.0699   79.0     1.00       1752  0.950
3.4e-02   0.951      13.40 6.931e-08    8.651      -1.85   -1.851   0.589  0.0362   79.0     1.00       1825  0.950
3.2e-02   1.053      13.18 6.599e-08    8.183      -1.38   -1.383   0.575  0.0532   79.0     1.00       1898  0.950
3.0e-02   1.038      14.04 6.6967e-08   8.423      -1.62   -1.623   0.603  0.0334   79.0     1.00       1971  0.950
2.9e-02   1.024      12.81 6.4007e-08   8.423      -1.62   -1.623   0.507  0.0504   79.0     1.00       2044  0.950
2.8e-02   1.044      15.09 6.9083e-08   9.223      -2.58   -2.423   0.644  0.0768   79.0     1.00       2117  0.950
2.6e-02   0.900      15.12 7.4128e-08   7.931      -1.13   -1.131   0.534  0.0380   79.0     1.00       2190  0.950
2.5e-02   0.983      13.79 6.5201e-08   7.931      -1.13   -1.131   0.466  0.0292   79.0     1.00       2263  0.950
2.4e-02   1.013      14.53 7.2575e-08   7.571     -0.771   -0.771   0.438  0.0176   79.0     1.00       2336  0.950
2.2e-02   1.025      15.60 7.2298e-08   8.170      -1.37   -1.370   0.534  0.0343   78.9     1.01       2409  0.950
2.1e-02   0.968      13.64 6.7826e-08   7.571     -0.771   -0.771   0.370  0.0475   79.0     1.00       2482  0.950
2.0e-02   0.971      11.51 4.542e-08    7.331     -0.531   -0.531   0.329  0.0207   73.5     1.50       2555  0.950
1.9e-02   1.065      12.33 3.5063e-08   7.331     -0.531   -0.531   0.466  0.0296   65.3     2.23       2628  0.950
1.8e-02   0.985      12.32 3.8007e-08   7.531     -0.731   -0.731   0.425  0.0523   67.0     2.08       2701  0.950
1.7e-02   0.993      10.39 2.7785e-08   8.170      -1.37   -1.370   0.329  0.0203   65.9     2.17       2774  0.950
1.6e-02   0.997      10.03 2.3643e-08   7.411     -0.611   -0.611   0.301  0.0270   58.6     2.83       2847  0.950
1.6e-02   1.014      10.36 1.6753e-08   7.663     -0.863   -0.863   0.274  0.0138   50.5     3.56       2920  0.950
1.5e-02   0.987       9.90 1.2754e-08   7.663     -0.863   -0.863   0.301  0.0307   42.1     4.31       2993  0.950
1.4e-02   1.029       9.51 1.0463e-08   7.679     -0.879   -0.879   0.301  0.0204   36.3     4.84       3066  0.950
1.3e-02   1.015       9.60 9.5627e-09   7.679     -0.879   -0.879   0.329  0.0269   31.2     5.29       3139  0.950
1.3e-02   1.009      10.11 9.5044e-09   7.679     -0.879   -0.879   0.329  0.0234   27.8     5.60       3212  0.950
1.2e-02   0.937       9.56 8.8052e-09   7.679     -0.879   -0.879   0.356  0.0576   24.7     5.88       3285  0.950
1.2e-02   0.927       7.94 7.9528e-09   7.319     -0.519   -0.519   0.356  0.0459   22.6     6.06       3358  0.950
1.1e-02   0.982       7.37 7.5127e-09   7.319     -0.519   -0.519   0.274  0.0110   20.7     6.23       3431  0.950
1.0e-02   0.991       7.29 6.8183e-09   7.319     -0.519   -0.519   0.356  0.0168   17.3     6.54       3504  0.950
9.9e-03   1.021       8.10 6.6033e-09   7.319     -0.519   -0.519   0.301  0.0105   15.8     6.67       3577  0.950
9.4e-03   0.976       7.95 6.7959e-09   7.319     -0.519   -0.519   0.493  0.0173   13.6     6.87       3650  0.950
8.9e-03   0.955       7.13 6.3606e-09   7.319     -0.519   -0.519   0.479  0.0267   14.4     6.80       3723  0.950
8.5e-03   0.951       6.50 5.8415e-09   7.199     -0.399   -0.399   0.260  0.0137   14.9     6.75       3796  0.950
8.0e-03   0.999       6.38 5.5224e-09   7.091     -0.291   -0.291   0.370  0.0145   12.2     6.99       3869  0.950
7.6e-03   1.027       6.49 5.4768e-09   7.091     -0.291   -0.291   0.288  0.0206   11.4     7.07       3942  0.950
7.3e-03   0.952       6.12 5.5196e-09   7.091     -0.291   -0.291   0.438  0.0326    9.6     7.22       4015  0.950
6.9e-03   1.028       5.91 5.2293e-09   7.091     -0.291   -0.291   0.397  0.0136    9.6     7.23       4088  0.950
6.5e-03   0.936       5.23 5.1285e-09   7.091     -0.291   -0.291   0.329  0.0256    9.2     7.26       4161  0.950
6.2e-03   0.942       4.77 4.5965e-09   7.103     -0.303   -0.303   0.301  0.0264    8.2     7.35       4234  0.950
5.9e-03   0.954       4.73 4.045e-09    6.983     -0.183   -0.183   0.329  0.0168    7.1     7.46       4307  0.950
5.6e-03   0.976       4.37 4.0976e-09   6.863     -0.063   -0.063   0.329  0.0112    6.3     7.53       4380  0.950
5.3e-03   1.003       4.23 4.1279e-09   6.863     -0.063   -0.063   0.301  0.0052    5.6     7.59       4453  0.950
5.1e-03   0.985       4.03 4.1207e-09   6.863     -0.063   -0.063   0.288  0.0090    4.8     7.66       4526  0.950
4.8e-03   1.001       3.90 4.1048e-09   6.863     -0.063   -0.063   0.288  0.0058    4.1     7.72       4599  0.950
4.6e-03   0.996       4.00 3.9521e-09   6.743          0    0.000   0.507  0.0118    3.5     7.78       4672  0.950
4.3e-03   0.985       3.92 4.1337e-09   6.743          0    0.000   0.479  0.0089    3.7     7.76       4745  0.950
4.1e-03   0.991       3.72 4.0021e-09   6.743          0    0.000   0.370  0.0068    3.8     7.75       4818  0.950
3.9e-03   0.999       3.63 3.9961e-09   6.743          0    0.000   0.288  0.0088    3.6     7.77       4891  0.950
3.7e-03   0.996       3.44 3.9805e-09   6.743          0    0.000   0.247  0.0039    3.0     7.82       4964  0.950
3.5e-03   0.992       3.33 3.963e-09    6.743          0    0.000   0.315  0.0062    2.4     7.87       5037  0.950
3.4e-03   1.014       3.42 3.948e-09    6.743          0    0.000   0.247  0.0056    2.1     7.90       5110  0.950
3.2e-03   0.996       3.35 3.8711e-09   6.743          0    0.000   0.493  0.0028    1.7     7.94       5183  0.950
3.0e-03   0.987       3.33 3.8208e-09   6.743          0    0.000   0.411  0.0065    1.8     7.93       5256  0.950
2.9e-03   1.002       3.28 3.816e-09    6.743          0    0.000   0.329  0.0027    1.8     7.93       5329  0.950
2.7e-03   0.996       3.32 3.8041e-09   6.743          0    0.000   0.384  0.0049    1.6     7.95       5402  0.950
2.6e-03   0.991       3.20 3.8087e-09   6.743          0    0.000   0.370  0.0055    1.5     7.96       5475  0.950
2.5e-03   1.006       3.18 3.8764e-09   6.743          0    0.000   0.178  0.0036    1.4     7.97       5548  0.950
2.3e-03   1.003       3.22 3.8073e-09   6.743          0    0.000   0.288  0.0054    1.0     8.00       5621  0.950
2.2e-03   1.003       3.25 3.8633e-09   6.743          0    0.000   0.301  0.0029    1.0     8.00       5694  0.950
2.1e-03   0.989       3.15 3.8592e-09   6.743          0    0.000   0.151  0.0043    1.0     8.00       5767  0.950
2.0e-03   0.998       3.10 3.7921e-09   6.743          0    0.000   0.137  0.0009    1.0     8.00       5840  0.800
1.6e-03   0.999       3.10 3.7851e-09   6.743          0    0.000   0.205  0.0022    1.0     8.00       5913  0.950
1.5e-03   1.003       3.10 3.7948e-09   6.743          0    0.000   0.205  0.0020    1.0     8.00       5986  0.950
1.5e-03   1.001       3.12 3.8114e-09   6.743          0    0.000   0.123  0.0031    1.0     8.00       6059  0.800
1.2e-03   0.994       3.13 3.9041e-09   6.743          0    0.000   0.151  0.0046    1.0     8.00       6132  0.950
1.1e-03   0.995       3.07 3.7919e-09   6.743          0    0.000   0.137  0.0011    1.0     8.00       6205  0.800
8.8e-04   1.000       3.07 3.7922e-09   6.743          0    0.000   0.068  0.0008    1.0     8.00       6278  0.800
7.1e-04   0.998       3.06 3.7928e-09   6.743          0    0.000   0.164  0.0030    1.0     8.00       6351  0.950
6.7e-04   0.996       3.01 3.7936e-09   6.743          0    0.000   0.096  0.0029    1.0     8.00       6424  0.800
5.4e-04   0.998       2.99 3.7913e-09   6.743          0    0.000   0.082  0.0018    1.0     8.00       6497  0.800
4.3e-04   0.989       2.95 3.7349e-09   6.743          0    0.000   0.055  0.0061    1.0     8.00       6570  0.800
3.4e-04   0.996       2.92 3.6869e-09   6.743          0    0.000   0.082  0.0018    1.0     8.00       6643  0.800
2.7e-04   0.992       2.90 3.6401e-09   6.743          0    0.000   0.068  0.0035    1.0     8.00       6716  0.800
2.2e-04   0.994       2.87 3.6063e-09   6.743          0    0.000   0.068  0.0024    1.0     8.00       6789  0.800
1.8e-04   0.996       2.83 3.6068e-09   6.743          0    0.000   0.082  0.0022    1.0     8.00       6862  0.800
1.4e-04   0.998       2.80 3.6064e-09   6.743          0    0.000   0.082  0.0024    1.0     8.00       6935  0.800
1.1e-04   0.998       2.78 3.6074e-09   6.743          0    0.000   0.123  0.0006    1.0     8.00       7008  0.800
9.0e-05   1.000       2.78 3.6062e-09   6.743          0    0.000   0.027  0.0000    1.0     8.00       7081  0.800
7.2e-05   1.000       2.78 3.6062e-09   6.743          0    0.000   0.027  0.0000    1.0     8.00       7154  0.800
7.2e-05   0.996       2.76 3.606e-09    6.743          0    0.000   0.055  0.0022    1.0     8.00       7227  0.000

BB estimate of min-dist (placement) wire length: 493

Completed placement consistency check successfully.

Swaps called: 7252

Placement estimated critical path delay: 6.74296 ns
Placement estimated setup Total Negative Slack (sTNS): 0 ns
Placement estimated setup Worst Negative Slack (sWNS): 0 ns

Placement estimated setup slack histogram:
[  5.7e-11:  7.1e-10)   1 ( 0.2%) |
[  7.1e-10:  1.4e-09)   0 ( 0.0%) |
[  1.4e-09:    2e-09)   0 ( 0.0%) |
[    2e-09:  2.7e-09)   1 ( 0.2%) |
[  2.7e-09:  3.3e-09)   4 ( 0.7%) |*
[  3.3e-09:    4e-09)  15 ( 2.7%) |***
[    4e-09:  4.6e-09)   9 ( 1.6%) |**
[  4.6e-09:  5.3e-09)  14 ( 2.5%) |***
[  5.3e-09:  5.9e-09) 256 (46.0%) |***********************************************
[  5.9e-09:  6.6e-09) 256 (46.0%) |***********************************************

Placement cost: 0.993346, bb_cost: 2.73979, td_cost: 3.60597e-09, 

Placement resource usage:
  io  implemented as io_bottom: 5
  clb implemented as clb      : 20

Placement number of temperatures: 99
Placement total # of swap attempts: 7252
	Swaps accepted: 3076 (42.4 %)
	Swaps rejected: 4176 (57.6 %)
	Swaps aborted :    0 ( 0.0 %)

Aborted Move Reasons:
# Placement took 64.11 seconds (max_rss 876.0 MiB, delta_rss +75.1 MiB)

Timing analysis took 0.0632935 seconds (0.056509 STA, 0.00678448 slack) (101 full updates: 101 setup, 0 hold, 0 combined).
VPR suceeded
The entire flow of VPR took 124.17 seconds (max_rss 876.0 MiB)
Design Simon_bit_serial_top_module_FPGA is placed!##################################################Routing for design: Simon_bit_serial_top_module_FPGA##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml Simon_bit_serial_top_module_FPGA_post_synth.blif --sdc_file Simon_bit_serial_top_module_FPGA_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report Simon_bit_serial_top_module_FPGA_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --routePath: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_coreChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/Simon_bit_serial_top_module_FPGAChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_coreVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml Simon_bit_serial_top_module_FPGA_post_synth.blif --sdc_file Simon_bit_serial_top_module_FPGA_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report Simon_bit_serial_top_module_FPGA_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --route


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: Simon_bit_serial_top_module_FPGA_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 11.0 MiB, delta_rss +1.9 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.6 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.6 MiB, delta_rss +1.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 328
    .input :       4
    .output:       1
    0-LUT  :       1
    6-LUT  :      40
    dffsre :     282
  Nets  : 327
    Avg Fanout:     4.9
    Max Fanout:   573.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1933
  Timing Graph Edges: 3211
  Timing Graph Levels: 12
# Build Timing Graph took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 282 pins (14.6%), 282 blocks (86.0%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'cipher_out'
Warning 142: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 143: set_output_delay command matched but was not applied to primary input 'data_in'
Warning 144: set_output_delay command matched but was not applied to primary input 'data_rdy[0]'
Warning 145: set_output_delay command matched but was not applied to primary input 'data_rdy[1]'

Applied 3 SDC commands from 'Simon_bit_serial_top_module_FPGA_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.3 MiB, delta_rss +0.2 MiB)
Timing analysis: ON
Circuit netlist file: Simon_bit_serial_top_module_FPGA_post_synth.net
Circuit placement file: Simon_bit_serial_top_module_FPGA_post_synth.place
Circuit routing file: Simon_bit_serial_top_module_FPGA_post_synth.route
Circuit SDC file: Simon_bit_serial_top_module_FPGA_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 180
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'Simon_bit_serial_top_module_FPGA_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load Packing took 0.07 seconds (max_rss 23.6 MiB, delta_rss +3.3 MiB)
Warning 146: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 75
Netlist num_blocks: 25
Netlist EMPTY blocks: 0.
Netlist io blocks: 5.
Netlist clb blocks: 20.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 4
Netlist output pins: 1

# Create Device
## Build Device Grid
Warning 147: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 148: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 149: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 150: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		5	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		20	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 23.6 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 151: Sized nonsensical R=0 transistor to minimum width
Warning 152: Sized nonsensical R=0 transistor to minimum width
Warning 153: Sized nonsensical R=0 transistor to minimum width
Warning 154: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 54.76 seconds (max_rss 798.0 MiB, delta_rss +774.4 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 54.93 seconds (max_rss 800.9 MiB, delta_rss +777.4 MiB)

# Load Placement
# Load Placement took 0.05 seconds (max_rss 800.9 MiB, delta_rss +0.0 MiB)

# Routing
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 155: Sized nonsensical R=0 transistor to minimum width
Warning 156: Sized nonsensical R=0 transistor to minimum width
Warning 157: Sized nonsensical R=0 transistor to minimum width
Warning 158: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 53.83 seconds (max_rss 801.7 MiB, delta_rss +0.8 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
Confirming router algorithm: TIMING_DRIVEN.
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.2     0.0    0  548977      74     167      38 ( 0.003%)    1463 ( 0.1%)    7.451    -0.6510     -0.651      0.000      0.000      N/A
   2    0.0     0.5    3   37931      41      98      26 ( 0.002%)    1121 ( 0.1%)    7.451    -0.6510     -0.651      0.000      0.000      N/A
   3    0.0     0.6    0   40153      29      74      16 ( 0.001%)    1137 ( 0.1%)    7.451    -0.6510     -0.651      0.000      0.000      N/A
   4    0.0     0.8    0   35539      22      64      14 ( 0.001%)    1115 ( 0.1%)    7.451    -0.6510     -0.651      0.000      0.000      N/A
   5    0.0     1.1    0   40568      20      63      13 ( 0.001%)    1157 ( 0.1%)    7.451    -0.6510     -0.651      0.000      0.000      N/A
   6    0.0     1.4    0   37758      18      63      10 ( 0.001%)    1131 ( 0.1%)    7.451    -0.6510     -0.651      0.000      0.000      N/A
   7    0.0     1.9    0   13750      12      41       6 ( 0.000%)    1162 ( 0.1%)    7.451    -0.6510     -0.651      0.000      0.000      N/A
   8    0.0     2.4    0   13218       8      34       2 ( 0.000%)    1177 ( 0.1%)    7.451    -0.6510     -0.651      0.000      0.000      N/A
   9    0.0     3.1    0   34291       2      26       0 ( 0.000%)    1163 ( 0.1%)    7.451    -0.6510     -0.651      0.000      0.000      N/A
Restoring best routing
Critical path: 7.45096 ns
Successfully routed after 9 routing iterations.
Router Stats: total_nets_routed: 226 total_connections_routed: 630 total_heap_pushes: 802185 total_heap_pops: 106373
# Routing took 54.77 seconds (max_rss 847.3 MiB, delta_rss +46.4 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1924065
Circuit successfully routed with a channel width factor of 180.

Average number of bends per net: 3.24324  Maximum # of bends: 59

Number of global nets: 1
Number of routed nets (nonglobal): 74
Wire length results (in units of 1 clb segments)...
	Total wirelength: 1163, average net length: 15.7162
	Maximum net length: 203

Wire length results in terms of physical segments...
	Total wiring segments used: 395, average wire segments per net: 5.33784
	Maximum segments used by a net: 74
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 ( 0.0%) |
[      0.9:        1)     0 ( 0.0%) |
[      0.8:      0.9)     0 ( 0.0%) |
[      0.7:      0.8)     0 ( 0.0%) |
[      0.5:      0.6)     0 ( 0.0%) |
[      0.4:      0.5)     0 ( 0.0%) |
[      0.3:      0.4)     0 ( 0.0%) |
[      0.2:      0.3)     0 ( 0.0%) |
[      0.1:      0.2)    14 ( 0.1%) |
[        0:      0.1) 10572 (99.9%) |*********************************************
Maximum routing channel utilization:      0.18 at (10,27)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       5   0.350      180
                         1       0   0.000      180
                         2       0   0.000      180
                         3       1   0.050      180
                         4       2   0.100      180
                         5       0   0.000      180
                         6       0   0.000      180
                         7       1   0.050      180
                         8       0   0.000      180
                         9       0   0.000      180
                        10       0   0.000      180
                        11       0   0.000      180
                        12       0   0.000      180
                        13       0   0.000      180
                        14       0   0.000      180
                        15       0   0.000      180
                        16       0   0.000      180
                        17       1   0.050      180
                        18       1   0.050      180
                        19       0   0.000      180
                        20       0   0.000      180
                        21       2   0.062      180
                        22       6   0.325      180
                        23       2   0.062      180
                        24       7   0.450      180
                        25       9   0.363      180
                        26      29   1.513      180
                        27      33   1.775      180
                        28       8   0.600      180
                        29       8   0.400      180
                        30       3   0.112      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      180
                         1       0   0.000      180
                         2       0   0.000      180
                         3       0   0.000      180
                         4       1   0.103      180
                         5       0   0.000      180
                         6       0   0.000      180
                         7       4   0.265      180
                         8      29   2.044      180
                         9      10   2.206      180
                        10      42   3.309      180
                        11      12   1.029      180
                        12       2   0.309      180
                        13       2   0.294      180
                        14       2   0.118      180
                        15       0   0.000      180
                        16       0   0.000      180
                        17       0   0.000      180
                        18       0   0.000      180
                        19       0   0.000      180
                        20       0   0.000      180
                        21       0   0.000      180
                        22       0   0.000      180
                        23       0   0.000      180
                        24       0   0.000      180
                        25       0   0.000      180
                        26       0   0.000      180
                        27       0   0.000      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
                        67       0   0.000      180
                        68       0   0.000      180
                        69       0   0.000      180
                        70       0   0.000      180
                        71       0   0.000      180
                        72       0   0.000      180
                        73       0   0.000      180
                        74       0   0.000      180
                        75       0   0.000      180
                        76       0   0.000      180
                        77       0   0.000      180
                        78       0   0.000      180

Total tracks in x-direction: 12060, in y-direction: 14220

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.17573e+08
	Total used logic block area: 1.07788e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 6.96582e+07, per logic tile: 12804.8

Segment usage by type (index): type utilization
                               ---- -----------
                                  0    0.000367
                                  1    0.000656

Segment usage by length: length utilization
                         ------ -----------
                              1    0.000367
                              4    0.000656


Hold Worst Negative Slack (hWNS): 0 ns
Hold Total Negative Slack (hTNS): 0 ns

Hold slack histogram:
[  6.2e-10:  1.1e-09) 381 (68.5%) |***********************************************
[  1.1e-09:  1.6e-09) 155 (27.9%) |*******************
[  1.6e-09:  2.2e-09)  18 ( 3.2%) |**
[  2.2e-09:  2.7e-09)   1 ( 0.2%) |
[  2.7e-09:  3.2e-09)   0 ( 0.0%) |
[  3.2e-09:  3.7e-09)   0 ( 0.0%) |
[  3.7e-09:  4.2e-09)   0 ( 0.0%) |
[  4.2e-09:  4.7e-09)   0 ( 0.0%) |
[  4.7e-09:  5.3e-09)   0 ( 0.0%) |
[  5.3e-09:  5.8e-09)   1 ( 0.2%) |

Final critical path: 7.45096 ns, Fmax: 134.211 MHz
Setup Worst Negative Slack (sWNS): -0.650955 ns
Setup Total Negative Slack (sTNS): -0.650955 ns

Setup slack histogram:
[ -6.5e-10:  1.1e-11)   1 ( 0.2%) |
[  1.1e-11:  6.7e-10)   0 ( 0.0%) |
[  6.7e-10:  1.3e-09)   0 ( 0.0%) |
[  1.3e-09:    2e-09)   1 ( 0.2%) |
[    2e-09:  2.7e-09)   4 ( 0.7%) |
[  2.7e-09:  3.3e-09)  11 ( 2.0%) |*
[  3.3e-09:    4e-09)  11 ( 2.0%) |*
[    4e-09:  4.6e-09)   8 ( 1.4%) |*
[  4.6e-09:  5.3e-09)  79 (14.2%) |********
[  5.3e-09:    6e-09) 441 (79.3%) |***********************************************

Timing analysis took 0.0459294 seconds (0.0440691 STA, 0.0018603 slack) (10 full updates: 0 setup, 0 hold, 10 combined).
VPR suceeded
The entire flow of VPR took 110.78 seconds (max_rss 847.6 MiB)
Design Simon_bit_serial_top_module_FPGA is routed!##################################################Timing Analysis for design: Simon_bit_serial_top_module_FPGA##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml Simon_bit_serial_top_module_FPGA_post_synth.blif --sdc_file Simon_bit_serial_top_module_FPGA_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report Simon_bit_serial_top_module_FPGA_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --analysisPath: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_coreChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_core/Simon_bit_serial_top_module_FPGAChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/simon_coreVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml Simon_bit_serial_top_module_FPGA_post_synth.blif --sdc_file Simon_bit_serial_top_module_FPGA_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report Simon_bit_serial_top_module_FPGA_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --analysis


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: Simon_bit_serial_top_module_FPGA_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.04 seconds (max_rss 11.0 MiB, delta_rss +1.9 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.6 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.6 MiB, delta_rss +1.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 328
    .input :       4
    .output:       1
    0-LUT  :       1
    6-LUT  :      40
    dffsre :     282
  Nets  : 327
    Avg Fanout:     4.9
    Max Fanout:   573.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1933
  Timing Graph Edges: 3211
  Timing Graph Levels: 12
# Build Timing Graph took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 282 pins (14.6%), 282 blocks (86.0%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'cipher_out'
Warning 142: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 143: set_output_delay command matched but was not applied to primary input 'data_in'
Warning 144: set_output_delay command matched but was not applied to primary input 'data_rdy[0]'
Warning 145: set_output_delay command matched but was not applied to primary input 'data_rdy[1]'

Applied 3 SDC commands from 'Simon_bit_serial_top_module_FPGA_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.3 MiB, delta_rss +0.2 MiB)
Timing analysis: ON
Circuit netlist file: Simon_bit_serial_top_module_FPGA_post_synth.net
Circuit placement file: Simon_bit_serial_top_module_FPGA_post_synth.place
Circuit routing file: Simon_bit_serial_top_module_FPGA_post_synth.route
Circuit SDC file: Simon_bit_serial_top_module_FPGA_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 180
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'Simon_bit_serial_top_module_FPGA_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load Packing took 0.07 seconds (max_rss 23.6 MiB, delta_rss +3.3 MiB)
Warning 146: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 75
Netlist num_blocks: 25
Netlist EMPTY blocks: 0.
Netlist io blocks: 5.
Netlist clb blocks: 20.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 4
Netlist output pins: 1

# Create Device
## Build Device Grid
Warning 147: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 148: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 149: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 150: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		5	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		20	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 23.6 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 151: Sized nonsensical R=0 transistor to minimum width
Warning 152: Sized nonsensical R=0 transistor to minimum width
Warning 153: Sized nonsensical R=0 transistor to minimum width
Warning 154: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 55.59 seconds (max_rss 798.0 MiB, delta_rss +774.4 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 55.77 seconds (max_rss 800.9 MiB, delta_rss +777.3 MiB)

# Load Placement
# Load Placement took 0.05 seconds (max_rss 800.9 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.12 seconds (max_rss 840.6 MiB, delta_rss +39.7 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1924065
Circuit successfully routed with a channel width factor of 180.

Average number of bends per net: 3.24324  Maximum # of bends: 59

Number of global nets: 1
Number of routed nets (nonglobal): 74
Wire length results (in units of 1 clb segments)...
	Total wirelength: 1163, average net length: 15.7162
	Maximum net length: 203

Wire length results in terms of physical segments...
	Total wiring segments used: 395, average wire segments per net: 5.33784
	Maximum segments used by a net: 74
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 ( 0.0%) |
[      0.9:        1)     0 ( 0.0%) |
[      0.8:      0.9)     0 ( 0.0%) |
[      0.7:      0.8)     0 ( 0.0%) |
[      0.5:      0.6)     0 ( 0.0%) |
[      0.4:      0.5)     0 ( 0.0%) |
[      0.3:      0.4)     0 ( 0.0%) |
[      0.2:      0.3)     0 ( 0.0%) |
[      0.1:      0.2)    14 ( 0.1%) |
[        0:      0.1) 10572 (99.9%) |*********************************************
Maximum routing channel utilization:      0.18 at (10,27)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       5   0.350      180
                         1       0   0.000      180
                         2       0   0.000      180
                         3       1   0.050      180
                         4       2   0.100      180
                         5       0   0.000      180
                         6       0   0.000      180
                         7       1   0.050      180
                         8       0   0.000      180
                         9       0   0.000      180
                        10       0   0.000      180
                        11       0   0.000      180
                        12       0   0.000      180
                        13       0   0.000      180
                        14       0   0.000      180
                        15       0   0.000      180
                        16       0   0.000      180
                        17       1   0.050      180
                        18       1   0.050      180
                        19       0   0.000      180
                        20       0   0.000      180
                        21       2   0.062      180
                        22       6   0.325      180
                        23       2   0.062      180
                        24       7   0.450      180
                        25       9   0.363      180
                        26      29   1.513      180
                        27      33   1.775      180
                        28       8   0.600      180
                        29       8   0.400      180
                        30       3   0.112      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      180
                         1       0   0.000      180
                         2       0   0.000      180
                         3       0   0.000      180
                         4       1   0.103      180
                         5       0   0.000      180
                         6       0   0.000      180
                         7       4   0.265      180
                         8      29   2.044      180
                         9      10   2.206      180
                        10      42   3.309      180
                        11      12   1.029      180
                        12       2   0.309      180
                        13       2   0.294      180
                        14       2   0.118      180
                        15       0   0.000      180
                        16       0   0.000      180
                        17       0   0.000      180
                        18       0   0.000      180
                        19       0   0.000      180
                        20       0   0.000      180
                        21       0   0.000      180
                        22       0   0.000      180
                        23       0   0.000      180
                        24       0   0.000      180
                        25       0   0.000      180
                        26       0   0.000      180
                        27       0   0.000      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
                        67       0   0.000      180
                        68       0   0.000      180
                        69       0   0.000      180
                        70       0   0.000      180
                        71       0   0.000      180
                        72       0   0.000      180
                        73       0   0.000      180
                        74       0   0.000      180
                        75       0   0.000      180
                        76       0   0.000      180
                        77       0   0.000      180
                        78       0   0.000      180

Total tracks in x-direction: 12060, in y-direction: 14220

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.17573e+08
	Total used logic block area: 1.07788e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 6.96582e+07, per logic tile: 12804.8

Segment usage by type (index): type utilization
                               ---- -----------
                                  0    0.000367
                                  1    0.000656

Segment usage by length: length utilization
                         ------ -----------
                              1    0.000367
                              4    0.000656


Hold Worst Negative Slack (hWNS): 0 ns
Hold Total Negative Slack (hTNS): 0 ns

Hold slack histogram:
[  6.2e-10:  1.1e-09) 381 (68.5%) |***********************************************
[  1.1e-09:  1.6e-09) 155 (27.9%) |*******************
[  1.6e-09:  2.2e-09)  18 ( 3.2%) |**
[  2.2e-09:  2.7e-09)   1 ( 0.2%) |
[  2.7e-09:  3.2e-09)   0 ( 0.0%) |
[  3.2e-09:  3.7e-09)   0 ( 0.0%) |
[  3.7e-09:  4.2e-09)   0 ( 0.0%) |
[  4.2e-09:  4.7e-09)   0 ( 0.0%) |
[  4.7e-09:  5.3e-09)   0 ( 0.0%) |
[  5.3e-09:  5.8e-09)   1 ( 0.2%) |

Final critical path: 7.45096 ns, Fmax: 134.211 MHz
Setup Worst Negative Slack (sWNS): -0.650955 ns
Setup Total Negative Slack (sTNS): -0.650955 ns

Setup slack histogram:
[ -6.5e-10:  1.1e-11)   1 ( 0.2%) |
[  1.1e-11:  6.7e-10)   0 ( 0.0%) |
[  6.7e-10:  1.3e-09)   0 ( 0.0%) |
[  1.3e-09:    2e-09)   1 ( 0.2%) |
[    2e-09:  2.7e-09)   4 ( 0.7%) |
[  2.7e-09:  3.3e-09)  11 ( 2.0%) |*
[  3.3e-09:    4e-09)  11 ( 2.0%) |*
[    4e-09:  4.6e-09)   8 ( 1.4%) |*
[  4.6e-09:  5.3e-09)  79 (14.2%) |********
[  5.3e-09:    6e-09) 441 (79.3%) |***********************************************

Timing analysis took 0.0287252 seconds (0.0282384 STA, 0.000486775 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 56.96 seconds (max_rss 840.9 MiB)
Design Simon_bit_serial_top_module_FPGA is timing analysed!