
% publications.tex
%Curriculum Vitae, Weiwei Chen, 11/12/12 first version

% (c) 2002 Matthew Boedicker <mboedick@mboedick.org> (original author) http://mboedick.org
% (c) 2003-2007 David J. Grant <davidgrant-at-gmail.com> http://www.davidgrant.ca
% (c) 2008-2012 Nathaniel Johnston <nathaniel@njohnston.ca> http://www.njohnston.ca
% (c) 2012	Weiwei Chen <weiwei.chen@uci.edu> http://www.cecs.uci.edu/~weiweic
%
% Depending on your TeX distribution, you may need to download the revnum and longtable packages for this template to work!
%
%This work is licensed under the Creative Commons Attribution-Noncommercial-Share Alike 2.5 License. To view a copy of this license, visit http://creativecommons.org/licenses/by-nc-sa/2.5/ or send a letter to Creative Commons, 543 Howard Street, 5th Floor, San Francisco, California, 94105, USA.

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\resheading{PUBLICATIONS}
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

%% Journal paper %%

%\underline
{\textbf{\large Journal Articles (peer reviewed)}}
\vspace{-2mm}
\begin{enumerate}[\textbf{J\arabic{enumi}.}]

\item 
	\mypubhl
	{\textbf{Weiwei Chen}, Xu Han, Rainer D\"{o}mer}
	{http://www.cecs.uci.edu/~weiweic/publications/IEEEDT2011_WC_XH_RD.pdf}
	{Multi-Core Simulation of Transaction Level Models using the System-on-Chip Environment}
	{}
	{IEEE Design \& Test of Computers}
	{vol.28, no.3, pp.20-31, May-June 2011}
		
\item 
	\mypubhl
	{\textbf{Weiwei Chen}, Xu Han, Che-Wei Chang, Rainer D\"{o}mer}
	{http://www.cecs.uci.edu/~weiweic/publications/IEEEDT2013_WC_XH_CC_RD.pdf}
	{Advances in Parallel Discrete Event Simulation for Electronic System-Level Design} 
	{accepted for publication in }
	{IEEE Design \& Test of Computers}
	{6 pages, to appear in January-February 2013}
	
\item  
	\mypub
	{\textbf{Weiwei Chen}, Xu Han, Che-Wei Chang, Rainer D\"{o}mer}
	{Out-of-Order Parallel Discrete Event Simulation for Transaction Level Models} 
	{submitted to }
	{IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)} 
	{12 pages, submitted in October 2012}
	
\end{enumerate}

\newpage
%% Book chapters %%
%\underline
\vspace{5mm}
{\textbf{\large Book Chapters}}
\vspace{-2mm}
\begin{enumerate}[\textbf{BC\arabic{enumi}.}]

\item 
	\mypub
	{\textbf{Weiwei Chen}, Guoyong Shi}
	{Symbolic Analysis of Analog Integrated Circuits}
	{}
	{Embedded Systems and Materials Research for Advanced Applications, the 1st Chinese-German Summer School in Shanghai}
	{September, 2006, ISBN-10: 3-00-019576-9 / ISBN-13: 978-3-00-019576-1}

\item 
	\mypubhl
	{\textbf{Weiwei Chen}, Rainer D\"{o}mer}
	{http://link.springer.com/chapter/10.1007/978-3-642-04284-3_6}
	{ConcurrenC: A New Approach towards Effective Abstraction of C-based SLDLs}
	{}
	{Analysis, Architectures and Modeling of Embedded Systems (ed. A. Rettberg, M. Zanella, M. Amann, M. Keckeisen, F. Rammig)}
	{Springer, 2009, ISBN 978-3-642-04283-6}

\end{enumerate}

%% Conference paper %%
%\underline
\vspace{5mm}
{\textbf{\large Conference Papers (peer reviewed)}}
\vspace{-2mm}
\begin{enumerate}[\textbf{C\arabic{enumi}.}]

\item
	\mypubhl
	{\textbf{Weiwei Chen}, Guoyong Shi}
	{http://www.cecs.uci.edu/~weiweic/publications/APCCAS2006_WC_GS.pdf}
	{Implementation of a Symbolic Circuit Simulator for Topological Network Analysis}
	{in Proceedings of }
	{the IEEE Asia Pacific Conference on Circuit and System (APCCAS)}
	{pp.1368-1372, Singapore, December 2006}
	
\item
	\mypubhl
	{Guoyong Shi, \textbf{Weiwei Chen}, C.-J. Richard Shi}
	{http://www.cecs.uci.edu/~weiweic/publications/ASPDAC2007_GS_WC_RS.pdf}
	{A Graph Reduction Approach to Symbolic Circuit Analysis}
	{in Proceedings of }
	{the 12th Asia and South Pacific Design Automation Conference (ASP-DAC)} 
	{pp.197-202, Yokohama, Japan, January 2007}

\item
	\mypubhl
	{Rongrong Zhong, Yongxin Zhu, \textbf{Weiwei Chen}, Mingliang Lin, Weng Fai Wong}
	{http://www.cecs.uci.edu/~weiweic/publications/AINAW2007_RZ_YZ_WC_ML_WW.pdf}
	{An Inter-core Communication Enabled Multi-core Simulator Based on SimpleScalar} 
	{in Proceedings of }
	{the 21st International Conference on Advanced Information Networking and Applications Workshops (AINAW)}
	{pp.758-763, Niagara Falls, Canada, April 2007}
	
	
\item
	\mypubhl
	{\textbf{Weiwei Chen}, Rainer D\"{o}mer}
	{http://www.cecs.uci.edu/~doemer/publications/ASPDAC_10wc.pdf} 
	{A Fast Heuristic Scheduling Algorithm for Periodic ConcurrenC Models}
	{in Proceedings of }
	{the 15th Asia and South Pacific Design Automation Conference (ASP-DAC)}
	{pp.161-166, Taipei, Taiwan, January 2010}
	
\item
	\mypubhl
	{\textbf{Weiwei Chen}, Xu Han, Rainer D\"{o}mer}
	{http://www.cecs.uci.edu/~doemer/publications/HLDVT_10.pdf}
	{ESL Design and Multi-Core Validation using the System-on-Chip Environment}
	{in Proceedings of }
	{the 15th IEEE International High Level Design Validation and Test Workshop (HLDVT)}
	{pp.142-147, Anaheim, USA, June 2010}
	
	
\item
	\mypubhl
	{Rainer D\"{o}mer, \textbf{Weiwei Chen}, Xu Han, Andreas Gerstlauer}
	{http://www.cecs.uci.edu/~doemer/publications/ASPDAC_11.pdf}
	{Multi-Core Parallel Simulation of System-Level Description Languages}
	{invited paper, in Proceedings of }
	{the 16th Asia and South Pacific Design Automation Conference (ASP-DAC)}
	{pp.311-316, Yokohama, Japan, January 2011}
	
\item
	\mypubhl
	{\textbf{Weiwei Chen}, Rainer D\"{o}mer}
	{http://www.cecs.uci.edu/~doemer/publications/ASPDAC_12wc.pdf}
	{An Optimizing Compiler for Out-of-Order Parallel ESL Simulation Exploiting Instance Isolation}
	{in Proceedings of }
	{the 17th Asia and South Pacific Design Automation Conference (ASP-DAC)}
	{pp.461-466, Sydney, Australia, January 2012}
	
	
\item
	\mypubhl
	{Rainer D\"{o}mer, \textbf{Weiwei Chen}, Xu Han}
	{http://www.cecs.uci.edu/~doemer/publications/ASPDAC_12rd.pdf}
	{Parallel Discrete Event Simulation of Transaction Level Models}
	{invited paper, in Proceedings of }
	{the 17th Asia and South Pacific Design Automation Conference (ASP-DAC)}
	{pp.227-231, Sydney, Australia, January 2012}
	
	
\item
	\mypubhl
	{\textbf{Weiwei Chen}, Xu Han, Rainer D\"{o}mer}
	{http://www.cecs.uci.edu/~doemer/publications/DATE_12.pdf}
	{Out-of-order Parallel Simulation for ESL design}
	{in Proceedings of }
	{the Design, Automation and Test in Europe Conference (DATE)}
	{pp.141-146, Dresden, Germany, March 2012}
	
\item
	\mypubhl
	{\textbf{Weiwei Chen}, Che-Wei Chang, Xu Han, Rainer D\"{o}mer}
	{http://www.cecs.uci.edu/~weiweic/publications/HLDVT2012_WC_CC_XH_RD.pdf}
	{Eliminating Race Conditions in System-Level Models by using Parallel Simulation Infrastructure} 
	{invited paper, in Proceedings of }
	{the IEEE International High Level Design Validation and Test Workshop (HLDVT)}
	{pp.118-123, Huntington Beach, USA, November 2012}
	
	
\item
	\mypubhl
	{\textbf{Weiwei Chen}, Rainer D\"{o}mer} 
	{http://www.cecs.uci.edu/~weiweic/publications/DATE2012_WC_RD.pdf}
	{Optimized Out-of-Order Parallel Discrete Event Simulation Using Predictions}
	{accepted for publication at }
	{the Design, Automation and Test in Europe Conference  (DATE)}
	{6 pages, Grenoble, France, March 2013}
	
	
\item
	\mypub
	{Xu Han, \textbf{Weiwei Chen}, Rainer D\"{o}mer}
	{Designer-in-the-Loop Recoding of ESL Models using Static Race Condition Analysis}
	{submitted to }
	{the Design Automation Conference (DAC)}
	{6 pages, Austin, USA, June 2013}
\end{enumerate}



%% Technical Reports %%
\vspace{5mm}
{\textbf{\large Technical Reports}}
\vspace{-2mm}
\begin{enumerate}[\textbf{TR\arabic{enumi}.}]
\item
	\mypubhl
	{\textbf{Weiwei Chen}, Rainer D\"{o}mer}
	{http://www.cecs.uci.edu/technical_report/TR08-01.pdf}
	{System Specification of a DES Cipher Chip}
	{}
	{TR-08-01}
	{Center for Embedded Computer System, University of California at Irvine, January 2008}
	
	
\item
	\mypubhl
	{\textbf{Weiwei Chen}, Siwen Sun, Bin Zhang, Rainer D\"{o}mer}
	{http://www.cecs.uci.edu/technical_report/TR08-10.pdf}
	{System Level Modeling of a H.264 Decoder}
	{}
	{TR-08-10}
	{Center for Embedded Computer System, University of California at Irvine, August 2008}
	
\item
	\mypubhl
	{\textbf{Weiwei Chen}, Rainer D\"{o}mer}
	{http://www.cecs.uci.edu/technical_report/TR09-07.pdf}
	{ConcurrenC: A Novel Model of Computation for Effective Abstraction of C-based SLDLs}
	{}
	{TR-09-07}
	{Center for Embedded Computer System, University of California at Irvine, May 2009}
	
	
\item
	\mypubhl
	{\textbf{Weiwei Chen}, Rainer D\"{o}mer}
	{http://www.cecs.uci.edu/technical_report/TR11-02.pdf}
	{A Distributed Parallel Simulator for Transaction Level Models with Relaxed Timing}
	{}
	{TR-11-02}
	{Center for Embedded Computer Systems, University of California at Irvine, May 2011}
	
\item
	\mypubhl
	{Xu Han, \textbf{Weiwei Chen}, Rainer D\"{o}mer}
	{http://www.cecs.uci.edu/technical_report/TR11-03.pdf}
	{A Parallel Transaction-Level Model of H.264 Video Decoder}
	{}
	{TR-11-03} 
	{Center for Embedded Computer Systems, University of California at Irvine, June 2011}
\end{enumerate}

\vspace{5mm}
{\textbf{\large Poster Presentations}}
\vspace{-2mm}
\begin{enumerate}[\textbf{P\arabic{enumi}.}]
\item
	\mypub
	{\textbf{Weiwei Chen}, Rainer D\"{o}mer}
	{Parallel Discrete Event Simulation for ESL Design} 
	{in } 
	{SIGDA Ph.D. Forum at the Design Automation Conference (DAC)}
	{San Francisco, USA, June 2012}
	
\item	
	\mypub
	{\textbf{Weiwei Chen}, Rainer D\"{o}mer}
	{Out-of-order Parallel Discrete Event Simulation for ESL Design}
	{}
	{Graduate Student Poster Presentation}
	{Faculty Retreat, Department of Electrical Engineering and Computer Science, University of California at Irvine, September 2012}
	
\item	
	\mypub
	{\textbf{Weiwei Chen}, Rainer D\"{o}mer}
	{Out-of-order Parallel Simulation for Electronic System-Level Design}
	{submitted to }
	{EDAA/ACM SIGDA PhD Forum at the Design, Automation and Test in Europe Conference (DATE)}
	{Grenoble, France, March 2013}

\end{enumerate}




