

================================================================
== Vitis HLS Report for 'qaoaStep_hls_3_1_s'
================================================================
* Date:           Thu Nov 20 16:57:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  15.929 ns|     2.00 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   158810|   205034|  2.530 ms|  3.266 ms|  158810|  205034|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+-----------+----------+--------+--------+------------------------------------------------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute)  |     Interval    |                    Pipeline                    |
        |                  Instance                  |              Module              |   min   |   max   |    min    |    max   |   min  |   max  |                      Type                      |
        +--------------------------------------------+----------------------------------+---------+---------+-----------+----------+--------+--------+------------------------------------------------+
        |grp_build_feasible_superposition_3_s_fu_58  |build_feasible_superposition_3_s  |      514|      514|   5.140 us|  5.140 us|     513|     513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_applyCost_hls_3_s_fu_66                 |applyCost_hls_3_s                 |   156709|   156709|   1.567 ms|  1.567 ms|  156681|  156681|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_applyMixer_hls_3_s_fu_80                |applyMixer_hls_3_s                |     1582|    47806|  25.199 us|  0.761 ms|    1582|   47806|                                              no|
        +--------------------------------------------+----------------------------------+---------+---------+-----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       16|  38|   8057|  16143|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    280|    -|
|Register         |        -|   -|      9|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       16|  38|   8066|  16423|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       13|  47|     22|     93|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+------+-------+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------------------+----------------------------------+---------+----+------+-------+-----+
    |grp_applyCost_hls_3_s_fu_66                 |applyCost_hls_3_s                 |        4|  11|  4647|  11232|    0|
    |grp_applyMixer_hls_3_s_fu_80                |applyMixer_hls_3_s                |       12|  25|  3219|   4720|    0|
    |grp_build_feasible_superposition_3_s_fu_58  |build_feasible_superposition_3_s  |        0|   0|    26|    141|    0|
    |mul_32s_22s_52_2_1_U74                      |mul_32s_22s_52_2_1                |        0|   2|   165|     50|    0|
    +--------------------------------------------+----------------------------------+---------+----+------+-------+-----+
    |Total                                       |                                  |       16|  38|  8057|  16143|    0|
    +--------------------------------------------+----------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  37|          7|    1|          7|
    |grp_fu_102_ce      |  14|          3|    1|          3|
    |grp_fu_102_p0      |  14|          3|   32|         96|
    |grp_fu_102_p1      |  14|          3|   22|         66|
    |grp_fu_106_ce      |   9|          2|    1|          2|
    |state_im_address0  |  14|          3|    9|         27|
    |state_im_address1  |  14|          3|    9|         27|
    |state_im_ce0       |  14|          3|    1|          3|
    |state_im_ce1       |  14|          3|    1|          3|
    |state_im_d1        |  14|          3|   32|         96|
    |state_im_we1       |  14|          3|    1|          3|
    |state_re_address0  |  14|          3|    9|         27|
    |state_re_address1  |  20|          4|    9|         36|
    |state_re_ce0       |  14|          3|    1|          3|
    |state_re_ce1       |  20|          4|    1|          4|
    |state_re_d1        |  20|          4|   32|        128|
    |state_re_we1       |  20|          4|    1|          4|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 280|         58|  163|        535|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+---+----+-----+-----------+
    |                           Name                          | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                |  6|   0|    6|          0|
    |grp_applyCost_hls_3_s_fu_66_ap_start_reg                 |  1|   0|    1|          0|
    |grp_applyMixer_hls_3_s_fu_80_ap_start_reg                |  1|   0|    1|          0|
    |grp_build_feasible_superposition_3_s_fu_58_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------+---+----+-----+-----------+
    |Total                                                    |  9|   0|    9|          0|
    +---------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|grp_fu_828_p_din0   |  out|   32|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|grp_fu_828_p_din1   |  out|   32|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|grp_fu_828_p_dout0  |   in|   52|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|grp_fu_828_p_ce     |  out|    1|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|state_re_address0   |  out|    9|   ap_memory|            state_re|         array|
|state_re_ce0        |  out|    1|   ap_memory|            state_re|         array|
|state_re_q0         |   in|   32|   ap_memory|            state_re|         array|
|state_re_address1   |  out|    9|   ap_memory|            state_re|         array|
|state_re_ce1        |  out|    1|   ap_memory|            state_re|         array|
|state_re_we1        |  out|    1|   ap_memory|            state_re|         array|
|state_re_d1         |  out|   32|   ap_memory|            state_re|         array|
|state_im_address0   |  out|    9|   ap_memory|            state_im|         array|
|state_im_ce0        |  out|    1|   ap_memory|            state_im|         array|
|state_im_q0         |   in|   32|   ap_memory|            state_im|         array|
|state_im_address1   |  out|    9|   ap_memory|            state_im|         array|
|state_im_ce1        |  out|    1|   ap_memory|            state_im|         array|
|state_im_we1        |  out|    1|   ap_memory|            state_im|         array|
|state_im_d1         |  out|   32|   ap_memory|            state_im|         array|
|d_address0          |  out|    4|   ap_memory|                   d|         array|
|d_ce0               |  out|    1|   ap_memory|                   d|         array|
|d_q0                |   in|   32|   ap_memory|                   d|         array|
|gamma_0_0_val       |   in|   32|     ap_none|       gamma_0_0_val|        scalar|
|beta_0_0_val        |   in|   32|     ap_none|        beta_0_0_val|        scalar|
+--------------------+-----+-----+------------+--------------------+--------------+

