{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730491810555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730491810556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  1 15:10:10 2024 " "Processing started: Fri Nov  1 15:10:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730491810556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491810556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display_divider -c display_divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off display_divider -c display_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491810556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730491811050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730491811050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "leddcd.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/leddcd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819257 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "leddcd.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/leddcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 0 " "Found 2 design units, including 0 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder " "Found design unit 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/decoder.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819259 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder-body " "Found design unit 2: decoder-body" {  } { { "decoder.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_divider-structural " "Found design unit 1: display_divider-structural" {  } { { "display_divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/display_divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819261 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_divider " "Found entity 1: display_divider" {  } { { "display_divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/display_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-behavioral " "Found design unit 1: comparator-behavioral" {  } { { "comparator.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/comparator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819264 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_tb-testbench " "Found design unit 1: comparator_tb-testbench" {  } { { "comparator_tb.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/comparator_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819266 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_tb " "Found entity 1: comparator_tb" {  } { { "comparator_tb.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/comparator_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file divider_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_const " "Found design unit 1: divider_const" {  } { { "divider_const.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider_const.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819268 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divider_const-body " "Found design unit 2: divider_const-body" {  } { { "divider_const.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider_const.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 3 1 " "Found 3 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-structural_combinational " "Found design unit 1: divider-structural_combinational" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819270 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divider-behavioral_sequential " "Found design unit 2: divider-behavioral_sequential" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819270 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_tb-behavior " "Found design unit 1: divider_tb-behavior" {  } { { "divider_tb.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819273 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider_tb " "Found entity 1: divider_tb" {  } { { "divider_tb.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491819273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_divider " "Elaborating entity \"display_divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730491819312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:dut " "Elaborating entity \"divider\" for hierarchy \"divider:dut\"" {  } { { "display_divider.vhd" "dut" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/display_divider.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730491819313 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dividend divider.vhd(181) " "VHDL Process Statement warning at divider.vhd(181): signal \"dividend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730491819314 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done divider.vhd(189) " "VHDL Process Statement warning at divider.vhd(189): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730491819314 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE divider.vhd(205) " "VHDL warning at divider.vhd(205): comparison between unequal length operands always returns FALSE" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 205 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819314 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done divider.vhd(215) " "VHDL Process Statement warning at divider.vhd(215): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730491819314 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "quotient_out divider.vhd(216) " "VHDL Process Statement warning at divider.vhd(216): signal \"quotient_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730491819314 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow divider.vhd(167) " "VHDL Process Statement warning at divider.vhd(167): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730491819314 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "quotient divider.vhd(167) " "VHDL Process Statement warning at divider.vhd(167): inferring latch(es) for signal or variable \"quotient\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730491819314 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[0\] divider.vhd(167) " "Inferred latch for \"quotient\[0\]\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819314 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[1\] divider.vhd(167) " "Inferred latch for \"quotient\[1\]\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819314 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[2\] divider.vhd(167) " "Inferred latch for \"quotient\[2\]\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819314 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[3\] divider.vhd(167) " "Inferred latch for \"quotient\[3\]\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819314 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[4\] divider.vhd(167) " "Inferred latch for \"quotient\[4\]\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819314 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[5\] divider.vhd(167) " "Inferred latch for \"quotient\[5\]\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819314 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[6\] divider.vhd(167) " "Inferred latch for \"quotient\[6\]\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819315 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[7\] divider.vhd(167) " "Inferred latch for \"quotient\[7\]\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819315 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow divider.vhd(167) " "Inferred latch for \"overflow\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491819315 "|display_divider|divider:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator divider:dut\|comparator:looping_comparator " "Elaborating entity \"comparator\" for hierarchy \"divider:dut\|comparator:looping_comparator\"" {  } { { "divider.vhd" "looping_comparator" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730491819315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:\\g1:0:nth_display " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:\\g1:0:nth_display\"" {  } { { "display_divider.vhd" "\\g1:0:nth_display" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/display_divider.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730491819316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|quotient\[2\] " "Latch divider:dut\|quotient\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|done " "Ports D and ENA on the latch are fed by the same signal divider:dut\|done" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730491819675 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730491819675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|quotient\[0\] " "Latch divider:dut\|quotient\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|done " "Ports D and ENA on the latch are fed by the same signal divider:dut\|done" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730491819675 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730491819675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|quotient\[1\] " "Latch divider:dut\|quotient\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|done " "Ports D and ENA on the latch are fed by the same signal divider:dut\|done" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730491819675 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730491819675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|quotient\[3\] " "Latch divider:dut\|quotient\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|done " "Ports D and ENA on the latch are fed by the same signal divider:dut\|done" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730491819675 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730491819675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|quotient\[6\] " "Latch divider:dut\|quotient\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|done " "Ports D and ENA on the latch are fed by the same signal divider:dut\|done" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730491819675 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730491819675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|quotient\[5\] " "Latch divider:dut\|quotient\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|done " "Ports D and ENA on the latch are fed by the same signal divider:dut\|done" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730491819675 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730491819675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|quotient\[4\] " "Latch divider:dut\|quotient\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|done " "Ports D and ENA on the latch are fed by the same signal divider:dut\|done" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730491819675 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730491819675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|quotient\[7\] " "Latch divider:dut\|quotient\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|done " "Ports D and ENA on the latch are fed by the same signal divider:dut\|done" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730491819675 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730491819675 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[2\] divider:dut\|zext_dividend\[2\]~_emulated divider:dut\|zext_dividend\[2\]~1 " "Register \"divider:dut\|zext_dividend\[2\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[2\]~_emulated\" and latch \"divider:dut\|zext_dividend\[2\]~1\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_dividend[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[2\] divider:dut\|zext_divisor\[2\]~_emulated divider:dut\|zext_divisor\[2\]~1 " "Register \"divider:dut\|zext_divisor\[2\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[2\]~_emulated\" and latch \"divider:dut\|zext_divisor\[2\]~1\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_divisor[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[1\] divider:dut\|zext_dividend\[1\]~_emulated divider:dut\|zext_dividend\[1\]~5 " "Register \"divider:dut\|zext_dividend\[1\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[1\]~_emulated\" and latch \"divider:dut\|zext_dividend\[1\]~5\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_dividend[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[1\] divider:dut\|zext_divisor\[1\]~_emulated divider:dut\|zext_divisor\[1\]~5 " "Register \"divider:dut\|zext_divisor\[1\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[1\]~_emulated\" and latch \"divider:dut\|zext_divisor\[1\]~5\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_divisor[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[0\] divider:dut\|zext_dividend\[0\]~_emulated divider:dut\|zext_dividend\[0\]~9 " "Register \"divider:dut\|zext_dividend\[0\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[0\]~_emulated\" and latch \"divider:dut\|zext_dividend\[0\]~9\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_dividend[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[0\] divider:dut\|zext_divisor\[0\]~_emulated divider:dut\|zext_divisor\[0\]~9 " "Register \"divider:dut\|zext_divisor\[0\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[0\]~_emulated\" and latch \"divider:dut\|zext_divisor\[0\]~9\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_divisor[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[11\] divider:dut\|zext_dividend\[11\]~_emulated divider:dut\|zext_dividend\[11\]~13 " "Register \"divider:dut\|zext_dividend\[11\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[11\]~_emulated\" and latch \"divider:dut\|zext_dividend\[11\]~13\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_dividend[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[11\] divider:dut\|zext_divisor\[11\]~_emulated divider:dut\|zext_divisor\[11\]~13 " "Register \"divider:dut\|zext_divisor\[11\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[11\]~_emulated\" and latch \"divider:dut\|zext_divisor\[11\]~13\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_divisor[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[10\] divider:dut\|zext_dividend\[10\]~_emulated divider:dut\|zext_dividend\[10\]~17 " "Register \"divider:dut\|zext_dividend\[10\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[10\]~_emulated\" and latch \"divider:dut\|zext_dividend\[10\]~17\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_dividend[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[10\] divider:dut\|zext_divisor\[10\]~_emulated divider:dut\|zext_divisor\[10\]~17 " "Register \"divider:dut\|zext_divisor\[10\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[10\]~_emulated\" and latch \"divider:dut\|zext_divisor\[10\]~17\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_divisor[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[9\] divider:dut\|zext_dividend\[9\]~_emulated divider:dut\|zext_dividend\[9\]~21 " "Register \"divider:dut\|zext_dividend\[9\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[9\]~_emulated\" and latch \"divider:dut\|zext_dividend\[9\]~21\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_dividend[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[9\] divider:dut\|zext_divisor\[9\]~_emulated divider:dut\|zext_divisor\[9\]~21 " "Register \"divider:dut\|zext_divisor\[9\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[9\]~_emulated\" and latch \"divider:dut\|zext_divisor\[9\]~21\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_divisor[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[8\] divider:dut\|zext_dividend\[8\]~_emulated divider:dut\|zext_dividend\[8\]~25 " "Register \"divider:dut\|zext_dividend\[8\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[8\]~_emulated\" and latch \"divider:dut\|zext_dividend\[8\]~25\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_dividend[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[8\] divider:dut\|zext_divisor\[8\]~_emulated divider:dut\|zext_divisor\[8\]~25 " "Register \"divider:dut\|zext_divisor\[8\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[8\]~_emulated\" and latch \"divider:dut\|zext_divisor\[8\]~25\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_divisor[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[7\] divider:dut\|zext_dividend\[7\]~_emulated divider:dut\|zext_dividend\[7\]~29 " "Register \"divider:dut\|zext_dividend\[7\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[7\]~_emulated\" and latch \"divider:dut\|zext_dividend\[7\]~29\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_dividend[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[7\] divider:dut\|zext_divisor\[7\]~_emulated divider:dut\|zext_divisor\[7\]~29 " "Register \"divider:dut\|zext_divisor\[7\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[7\]~_emulated\" and latch \"divider:dut\|zext_divisor\[7\]~29\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_divisor[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[6\] divider:dut\|zext_dividend\[6\]~_emulated divider:dut\|zext_dividend\[6\]~33 " "Register \"divider:dut\|zext_dividend\[6\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[6\]~_emulated\" and latch \"divider:dut\|zext_dividend\[6\]~33\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_dividend[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[6\] divider:dut\|zext_divisor\[6\]~_emulated divider:dut\|zext_divisor\[6\]~33 " "Register \"divider:dut\|zext_divisor\[6\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[6\]~_emulated\" and latch \"divider:dut\|zext_divisor\[6\]~33\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_divisor[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[5\] divider:dut\|zext_dividend\[5\]~_emulated divider:dut\|zext_dividend\[5\]~37 " "Register \"divider:dut\|zext_dividend\[5\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[5\]~_emulated\" and latch \"divider:dut\|zext_dividend\[5\]~37\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_dividend[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[5\] divider:dut\|zext_divisor\[5\]~_emulated divider:dut\|zext_divisor\[5\]~37 " "Register \"divider:dut\|zext_divisor\[5\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[5\]~_emulated\" and latch \"divider:dut\|zext_divisor\[5\]~37\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_divisor[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[4\] divider:dut\|zext_dividend\[4\]~_emulated divider:dut\|zext_dividend\[4\]~41 " "Register \"divider:dut\|zext_dividend\[4\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[4\]~_emulated\" and latch \"divider:dut\|zext_dividend\[4\]~41\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_dividend[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[4\] divider:dut\|zext_divisor\[4\]~_emulated divider:dut\|zext_divisor\[4\]~41 " "Register \"divider:dut\|zext_divisor\[4\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[4\]~_emulated\" and latch \"divider:dut\|zext_divisor\[4\]~41\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_divisor[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[3\] divider:dut\|zext_dividend\[3\]~_emulated divider:dut\|zext_dividend\[3\]~45 " "Register \"divider:dut\|zext_dividend\[3\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[3\]~_emulated\" and latch \"divider:dut\|zext_dividend\[3\]~45\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_dividend[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[3\] divider:dut\|zext_divisor\[3\]~_emulated divider:dut\|zext_divisor\[3\]~45 " "Register \"divider:dut\|zext_divisor\[3\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[3\]~_emulated\" and latch \"divider:dut\|zext_divisor\[3\]~45\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|zext_divisor[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|done divider:dut\|done~_emulated divider:dut\|done~1 " "Register \"divider:dut\|done\" is converted into an equivalent circuit using register \"divider:dut\|done~_emulated\" and latch \"divider:dut\|done~1\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|done"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|quotient_out\[2\] divider:dut\|quotient_out\[2\]~_emulated divider:dut\|quotient_out\[2\]~1 " "Register \"divider:dut\|quotient_out\[2\]\" is converted into an equivalent circuit using register \"divider:dut\|quotient_out\[2\]~_emulated\" and latch \"divider:dut\|quotient_out\[2\]~1\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|quotient_out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|quotient_out\[0\] divider:dut\|quotient_out\[0\]~_emulated divider:dut\|quotient_out\[0\]~5 " "Register \"divider:dut\|quotient_out\[0\]\" is converted into an equivalent circuit using register \"divider:dut\|quotient_out\[0\]~_emulated\" and latch \"divider:dut\|quotient_out\[0\]~5\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|quotient_out[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|quotient_out\[1\] divider:dut\|quotient_out\[1\]~_emulated divider:dut\|quotient_out\[1\]~9 " "Register \"divider:dut\|quotient_out\[1\]\" is converted into an equivalent circuit using register \"divider:dut\|quotient_out\[1\]~_emulated\" and latch \"divider:dut\|quotient_out\[1\]~9\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|quotient_out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|quotient_out\[3\] divider:dut\|quotient_out\[3\]~_emulated divider:dut\|quotient_out\[3\]~13 " "Register \"divider:dut\|quotient_out\[3\]\" is converted into an equivalent circuit using register \"divider:dut\|quotient_out\[3\]~_emulated\" and latch \"divider:dut\|quotient_out\[3\]~13\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|quotient_out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|quotient_out\[6\] divider:dut\|quotient_out\[6\]~_emulated divider:dut\|quotient_out\[6\]~17 " "Register \"divider:dut\|quotient_out\[6\]\" is converted into an equivalent circuit using register \"divider:dut\|quotient_out\[6\]~_emulated\" and latch \"divider:dut\|quotient_out\[6\]~17\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|quotient_out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|quotient_out\[5\] divider:dut\|quotient_out\[5\]~_emulated divider:dut\|quotient_out\[5\]~21 " "Register \"divider:dut\|quotient_out\[5\]\" is converted into an equivalent circuit using register \"divider:dut\|quotient_out\[5\]~_emulated\" and latch \"divider:dut\|quotient_out\[5\]~21\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|quotient_out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|quotient_out\[4\] divider:dut\|quotient_out\[4\]~_emulated divider:dut\|quotient_out\[4\]~25 " "Register \"divider:dut\|quotient_out\[4\]\" is converted into an equivalent circuit using register \"divider:dut\|quotient_out\[4\]~_emulated\" and latch \"divider:dut\|quotient_out\[4\]~25\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|quotient_out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|quotient_out\[7\] divider:dut\|quotient_out\[7\]~_emulated divider:dut\|quotient_out\[7\]~29 " "Register \"divider:dut\|quotient_out\[7\]\" is converted into an equivalent circuit using register \"divider:dut\|quotient_out\[7\]~_emulated\" and latch \"divider:dut\|quotient_out\[7\]~29\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|quotient_out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[2\] divider:dut\|shift_position\[2\]~_emulated divider:dut\|shift_position\[2\]~1 " "Register \"divider:dut\|shift_position\[2\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[2\]~_emulated\" and latch \"divider:dut\|shift_position\[2\]~1\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|shift_position[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[0\] divider:dut\|shift_position\[0\]~_emulated divider:dut\|shift_position\[0\]~5 " "Register \"divider:dut\|shift_position\[0\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[0\]~_emulated\" and latch \"divider:dut\|shift_position\[0\]~5\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|shift_position[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[1\] divider:dut\|shift_position\[1\]~_emulated divider:dut\|shift_position\[1\]~9 " "Register \"divider:dut\|shift_position\[1\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[1\]~_emulated\" and latch \"divider:dut\|shift_position\[1\]~9\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|shift_position[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[3\] divider:dut\|shift_position\[3\]~_emulated divider:dut\|shift_position\[3\]~13 " "Register \"divider:dut\|shift_position\[3\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[3\]~_emulated\" and latch \"divider:dut\|shift_position\[3\]~13\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|shift_position[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[6\] divider:dut\|shift_position\[6\]~_emulated divider:dut\|shift_position\[6\]~17 " "Register \"divider:dut\|shift_position\[6\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[6\]~_emulated\" and latch \"divider:dut\|shift_position\[6\]~17\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|shift_position[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[5\] divider:dut\|shift_position\[5\]~_emulated divider:dut\|shift_position\[5\]~21 " "Register \"divider:dut\|shift_position\[5\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[5\]~_emulated\" and latch \"divider:dut\|shift_position\[5\]~21\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|shift_position[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[4\] divider:dut\|shift_position\[4\]~_emulated divider:dut\|shift_position\[4\]~25 " "Register \"divider:dut\|shift_position\[4\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[4\]~_emulated\" and latch \"divider:dut\|shift_position\[4\]~25\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|shift_position[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[7\] divider:dut\|shift_position\[7\]~_emulated divider:dut\|shift_position\[7\]~29 " "Register \"divider:dut\|shift_position\[7\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[7\]~_emulated\" and latch \"divider:dut\|shift_position\[7\]~29\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|shift_position[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[8\] divider:dut\|shift_position\[8\]~_emulated divider:dut\|shift_position\[8\]~33 " "Register \"divider:dut\|shift_position\[8\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[8\]~_emulated\" and latch \"divider:dut\|shift_position\[8\]~33\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491819677 "|display_divider|divider:dut|shift_position[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1730491819677 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divider:dut\|done~1 divider:dut\|overflow " "Duplicate LATCH primitive \"divider:dut\|done~1\" merged with LATCH primitive \"divider:dut\|overflow\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730491819710 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1730491819710 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730491819790 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730491820257 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730491820257 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "288 " "Implemented 288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730491820298 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730491820298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "252 " "Implemented 252 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730491820298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730491820298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730491820317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  1 15:10:20 2024 " "Processing ended: Fri Nov  1 15:10:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730491820317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730491820317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730491820317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491820317 ""}
