set SynModuleInfo {
  {SRCNAME event_queue_kernel_Pipeline_VITIS_LOOP_49_1 MODELNAME event_queue_kernel_Pipeline_VITIS_LOOP_49_1 RTLNAME event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_49_1}
  {SRCNAME event_queue_kernel_Pipeline_VITIS_LOOP_33_1 MODELNAME event_queue_kernel_Pipeline_VITIS_LOOP_33_1 RTLNAME event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_33_1}
  {SRCNAME event_queue_kernel MODELNAME event_queue_kernel RTLNAME event_queue_kernel IS_TOP 1
    SUBMODULES {
      {MODELNAME event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W RTLNAME event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME event_queue_kernel_g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W RTLNAME event_queue_kernel_g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W RTLNAME event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME event_queue_kernel_g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W RTLNAME event_queue_kernel_g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
    }
  }
}
