Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jun 18 15:50:44 2024
| Host         : MOOS running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   |  9086 |     0 |          0 |    230400 |  3.94 |
|   LUT as Logic             |  6076 |     0 |          0 |    230400 |  2.64 |
|   LUT as Memory            |  3010 |     0 |          0 |    101760 |  2.96 |
|     LUT as Distributed RAM |    20 |     0 |            |           |       |
|     LUT as Shift Register  |  2990 |     0 |            |           |       |
| CLB Registers              | 19933 |     0 |          0 |    460800 |  4.33 |
|   Register as Flip Flop    | 18906 |     0 |          0 |    460800 |  4.10 |
|   Register as Latch        |  1027 |     0 |          0 |    460800 |  0.22 |
| CARRY8                     |   291 |     0 |          0 |     28800 |  1.01 |
| F7 Muxes                   |   451 |     0 |          0 |    115200 |  0.39 |
| F8 Muxes                   |   161 |     0 |          0 |     57600 |  0.28 |
| F9 Muxes                   |     0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 42    |          Yes |           - |          Set |
| 1222  |          Yes |           - |        Reset |
| 112   |          Yes |         Set |            - |
| 18557 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2832 |     0 |          0 |     28800 |  9.83 |
|   CLBL                                     |  1464 |     0 |            |           |       |
|   CLBM                                     |  1368 |     0 |            |           |       |
| LUT as Logic                               |  6076 |     0 |          0 |    230400 |  2.64 |
|   using O5 output only                     |   807 |       |            |           |       |
|   using O6 output only                     |  4360 |       |            |           |       |
|   using O5 and O6                          |   909 |       |            |           |       |
| LUT as Memory                              |  3010 |     0 |          0 |    101760 |  2.96 |
|   LUT as Distributed RAM                   |    20 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |    20 |       |            |           |       |
|   LUT as Shift Register                    |  2990 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   129 |       |            |           |       |
|     using O5 and O6                        |  2861 |       |            |           |       |
| CLB Registers                              | 19933 |     0 |          0 |    460800 |  4.33 |
|   Register driven from within the CLB      |  6975 |       |            |           |       |
|   Register driven from outside the CLB     | 12958 |       |            |           |       |
|     LUT in front of the register is unused | 11085 |       |            |           |       |
|     LUT in front of the register is used   |  1873 |       |            |           |       |
| Unique Control Sets                        |   336 |       |          0 |     57600 |  0.58 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 74.5 |     0 |          0 |       312 | 23.88 |
|   RAMB36/FIFO*    |   72 |     0 |          0 |       312 | 23.08 |
|     RAMB36E2 only |   72 |       |            |           |       |
|   RAMB18          |    5 |     0 |          0 |       624 |  0.80 |
|     RAMB18E2 only |    5 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        96 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1728 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    3 |     3 |          0 |       360 |  0.83 |
| HPIOB_M          |    1 |     1 |          0 |       144 |  0.69 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |       144 |  0.69 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    1 |     1 |          0 |        24 |  4.17 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   14 |     0 |          0 |       544 |  2.57 |
|   BUFGCE             |   13 |     0 |          0 |       208 |  6.25 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       144 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         8 | 12.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 18557 |            Register |
| SRL16E     |  4190 |                 CLB |
| LUT6       |  3210 |                 CLB |
| SRLC32E    |  1657 |                 CLB |
| LUT5       |  1170 |                 CLB |
| LUT4       |  1036 |                 CLB |
| LDCE       |  1026 |            Register |
| LUT3       |   745 |                 CLB |
| LUT2       |   690 |                 CLB |
| MUXF7      |   451 |                 CLB |
| CARRY8     |   291 |                 CLB |
| FDCE       |   196 |            Register |
| MUXF8      |   161 |                 CLB |
| LUT1       |   134 |                 CLB |
| FDSE       |   112 |            Register |
| RAMB36E2   |    72 |            BLOCKRAM |
| FDPE       |    41 |            Register |
| RAMD32     |    36 |                 CLB |
| BUFGCE     |    13 |               Clock |
| RAMB18E2   |     5 |            BLOCKRAM |
| SRLC16E    |     4 |                 CLB |
| RAMS32     |     4 |                 CLB |
| IBUFCTRL   |     2 |              Others |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| LDPE       |     1 |            Register |
| INBUF      |     1 |                 I/O |
| DIFFINBUF  |     1 |                 I/O |
| BUFG_PS    |     1 |               Clock |
| BSCANE2    |     1 |       Configuration |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------------+------+
|                 Ref Name                 | Used |
+------------------------------------------+------+
| vio_0                                    |    1 |
| u_ila_0                                  |    1 |
| dbg_hub                                  |    1 |
| clk_wiz_0                                |    1 |
| axi_ddr_mpsoc_zynq_ultra_ps_e_0_0        |    1 |
| axi_ddr_mpsoc_util_vector_logic_0_0      |    1 |
| axi_ddr_mpsoc_system_ila_0_0             |    1 |
| axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0 |    1 |
| axi_ddr_mpsoc_proc_sys_reset_0_0         |    1 |
| axi_ddr_mpsoc_PL_DDR_v1_0_0_0            |    1 |
+------------------------------------------+------+


