# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module addr_4 /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/addr/addr_4/vsrc/addr_4.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/addr/addr_4/csrc/addr_nv.cpp /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/addr/addr_4/build/auto_bind.cpp /home/mike/project/ysyx-workbench/npc/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/mike/project/ysyx-workbench/npc/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vaddr_4_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/addr/addr_4/build/addr_4"
T      3176  4591395  1720619752   309992571  1720619752   309992571 "./build/obj_dir/Vaddr_4.cpp"
T      2784  4591394  1720619752   309992571  1720619752   309992571 "./build/obj_dir/Vaddr_4.h"
T      2669  4591403  1720619752   309992571  1720619752   309992571 "./build/obj_dir/Vaddr_4.mk"
T       762  4591354  1720619752   309992571  1720619752   309992571 "./build/obj_dir/Vaddr_4__Syms.cpp"
T       948  4591393  1720619752   309992571  1720619752   309992571 "./build/obj_dir/Vaddr_4__Syms.h"
T      1084  4591396  1720619752   309992571  1720619752   309992571 "./build/obj_dir/Vaddr_4___024root.h"
T      8141  4591401  1720619752   309992571  1720619752   309992571 "./build/obj_dir/Vaddr_4___024root__DepSet_haa74862e__0.cpp"
T      5474  4591399  1720619752   309992571  1720619752   309992571 "./build/obj_dir/Vaddr_4___024root__DepSet_haa74862e__0__Slow.cpp"
T      1408  4591400  1720619752   309992571  1720619752   309992571 "./build/obj_dir/Vaddr_4___024root__DepSet_had6ce4a4__0.cpp"
T       863  4591398  1720619752   309992571  1720619752   309992571 "./build/obj_dir/Vaddr_4___024root__DepSet_had6ce4a4__0__Slow.cpp"
T       650  4591397  1720619752   309992571  1720619752   309992571 "./build/obj_dir/Vaddr_4___024root__Slow.cpp"
T       743  4591404  1720619752   309992571  1720619752   309992571 "./build/obj_dir/Vaddr_4__ver.d"
T         0        0  1720619752   309992571  1720619752   309992571 "./build/obj_dir/Vaddr_4__verFiles.dat"
T      1645  4591402  1720619752   309992571  1720619752   309992571 "./build/obj_dir/Vaddr_4_classes.mk"
S       578  4591392  1720619521   776608741  1720619521   776608741 "/home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/addr/addr_4/vsrc/addr_4.v"
S  20358144  3149425  1718856055   960441649  1718856055   960441649 "/usr/local/bin/verilator_bin"
S      3275  3278458  1720511468   638316148  1720511468   638316148 "/usr/local/share/verilator/include/verilated_std.sv"
