Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sun Jan 31 17:37:04 2016
| Host         : Heidi running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file xillydemo_timing_summary_routed.rpt -rpx xillydemo_timing_summary_routed.rpx
| Design       : xillydemo
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.954        0.000                      0                12628        0.023        0.000                      0                12628        1.410        0.000                       0                  5214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk_fpga_1             {0.000 5.000}        10.000          100.000         
gclk                   {0.000 4.000}        8.000           125.000         
  audio_mclk_OBUF      {0.000 41.667}       83.333          12.000          
  clk_fb               {0.000 20.000}       40.000          25.000          
  vga_clk_ins/clk_fb   {0.000 20.000}       40.000          25.000          
  vga_clk_ins/clkout0  {0.000 1.538}        3.077           325.000         
  vga_clk_ins/clkout1  {0.000 7.692}        15.385          65.000          
  vga_clk_ins/clkout2  {0.000 7.692}        15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1                   1.954        0.000                      0                11960        0.023        0.000                      0                11960        3.750        0.000                       0                  4789  
gclk                                                                                                                                                                     2.000        0.000                       0                     2  
  audio_mclk_OBUF                                                                                                                                                       76.667        0.000                       0                     1  
  clk_fb                                                                                                                                                                12.633        0.000                       0                     2  
  vga_clk_ins/clk_fb                                                                                                                                                    38.751        0.000                       0                     2  
  vga_clk_ins/clkout0                                                                                                                                                    1.410        0.000                       0                    10  
  vga_clk_ins/clkout1        9.906        0.000                      0                  215        0.139        0.000                      0                  215        6.712        0.000                       0                   195  
  vga_clk_ins/clkout2        2.288        0.000                      0                  417        0.077        0.000                      0                  417        7.192        0.000                       0                   213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_ins/clkout2  vga_clk_ins/clkout1       11.374        0.000                      0                   27        0.265        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_fpga_1           clk_fpga_1                 7.699        0.000                      0                    5        0.534        0.000                      0                    5  
**async_default**    vga_clk_ins/clkout2  vga_clk_ins/clkout2       12.867        0.000                      0                    4        0.507        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 audio/audio_dac_lrclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_dac_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.697ns (9.930%)  route 6.322ns (90.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.749     3.057    audio/bus_clk
    ILOGIC_X0Y77         FDRE                                         r  audio/audio_dac_lrclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y77         FDRE (Prop_fdre_C_Q)         0.517     3.574 r  audio/audio_dac_lrclk_reg_reg/Q
                         net (fo=18, routed)          3.652     7.226    audio/audio_dac_lrclk_reg
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.180     7.406 r  audio/dac_i_1/O
                         net (fo=1, routed)           2.670    10.076    audio/dac_i_1_n_0
    OLOGIC_X0Y84         FDRE                                         r  audio/audio_dac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.539    12.731    audio/bus_clk
    OLOGIC_X0Y84         FDRE                                         r  audio/audio_dac_reg/C
                         clock pessimism              0.287    13.018    
                         clock uncertainty           -0.154    12.864    
    OLOGIC_X0Y84         FDRE (Setup_fdre_C_D)       -0.834    12.030    audio/audio_dac_reg
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_slave_ins/S_AXI_BVALID/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 0.642ns (9.671%)  route 5.996ns (90.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.656     2.964    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X24Y29         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518     3.482 f  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=125, routed)         1.020     4.502    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X27Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.626 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/reset1_INV_0/O
                         net (fo=431, routed)         4.977     9.602    xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv
    SLICE_X3Y54          FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_slave_ins/S_AXI_BVALID/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.541    12.733    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X3Y54          FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_slave_ins/S_AXI_BVALID/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    12.266    xillybus_ins/xillybus_core_ins/axi4_slave_ins/S_AXI_BVALID
  -------------------------------------------------------------------
                         required time                         12.266    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/wr_arbiter_ins/unitw_3_busy/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 0.642ns (9.923%)  route 5.828ns (90.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.656     2.964    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X24Y29         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518     3.482 f  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=125, routed)         1.020     4.502    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X27Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.626 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/reset1_INV_0/O
                         net (fo=431, routed)         4.808     9.434    xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv
    SLICE_X43Y57         FDRE                                         r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/unitw_3_busy/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.565    12.757    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X43Y57         FDRE                                         r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/unitw_3_busy/C
                         clock pessimism              0.116    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X43Y57         FDRE (Setup_fdre_C_R)       -0.429    12.290    xillybus_ins/xillybus_core_ins/wr_arbiter_ins/unitw_3_busy
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/wr_arbiter_ins/unitw_3_rden/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 0.642ns (9.923%)  route 5.828ns (90.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.656     2.964    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X24Y29         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518     3.482 f  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=125, routed)         1.020     4.502    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X27Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.626 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/reset1_INV_0/O
                         net (fo=431, routed)         4.808     9.434    xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv
    SLICE_X43Y57         FDRE                                         r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/unitw_3_rden/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.565    12.757    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X43Y57         FDRE                                         r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/unitw_3_rden/C
                         clock pessimism              0.116    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X43Y57         FDRE (Setup_fdre_C_R)       -0.429    12.290    xillybus_ins/xillybus_core_ins/wr_arbiter_ins/unitw_3_rden
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 2.150ns (31.553%)  route 4.664ns (68.447%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.744     3.052    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X39Y33         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/Q
                         net (fo=159, routed)         2.610     6.118    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2
    SLICE_X21Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.242 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1111411/O
                         net (fo=88, routed)          1.627     7.869    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n111141
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.993 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_B631/O
                         net (fo=1, routed)           0.427     8.420    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_B[8]
    SLICE_X19Y38         LUT6 (Prop_lut6_I4_O)        0.124     8.544 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_lut[8]/O
                         net (fo=1, routed)           0.000     8.544    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_lut[8]
    SLICE_X19Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.076 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[8]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.076    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[11]
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.190 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[12]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.190    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[15]
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.304 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[16]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.304    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[19]
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[20]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.418    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[23]
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[24]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.532    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[27]
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.866 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[28]_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.866    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1101[29]
    SLICE_X19Y43         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.500    12.692    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X19Y43         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X19Y43         FDRE (Setup_fdre_C_D)        0.062    12.730    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 2.129ns (31.342%)  route 4.664ns (68.658%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.744     3.052    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X39Y33         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/Q
                         net (fo=159, routed)         2.610     6.118    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2
    SLICE_X21Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.242 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1111411/O
                         net (fo=88, routed)          1.627     7.869    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n111141
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.993 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_B631/O
                         net (fo=1, routed)           0.427     8.420    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_B[8]
    SLICE_X19Y38         LUT6 (Prop_lut6_I4_O)        0.124     8.544 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_lut[8]/O
                         net (fo=1, routed)           0.000     8.544    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_lut[8]
    SLICE_X19Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.076 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[8]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.076    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[11]
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.190 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[12]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.190    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[15]
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.304 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[16]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.304    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[19]
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[20]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.418    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[23]
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[24]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.532    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[27]
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.845 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1101_rs_cy[28]_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.845    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1101[31]
    SLICE_X19Y43         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.500    12.692    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X19Y43         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X19Y43         FDRE (Setup_fdre_C_D)        0.062    12.730    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 0.642ns (9.994%)  route 5.782ns (90.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.656     2.964    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X24Y29         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518     3.482 f  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=125, routed)         1.020     4.502    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X27Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.626 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/reset1_INV_0/O
                         net (fo=431, routed)         4.762     9.388    xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv
    SLICE_X40Y56         FDSE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.566    12.758    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X40Y56         FDSE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X40Y56         FDSE (Setup_fdse_C_S)       -0.429    12.291    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce
  -------------------------------------------------------------------
                         required time                         12.291    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_8_open/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 0.642ns (9.994%)  route 5.782ns (90.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.656     2.964    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X24Y29         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518     3.482 f  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=125, routed)         1.020     4.502    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X27Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.626 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/reset1_INV_0/O
                         net (fo=431, routed)         4.762     9.388    xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv
    SLICE_X40Y56         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_8_open/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.566    12.758    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X40Y56         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_8_open/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.429    12.291    xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_8_open
  -------------------------------------------------------------------
                         required time                         12.291    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 0.642ns (9.994%)  route 5.782ns (90.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.656     2.964    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X24Y29         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518     3.482 f  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=125, routed)         1.020     4.502    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X27Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.626 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/reset1_INV_0/O
                         net (fo=431, routed)         4.762     9.388    xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv
    SLICE_X40Y56         FDSE                                         r  xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.566    12.758    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X40Y56         FDSE                                         r  xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X40Y56         FDSE (Setup_fdse_C_S)       -0.429    12.291    xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce
  -------------------------------------------------------------------
                         required time                         12.291    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_5_ins/user_r_mem_8_open/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 0.642ns (9.994%)  route 5.782ns (90.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.656     2.964    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X24Y29         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518     3.482 f  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=125, routed)         1.020     4.502    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X27Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.626 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/reset1_INV_0/O
                         net (fo=431, routed)         4.762     9.388    xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv
    SLICE_X40Y56         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_5_ins/user_r_mem_8_open/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.566    12.758    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X40Y56         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_5_ins/user_r_mem_8_open/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.429    12.291    xillybus_ins/xillybus_core_ins/unitw_5_ins/user_r_mem_8_open
  -------------------------------------------------------------------
                         required time                         12.291    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  2.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/wr_arbiter_ins/wrbuffer_msg_busy/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_req/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.640%)  route 0.196ns (51.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.593     0.934    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X43Y49         FDRE                                         r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/wrbuffer_msg_busy/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.075 f  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/wrbuffer_msg_busy/Q
                         net (fo=1, routed)           0.196     1.271    xillybus_ins/xillybus_core_ins/wr_arbiter_ins/wrbuffer_msg_busy
    SLICE_X43Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.316 r  xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_req_glue_set/O
                         net (fo=1, routed)           0.000     1.316    xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_req_glue_set
    SLICE_X43Y50         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_req/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.861     1.231    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X43Y50         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_req/C
                         clock pessimism             -0.029     1.202    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.091     1.293    xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_req
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/messages_ins/unitw_3_nonempty_ack/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_nonempty/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.540%)  route 0.205ns (49.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.593     0.934    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X42Y49         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/unitw_3_nonempty_ack/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.098 f  xillybus_ins/xillybus_core_ins/messages_ins/unitw_3_nonempty_ack/Q
                         net (fo=1, routed)           0.205     1.302    xillybus_ins/xillybus_core_ins/messages_ins/unitw_3_nonempty_ack
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.347 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_nonempty_glue_set/O
                         net (fo=1, routed)           0.000     1.347    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_nonempty_glue_set
    SLICE_X42Y52         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_nonempty/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.861     1.231    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X42Y52         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_nonempty/C
                         clock pessimism             -0.029     1.202    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.120     1.322    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_nonempty
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.551     0.891    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X27Y26         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_1/Q
                         net (fo=1, routed)           0.106     1.139    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X1Y10         RAMB18E1                                     r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.858     1.228    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y10         RAMB18E1                                     r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.947    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.102    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.551     0.891    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X27Y26         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_2/Q
                         net (fo=1, routed)           0.106     1.139    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X1Y10         RAMB18E1                                     r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.858     1.228    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y10         RAMB18E1                                     r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.947    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     1.102    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.551     0.891    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X27Y26         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_3/Q
                         net (fo=1, routed)           0.106     1.139    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X1Y10         RAMB18E1                                     r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.858     1.228    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y10         RAMB18E1                                     r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.947    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155     1.102    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_next_length_unmaxed_8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_next_length_unbounded_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.383%)  route 0.207ns (52.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.556     0.897    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X23Y35         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_next_length_unmaxed_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_next_length_unmaxed_8/Q
                         net (fo=1, routed)           0.207     1.244    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_next_length_unmaxed[8]
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.289 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT101/O
                         net (fo=1, routed)           0.000     1.289    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_117_OUT[8]
    SLICE_X21Y33         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_next_length_unbounded_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.823     1.193    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X21Y33         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_next_length_unbounded_8/C
                         clock pessimism             -0.034     1.159    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.091     1.250    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_next_length_unbounded_8
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_14/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_14/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.205%)  route 0.238ns (62.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.565     0.906    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X13Y50         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_14/Q
                         net (fo=7, routed)           0.238     1.285    xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data[14]
    SLICE_X19Y49         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.832     1.202    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X19Y49         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_14/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.070     1.243    xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_14
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.226ns (52.448%)  route 0.205ns (47.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.560     0.901    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X23Y46         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_8/Q
                         net (fo=3, routed)           0.205     1.233    xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg[8]
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.098     1.331 r  xillybus_ins/xillybus_core_ins/bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT31/O
                         net (fo=1, routed)           0.000     1.331    xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT[8]
    SLICE_X20Y46         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.830     1.200    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X20Y46         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data_8/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.121     1.287    xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data_8
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data_21/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.169%)  route 0.217ns (53.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.552     0.893    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X23Y30         FDRE                                         r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data_21/Q
                         net (fo=2, routed)           0.217     1.250    xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data[21]
    SLICE_X19Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.295 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/Mmux_wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT122/O
                         net (fo=1, routed)           0.000     1.295    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_format[1]_fifo_wr_data[15]_wide_mux_35_OUT[5]
    SLICE_X19Y31         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.822     1.192    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X19Y31         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2_5/C
                         clock pessimism             -0.034     1.158    
    SLICE_X19Y31         FDRE (Hold_fdre_C_D)         0.091     1.249    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2_5
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_27/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data_27/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.226ns (55.250%)  route 0.183ns (44.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.562     0.903    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X18Y50         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_27/Q
                         net (fo=1, routed)           0.183     1.214    xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg[27]
    SLICE_X17Y49         LUT6 (Prop_lut6_I2_O)        0.098     1.312 r  xillybus_ins/xillybus_core_ins/bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT20/O
                         net (fo=1, routed)           0.000     1.312    xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_addr[5]_dma_control_reg[31]_select_6_OUT[27]
    SLICE_X17Y49         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data_27/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.832     1.202    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X17Y49         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data_27/C
                         clock pessimism             -0.029     1.173    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.091     1.264    xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data_27
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  audio/playback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  audio/playback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11  audio/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11  audio/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/Mram_rd_dma_address/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y41  xillybus_ins/xillybus_core_ins/unitr_6_ins/Mram_unitr_6_offsets1/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y41  xillybus_ins/xillybus_core_ins/unitr_6_ins/Mram_unitr_6_offsets1/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y41  xillybus_ins/xillybus_core_ins/unitr_6_ins/Mram_unitr_6_offsets1/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y41  xillybus_ins/xillybus_core_ins/unitr_6_ins/Mram_unitr_6_offsets1/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y41  xillybus_ins/xillybus_core_ins/unitr_6_ins/Mram_unitr_6_offsets1/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y41  xillybus_ins/xillybus_core_ins/unitr_6_ins/Mram_unitr_6_offsets1/RAMC_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y28  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y28  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y28  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y28  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y25  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram51/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y25  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram51/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0   audio/plle2_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0   audio/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0   audio/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0   audio/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0   audio/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0   audio/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  audio_mclk_OBUF
  To Clock:  audio_mclk_OBUF

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       76.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         audio_mclk_OBUF
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { audio/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     PLLE2_ADV_X0Y0  audio/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       83.333      76.667     PLLE2_ADV_X0Y0  audio/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { audio/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  audio/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  audio/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y0  audio/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  audio/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clk_fb
  To Clock:  vga_clk_ins/clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clk_fb
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clkout0
  To Clock:  vga_clk_ins/clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clkout0
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y74     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/clock_serdes/master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y73     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/clock_serdes/slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y92     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/serdes/master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y91     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/serdes/slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y98     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/serdes/master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y97     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/serdes/slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y96     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/serdes/master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y95     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/serdes/slave/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         3.077       1.411      BUFIO_X0Y5       xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/serdes_clk_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.077       1.828      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.077       210.283    MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clkout1
  To Clock:  vga_clk_ins/clkout1

Setup :            0  Failing Endpoints,  Worst Slack        9.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.906ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 1.200ns (22.376%)  route 4.163ns (77.624%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 20.258 - 15.385 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.821     5.285    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y90         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.456     5.741 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/Q
                         net (fo=6, routed)           1.232     6.973    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2[3]
    SLICE_X34Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o1/O
                         net (fo=1, routed)           0.897     7.994    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o1
    SLICE_X34Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.118 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.437     8.555    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.679 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          0.628     9.307    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X34Y94         LUT4 (Prop_lut4_I3_O)        0.124     9.431 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_A11/O
                         net (fo=2, routed)           0.580    10.011    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_A[0]
    SLICE_X35Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.135 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]11/O
                         net (fo=1, routed)           0.389    10.524    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]
    SLICE_X36Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.648 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[4]11/O
                         net (fo=1, routed)           0.000    10.648    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[4]
    SLICE_X36Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.762    20.258    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_4/C
                         clock pessimism              0.388    20.647    
                         clock uncertainty           -0.121    20.525    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.029    20.554    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_4
  -------------------------------------------------------------------
                         required time                         20.554    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                  9.906    

Slack (MET) :             10.226ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 0.952ns (18.915%)  route 4.081ns (81.085%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 20.258 - 15.385 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.821     5.285    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y90         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.456     5.741 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/Q
                         net (fo=6, routed)           1.232     6.973    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2[3]
    SLICE_X34Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o1/O
                         net (fo=1, routed)           0.897     7.994    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o1
    SLICE_X34Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.118 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.437     8.555    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.679 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          1.515    10.194    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X40Y95         LUT2 (Prop_lut2_I1_O)        0.124    10.318 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_qnine[6]_qnine[7]_MUX_92_o11/O
                         net (fo=1, routed)           0.000    10.318    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine[6]_qnine[7]
    SLICE_X40Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.762    20.258    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_6/C
                         clock pessimism              0.376    20.635    
                         clock uncertainty           -0.121    20.513    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.031    20.544    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_6
  -------------------------------------------------------------------
                         required time                         20.544    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                 10.226    

Slack (MET) :             10.233ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_7/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.952ns (18.936%)  route 4.075ns (81.064%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 20.258 - 15.385 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.821     5.285    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y90         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.456     5.741 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/Q
                         net (fo=6, routed)           1.232     6.973    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2[3]
    SLICE_X34Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o1/O
                         net (fo=1, routed)           0.897     7.994    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o1
    SLICE_X34Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.118 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.437     8.555    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.679 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          1.509    10.188    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X40Y93         LUT2 (Prop_lut2_I1_O)        0.124    10.312 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_qnine[7]_qnine[7]_MUX_91_o11/O
                         net (fo=1, routed)           0.000    10.312    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine[7]_qnine[7]
    SLICE_X40Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_7/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.762    20.258    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_7/C
                         clock pessimism              0.376    20.635    
                         clock uncertainty           -0.121    20.513    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)        0.032    20.545    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_7
  -------------------------------------------------------------------
                         required time                         20.545    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 10.233    

Slack (MET) :             10.233ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.952ns (18.941%)  route 4.074ns (81.059%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 20.258 - 15.385 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.821     5.285    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y90         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.456     5.741 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/Q
                         net (fo=6, routed)           1.232     6.973    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2[3]
    SLICE_X34Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o1/O
                         net (fo=1, routed)           0.897     7.994    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o1
    SLICE_X34Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.118 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.437     8.555    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.679 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          1.508    10.187    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X40Y93         LUT2 (Prop_lut2_I1_O)        0.124    10.311 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_qnine[2]_qnine[7]_MUX_96_o11/O
                         net (fo=1, routed)           0.000    10.311    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine[2]_qnine[7]
    SLICE_X40Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.762    20.258    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_2/C
                         clock pessimism              0.376    20.635    
                         clock uncertainty           -0.121    20.513    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)        0.031    20.544    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_2
  -------------------------------------------------------------------
                         required time                         20.544    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                 10.233    

Slack (MET) :             10.331ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.200ns (24.315%)  route 3.735ns (75.685%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 20.252 - 15.385 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.818     5.282    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.456     5.738 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_2/Q
                         net (fo=8, routed)           0.868     6.606    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[2]
    SLICE_X37Y84         LUT4 (Prop_lut4_I3_O)        0.124     6.730 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o2/O
                         net (fo=1, routed)           0.667     7.397    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o2
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.521 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.433     7.954    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X38Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.078 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          0.471     8.549    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X38Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.673 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_A3/O
                         net (fo=1, routed)           0.993     9.666    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_A[2]
    SLICE_X36Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.790 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]11/O
                         net (fo=1, routed)           0.303    10.093    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.217 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[4]11/O
                         net (fo=1, routed)           0.000    10.217    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[4]
    SLICE_X36Y84         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.756    20.252    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y84         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_4/C
                         clock pessimism              0.388    20.641    
                         clock uncertainty           -0.121    20.519    
    SLICE_X36Y84         FDRE (Setup_fdre_C_D)        0.029    20.548    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_4
  -------------------------------------------------------------------
                         required time                         20.548    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                 10.331    

Slack (MET) :             10.382ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.200ns (24.612%)  route 3.676ns (75.388%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 20.258 - 15.385 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.821     5.285    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y92         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.741 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_2/Q
                         net (fo=6, routed)           0.992     6.733    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2[2]
    SLICE_X37Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.857 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o1/O
                         net (fo=1, routed)           0.433     7.290    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o1
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.414 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.312     7.726    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X38Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          0.776     8.626    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.750 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[2]1/O
                         net (fo=2, routed)           0.590     9.340    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[2]
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]11/O
                         net (fo=1, routed)           0.573    10.037    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.161 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[4]11/O
                         net (fo=1, routed)           0.000    10.161    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[4]
    SLICE_X36Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.762    20.258    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_4/C
                         clock pessimism              0.376    20.635    
                         clock uncertainty           -0.121    20.513    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.029    20.542    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_4
  -------------------------------------------------------------------
                         required time                         20.542    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                 10.382    

Slack (MET) :             10.528ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.076ns (22.443%)  route 3.718ns (77.557%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 20.321 - 15.385 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.821     5.285    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y90         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.456     5.741 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/Q
                         net (fo=6, routed)           1.232     6.973    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2[3]
    SLICE_X34Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o1/O
                         net (fo=1, routed)           0.897     7.994    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o1
    SLICE_X34Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.118 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.437     8.555    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.679 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          0.463     9.142    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.266 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[1]1/O
                         net (fo=3, routed)           0.689     9.955    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[1]
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.124    10.079 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[2]11/O
                         net (fo=1, routed)           0.000    10.079    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[2]
    SLICE_X35Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.825    20.321    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X35Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/C
                         clock pessimism              0.376    20.698    
                         clock uncertainty           -0.121    20.576    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.031    20.607    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2
  -------------------------------------------------------------------
                         required time                         20.607    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                 10.528    

Slack (MET) :             10.528ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.076ns (22.452%)  route 3.716ns (77.547%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 20.321 - 15.385 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.821     5.285    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y90         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.456     5.741 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/Q
                         net (fo=6, routed)           1.232     6.973    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2[3]
    SLICE_X34Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o1/O
                         net (fo=1, routed)           0.897     7.994    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o1
    SLICE_X34Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.118 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.437     8.555    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.679 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          0.463     9.142    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.266 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[1]1/O
                         net (fo=3, routed)           0.687     9.953    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[1]
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.077 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[1]11/O
                         net (fo=1, routed)           0.000    10.077    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[1]
    SLICE_X35Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.825    20.321    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X35Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/C
                         clock pessimism              0.376    20.698    
                         clock uncertainty           -0.121    20.576    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.029    20.605    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1
  -------------------------------------------------------------------
                         required time                         20.605    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                 10.528    

Slack (MET) :             10.557ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_9/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.828ns (17.905%)  route 3.796ns (82.095%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 20.258 - 15.385 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.821     5.285    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y90         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.456     5.741 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_3/Q
                         net (fo=6, routed)           1.232     6.973    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2[3]
    SLICE_X34Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o1/O
                         net (fo=1, routed)           0.897     7.994    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o1
    SLICE_X34Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.118 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.437     8.555    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.679 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          1.230     9.909    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X40Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_9/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.762    20.258    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_9/C
                         clock pessimism              0.376    20.635    
                         clock uncertainty           -0.121    20.513    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)       -0.047    20.466    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_9
  -------------------------------------------------------------------
                         required time                         20.466    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                 10.557    

Slack (MET) :             10.650ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/n1_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/n2_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.952ns (20.429%)  route 3.708ns (79.571%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 20.251 - 15.385 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.809     5.273    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y79         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/n1_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     5.729 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/n1_1/Q
                         net (fo=6, routed)           1.302     7.031    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/n1[1]
    SLICE_X40Y83         LUT5 (Prop_lut5_I2_O)        0.124     7.155 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/GND_7_o_GND_7_o_OR_64_o1/O
                         net (fo=7, routed)           0.982     8.137    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/GND_7_o_GND_7_o_OR_64_o
    SLICE_X40Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.261 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_B_B11/O
                         net (fo=2, routed)           0.812     9.073    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_B_rs_B[0]
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.197 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_rs1/O
                         net (fo=3, routed)           0.612     9.809    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_rs
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.933 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_rs_cy[0]31/O
                         net (fo=1, routed)           0.000     9.933    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_rs_cy[0]2
    SLICE_X38Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/n2_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.755    20.251    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X38Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/n2_3/C
                         clock pessimism              0.376    20.628    
                         clock uncertainty           -0.121    20.506    
    SLICE_X38Y83         FDRE (Setup_fdre_C_D)        0.077    20.583    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/n2_3
  -------------------------------------------------------------------
                         required time                         20.583    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 10.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qnine_6/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.259     1.463    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y84         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qnine_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qnine_6/Q
                         net (fo=1, routed)           0.058     1.663    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qnine[6]
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.708 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_qnine[6]_qnine[7]_MUX_92_o11/O
                         net (fo=1, routed)           0.000     1.708    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qnine[6]_qnine[7]
    SLICE_X40Y84         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.294     1.930    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y84         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_6/C
                         clock pessimism             -0.454     1.476    
    SLICE_X40Y84         FDRE (Hold_fdre_C_D)         0.092     1.568    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_6
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_4/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.194%)  route 0.104ns (35.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.262     1.466    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_4/Q
                         net (fo=1, routed)           0.104     1.711    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine[4]
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.045     1.756 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_qnine[4]_qnine[7]_MUX_94_o11/O
                         net (fo=1, routed)           0.000     1.756    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine[4]_qnine[7]
    SLICE_X42Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.299     1.935    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_4/C
                         clock pessimism             -0.453     1.482    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.121     1.603    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_4
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_9/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_9/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.260     1.464    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X43Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_9/Q
                         net (fo=1, routed)           0.122     1.727    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten[9]
    SLICE_X42Y87         LUT4 (Prop_lut4_I3_O)        0.045     1.772 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_c1_d[3]_qten[9]_mux_47_OUT101/O
                         net (fo=1, routed)           0.000     1.772    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/c1_d[3]_qten[9]_mux_47_OUT[9]
    SLICE_X42Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_9/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.296     1.932    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_9/C
                         clock pessimism             -0.455     1.477    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.121     1.598    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_9
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_4/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_5/D
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.253     1.457    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X43Y72         FDSE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDSE (Prop_fdse_C_Q)         0.141     1.598 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_4/Q
                         net (fo=1, routed)           0.112     1.710    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi[4]
    SLICE_X42Y72         FDSE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_5/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.287     1.923    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y72         FDSE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_5/C
                         clock pessimism             -0.453     1.470    
    SLICE_X42Y72         FDSE (Hold_fdse_C_D)         0.059     1.529    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_5
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_4/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/data_out_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.265     1.469    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X38Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_4/Q
                         net (fo=1, routed)           0.114     1.748    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten[4]
    SLICE_X42Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.793 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_c1_d[3]_qten[9]_mux_47_OUT51/O
                         net (fo=1, routed)           0.000     1.793    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/c1_d[3]_qten[9]_mux_47_OUT[4]
    SLICE_X42Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/data_out_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.300     1.936    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/data_out_4/C
                         clock pessimism             -0.446     1.490    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.121     1.611    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/data_out_4
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine_4/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.265     1.469    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X38Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.148     1.617 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine_4/Q
                         net (fo=1, routed)           0.057     1.675    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine[4]
    SLICE_X38Y93         LUT2 (Prop_lut2_I0_O)        0.098     1.773 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_qnine[4]_qnine[7]_MUX_94_o11/O
                         net (fo=1, routed)           0.000     1.773    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine[4]_qnine[7]
    SLICE_X38Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.300     1.936    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X38Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_4/C
                         clock pessimism             -0.467     1.469    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.121     1.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_4
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_0/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_0/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.262     1.466    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_0/Q
                         net (fo=1, routed)           0.059     1.674    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine[0]
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.098     1.772 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_qnine[0]_qnine[7]_MUX_98_o11/O
                         net (fo=1, routed)           0.000     1.772    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine[0]_qnine[7]
    SLICE_X42Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.299     1.935    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_0/C
                         clock pessimism             -0.469     1.466    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.120     1.586    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_0
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_6/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/data_out_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.262     1.466    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_6/Q
                         net (fo=1, routed)           0.114     1.745    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten[6]
    SLICE_X42Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.790 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_c1_d[3]_qten[9]_mux_47_OUT71/O
                         net (fo=1, routed)           0.000     1.790    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/c1_d[3]_qten[9]_mux_47_OUT[6]
    SLICE_X42Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/data_out_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.300     1.936    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/data_out_6/C
                         clock pessimism             -0.453     1.483    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.121     1.604    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/data_out_6
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_8/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_8/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.260     1.464    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X43Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_8/Q
                         net (fo=1, routed)           0.139     1.744    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten[8]
    SLICE_X42Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.789 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_c1_d[3]_qten[9]_mux_47_OUT91/O
                         net (fo=1, routed)           0.000     1.789    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/c1_d[3]_qten[9]_mux_47_OUT[8]
    SLICE_X42Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_8/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.296     1.932    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_8/C
                         clock pessimism             -0.455     1.477    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.121     1.598    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_8
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_0/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_1/D
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.253     1.457    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y71         FDSE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDSE (Prop_fdse_C_Q)         0.164     1.621 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_0/Q
                         net (fo=1, routed)           0.112     1.733    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi[0]
    SLICE_X43Y72         FDSE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.287     1.923    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X43Y72         FDSE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_1/C
                         clock pessimism             -0.453     1.470    
    SLICE_X43Y72         FDSE (Hold_fdse_C_D)         0.070     1.540    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_1
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clkout1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            3.174         15.385      12.211     BUFR_X0Y5        xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y74     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/clock_serdes/master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y73     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/clock_serdes/slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y92     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/serdes/master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y91     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/serdes/slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y98     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/serdes/master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y97     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/serdes/slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y96     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/serdes/master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y95     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/serdes/slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y73     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X32Y82     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y73     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y68     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y68     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X32Y82     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y73     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/c0_d_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X37Y85     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X37Y85     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y85     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_2/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y73     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y68     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X32Y82     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X32Y82     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y73     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y68     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y73     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/c0_d_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y68     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/c1_d_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X37Y85     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X37Y85     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_1/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clkout2
  To Clock:  vga_clk_ins/clkout2

Setup :            0  Failing Endpoints,  Worst Slack        2.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[13]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_red[0]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 4.073ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.756     6.266    xillybus_ins/vga_clk
    OLOGIC_X0Y86         FDCE                                         r  xillybus_ins/vga_iob_ff[13]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         FDCE (Prop_fdce_C_Q)         0.472     6.738 r  xillybus_ins/vga_iob_ff[13]/Q
                         net (fo=1, routed)           0.001     6.739    vga4_red_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.601    10.340 r  vga4_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.340    vga4_red[0]
    M19                                                               r  vga4_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_blue[1]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 4.063ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.756     6.266    xillybus_ins/vga_clk
    OLOGIC_X0Y85         FDCE                                         r  xillybus_ins/vga_iob_ff[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         FDCE (Prop_fdce_C_Q)         0.472     6.738 r  xillybus_ins/vga_iob_ff[3]/Q
                         net (fo=1, routed)           0.001     6.739    vga4_blue_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.591    10.330 r  vga4_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.330    vga4_blue[1]
    M20                                                               r  vga4_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_vsync
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 4.024ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.290ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.780     6.290    xillybus_ins/vga_clk
    OLOGIC_X0Y49         FDCE                                         r  xillybus_ins/vga_iob_ff[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y49         FDCE (Prop_fdce_C_Q)         0.472     6.762 r  xillybus_ins/vga_iob_ff[0]/Q
                         net (fo=1, routed)           0.001     6.763    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.552    10.315 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.315    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[14]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_red[1]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 4.038ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.752     6.262    xillybus_ins/vga_clk
    OLOGIC_X0Y81         FDCE                                         r  xillybus_ins/vga_iob_ff[14]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         FDCE (Prop_fdce_C_Q)         0.472     6.734 r  xillybus_ins/vga_iob_ff[14]/Q
                         net (fo=1, routed)           0.001     6.735    vga4_red_OBUF[1]
    L20                  OBUF (Prop_obuf_I_O)         3.566    10.301 r  vga4_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.301    vga4_red[1]
    L20                                                               r  vga4_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[2]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 4.036ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.752     6.262    xillybus_ins/vga_clk
    OLOGIC_X0Y82         FDCE                                         r  xillybus_ins/vga_iob_ff[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         FDCE (Prop_fdce_C_Q)         0.472     6.734 r  xillybus_ins/vga_iob_ff[9]/Q
                         net (fo=1, routed)           0.001     6.735    vga4_green_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.564    10.299 r  vga4_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.299    vga4_green[2]
    L19                                                               r  vga4_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_blue[0]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 4.021ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.763     6.273    xillybus_ins/vga_clk
    OLOGIC_X0Y21         FDCE                                         r  xillybus_ins/vga_iob_ff[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y21         FDCE (Prop_fdce_C_Q)         0.472     6.745 r  xillybus_ins/vga_iob_ff[2]/Q
                         net (fo=1, routed)           0.001     6.746    vga4_blue_OBUF[0]
    P20                  OBUF (Prop_obuf_I_O)         3.549    10.295 r  vga4_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.295    vga4_blue[0]
    P20                                                               r  vga4_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[1]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 4.021ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.763     6.273    xillybus_ins/vga_clk
    OLOGIC_X0Y22         FDCE                                         r  xillybus_ins/vga_iob_ff[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         FDCE (Prop_fdce_C_Q)         0.472     6.745 r  xillybus_ins/vga_iob_ff[8]/Q
                         net (fo=1, routed)           0.001     6.746    vga4_green_OBUF[1]
    N20                  OBUF (Prop_obuf_I_O)         3.549    10.295 r  vga4_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.295    vga4_green[1]
    N20                                                               r  vga4_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_hsync
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 4.021ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.271ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.761     6.271    xillybus_ins/vga_clk
    OLOGIC_X0Y23         FDCE                                         r  xillybus_ins/vga_iob_ff[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y23         FDCE (Prop_fdce_C_Q)         0.472     6.743 r  xillybus_ins/vga_iob_ff[1]/Q
                         net (fo=1, routed)           0.001     6.744    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.549    10.293 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.293    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[3]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 4.018ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.748     6.258    xillybus_ins/vga_clk
    OLOGIC_X0Y79         FDCE                                         r  xillybus_ins/vga_iob_ff[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         FDCE (Prop_fdce_C_Q)         0.472     6.730 r  xillybus_ins/vga_iob_ff[10]/Q
                         net (fo=1, routed)           0.001     6.731    vga4_green_OBUF[3]
    J19                  OBUF (Prop_obuf_I_O)         3.546    10.276 r  vga4_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.276    vga4_green[3]
    J19                                                               r  vga4_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_blue[2]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 4.015ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.748     6.258    xillybus_ins/vga_clk
    OLOGIC_X0Y80         FDCE                                         r  xillybus_ins/vga_iob_ff[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         FDCE (Prop_fdce_C_Q)         0.472     6.730 r  xillybus_ins/vga_iob_ff[4]/Q
                         net (fo=1, routed)           0.001     6.731    vga4_blue_OBUF[2]
    K19                  OBUF (Prop_obuf_I_O)         3.543    10.274 r  vga4_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.274    vga4_blue[2]
    K19                                                               r  vga4_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  2.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hsync_pre/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hsync_pre_d_0/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.501%)  route 0.268ns (65.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.557     1.745    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X19Y60         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hsync_pre/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y60         FDRE (Prop_fdre_C_Q)         0.141     1.886 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hsync_pre/Q
                         net (fo=2, routed)           0.268     2.154    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hsync_pre
    SLICE_X25Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hsync_pre_d_0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.823     2.279    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X25Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hsync_pre_d_0/C
                         clock pessimism             -0.273     2.006    
    SLICE_X25Y61         FDRE (Hold_fdre_C_D)         0.070     2.076    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hsync_pre_d_0
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vsync_pre/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vsync_pre_d_0/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.950%)  route 0.247ns (60.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.557     1.745    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X16Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vsync_pre/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDRE (Prop_fdre_C_Q)         0.164     1.909 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vsync_pre/Q
                         net (fo=2, routed)           0.247     2.155    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vsync_pre
    SLICE_X24Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vsync_pre_d_0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.823     2.279    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X24Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vsync_pre_d_0/C
                         clock pessimism             -0.273     2.006    
    SLICE_X24Y61         FDRE (Hold_fdre_C_D)         0.060     2.066    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vsync_pre_d_0
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/screensaver_on_2/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.205%)  route 0.265ns (58.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.558     1.746    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X18Y58         FDSE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/screensaver_on_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y58         FDSE (Prop_fdse_C_Q)         0.141     1.887 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/screensaver_on_2/Q
                         net (fo=24, routed)          0.265     2.152    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/screensaver_on[2]
    SLICE_X23Y60         LUT5 (Prop_lut5_I2_O)        0.045     2.197 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[7]_GND_12_o_mux_27_OUT41/O
                         net (fo=1, routed)           0.000     2.197    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_data[7]_GND_12_o_mux_27_OUT[3]
    SLICE_X23Y60         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.823     2.279    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X23Y60         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_3/C
                         clock pessimism             -0.273     2.006    
    SLICE_X23Y60         FDRE (Hold_fdre_C_D)         0.092     2.098    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_3
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/screensaver_on_2/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_5/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.933%)  route 0.268ns (59.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.558     1.746    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X18Y58         FDSE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/screensaver_on_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y58         FDSE (Prop_fdse_C_Q)         0.141     1.887 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/screensaver_on_2/Q
                         net (fo=24, routed)          0.268     2.155    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/screensaver_on[2]
    SLICE_X23Y60         LUT5 (Prop_lut5_I2_O)        0.045     2.200 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[7]_GND_12_o_mux_27_OUT61/O
                         net (fo=1, routed)           0.000     2.200    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_data[7]_GND_12_o_mux_27_OUT[5]
    SLICE_X23Y60         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_5/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.823     2.279    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X23Y60         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_5/C
                         clock pessimism             -0.273     2.006    
    SLICE_X23Y60         FDRE (Hold_fdre_C_D)         0.092     2.098    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_5
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.562     1.750    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y17          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141     1.891 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.947    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X9Y17          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.828     2.284    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y17          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.534     1.750    
    SLICE_X9Y17          FDCE (Hold_fdce_C_D)         0.075     1.825    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_4/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.276%)  route 0.227ns (61.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.554     1.742    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X27Y66         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.141     1.883 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_4/Q
                         net (fo=4, routed)           0.227     2.110    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor[4]
    RAMB18_X1Y26         RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.861     2.317    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    RAMB18_X1Y26         RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
                         clock pessimism             -0.521     1.796    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.979    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_7/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.965%)  route 0.230ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.555     1.743    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X27Y65         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.141     1.884 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_7/Q
                         net (fo=4, routed)           0.230     2.114    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor[7]
    RAMB18_X1Y26         RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.861     2.317    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    RAMB18_X1Y26         RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
                         clock pessimism             -0.521     1.796    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.979    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.564     1.752    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X11Y15         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.141     1.893 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.086     1.979    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3]
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.045     2.024 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.024    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0[5]
    SLICE_X10Y15         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.830     2.286    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X10Y15         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.521     1.765    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.121     1.886    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin_6/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.555     1.743    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X29Y65         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141     1.884 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin_6/Q
                         net (fo=4, routed)           0.090     1.974    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/horigin[6]
    SLICE_X28Y65         LUT5 (Prop_lut5_I4_O)        0.045     2.019 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/Mmux_hbase[9]_horigin[9]_mux_26_OUT71/O
                         net (fo=1, routed)           0.000     2.019    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase[9]_horigin[9]_mux_26_OUT[6]
    SLICE_X28Y65         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.822     2.278    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X28Y65         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_6/C
                         clock pessimism             -0.522     1.756    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.120     1.876    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_6
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.111%)  route 0.245ns (59.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.554     1.742    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X28Y66         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.164     1.906 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_2/Q
                         net (fo=6, routed)           0.245     2.151    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor[2]
    RAMB18_X1Y26         RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.861     2.317    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    RAMB18_X1Y26         RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
                         clock pessimism             -0.502     1.815    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.998    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clkout2
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y8      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y26     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/I
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y49     xillybus_ins/vga_iob_ff[0]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y79     xillybus_ins/vga_iob_ff[10]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y65     xillybus_ins/vga_iob_ff[11]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y69     xillybus_ins/vga_iob_ff[12]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y86     xillybus_ins/vga_iob_ff[13]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y81     xillybus_ins/vga_iob_ff[14]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y66     xillybus_ins/vga_iob_ff[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
Low Pulse Width   Slow    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X6Y18      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X7Y18      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X7Y18      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X7Y18      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X23Y62     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun_d/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X22Y62     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X22Y62     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X22Y62     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X22Y62     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_1/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X10Y18     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X10Y18     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X10Y18     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X10Y18     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X10Y18     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X10Y17     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X10Y17     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X10Y16     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X10Y16     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X10Y17     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X10Y17     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clkout2
  To Clock:  vga_clk_ins/clkout1

Setup :            0  Failing Endpoints,  Worst Slack       11.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.374ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_7/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.456ns (17.629%)  route 2.131ns (82.371%))
  Logic Levels:           0  
  Clock Path Skew:        -1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 20.244 - 15.385 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.651     6.160    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y62         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.456     6.616 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_7/Q
                         net (fo=2, routed)           2.131     8.747    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green[7]
    SLICE_X40Y77         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.748    20.244    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y77         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7/C
                         clock pessimism              0.199    20.443    
                         clock uncertainty           -0.241    20.202    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)       -0.081    20.121    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7
  -------------------------------------------------------------------
                         required time                         20.121    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                 11.374    

Slack (MET) :             11.408ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_7/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_7/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.456ns (17.721%)  route 2.117ns (82.279%))
  Logic Levels:           0  
  Clock Path Skew:        -1.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 20.248 - 15.385 ) 
    Source Clock Delay      (SCD):    6.157ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.648     6.157    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y65         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y65         FDRE (Prop_fdre_C_Q)         0.456     6.613 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_7/Q
                         net (fo=2, routed)           2.117     8.730    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[7]
    SLICE_X36Y81         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_7/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.752    20.248    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y81         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_7/C
                         clock pessimism              0.199    20.447    
                         clock uncertainty           -0.241    20.206    
    SLICE_X36Y81         FDRE (Setup_fdre_C_D)       -0.067    20.139    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_7
  -------------------------------------------------------------------
                         required time                         20.139    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                 11.408    

Slack (MET) :             11.661ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_0/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_0/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.456ns (19.640%)  route 1.866ns (80.360%))
  Logic Levels:           0  
  Clock Path Skew:        -1.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 20.251 - 15.385 ) 
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.650     6.159    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y64         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.456     6.615 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_0/Q
                         net (fo=1, routed)           1.866     8.481    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[0]
    SLICE_X36Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.755    20.251    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_0/C
                         clock pessimism              0.199    20.450    
                         clock uncertainty           -0.241    20.209    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)       -0.067    20.142    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_0
  -------------------------------------------------------------------
                         required time                         20.142    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                 11.661    

Slack (MET) :             11.683ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_4/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.456ns (19.664%)  route 1.863ns (80.336%))
  Logic Levels:           0  
  Clock Path Skew:        -1.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 20.251 - 15.385 ) 
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.650     6.159    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y64         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.456     6.615 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_4/Q
                         net (fo=2, routed)           1.863     8.478    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green[4]
    SLICE_X40Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.755    20.251    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_4/C
                         clock pessimism              0.199    20.450    
                         clock uncertainty           -0.241    20.209    
    SLICE_X40Y83         FDRE (Setup_fdre_C_D)       -0.047    20.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_4
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                 11.683    

Slack (MET) :             11.685ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_5/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_5/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.456ns (19.760%)  route 1.852ns (80.240%))
  Logic Levels:           0  
  Clock Path Skew:        -1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 20.244 - 15.385 ) 
    Source Clock Delay      (SCD):    6.162ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.653     6.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X23Y60         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         FDRE (Prop_fdre_C_Q)         0.456     6.618 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_5/Q
                         net (fo=2, routed)           1.852     8.470    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[5]
    SLICE_X41Y77         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_5/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.748    20.244    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y77         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_5/C
                         clock pessimism              0.199    20.443    
                         clock uncertainty           -0.241    20.202    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)       -0.047    20.155    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_5
  -------------------------------------------------------------------
                         required time                         20.155    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                 11.685    

Slack (MET) :             11.702ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.456ns (20.119%)  route 1.811ns (79.881%))
  Logic Levels:           0  
  Clock Path Skew:        -1.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 20.251 - 15.385 ) 
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.650     6.159    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X23Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y63         FDRE (Prop_fdre_C_Q)         0.456     6.615 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_2/Q
                         net (fo=2, routed)           1.811     8.426    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green[2]
    SLICE_X39Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.755    20.251    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X39Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_2/C
                         clock pessimism              0.199    20.450    
                         clock uncertainty           -0.241    20.209    
    SLICE_X39Y83         FDRE (Setup_fdre_C_D)       -0.081    20.128    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_2
  -------------------------------------------------------------------
                         required time                         20.128    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 11.702    

Slack (MET) :             11.761ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_7/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_7/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.456ns (20.633%)  route 1.754ns (79.367%))
  Logic Levels:           0  
  Clock Path Skew:        -1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 20.241 - 15.385 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.651     6.160    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y62         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.456     6.616 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_7/Q
                         net (fo=2, routed)           1.754     8.370    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[7]
    SLICE_X40Y74         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_7/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.745    20.241    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y74         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_7/C
                         clock pessimism              0.199    20.440    
                         clock uncertainty           -0.241    20.199    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)       -0.067    20.132    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_7
  -------------------------------------------------------------------
                         required time                         20.132    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                 11.761    

Slack (MET) :             11.786ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_4/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.456ns (20.700%)  route 1.747ns (79.300%))
  Logic Levels:           0  
  Clock Path Skew:        -1.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 20.251 - 15.385 ) 
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.650     6.159    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X23Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y63         FDRE (Prop_fdre_C_Q)         0.456     6.615 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_4/Q
                         net (fo=2, routed)           1.747     8.362    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[4]
    SLICE_X36Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.755    20.251    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_4/C
                         clock pessimism              0.199    20.450    
                         clock uncertainty           -0.241    20.209    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)       -0.061    20.148    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_4
  -------------------------------------------------------------------
                         required time                         20.148    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                 11.786    

Slack (MET) :             11.838ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_5/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_5/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.456ns (21.450%)  route 1.670ns (78.550%))
  Logic Levels:           0  
  Clock Path Skew:        -1.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 20.247 - 15.385 ) 
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.650     6.159    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y63         FDRE (Prop_fdre_C_Q)         0.456     6.615 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_5/Q
                         net (fo=2, routed)           1.670     8.285    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green[5]
    SLICE_X41Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_5/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.751    20.247    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y80         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_5/C
                         clock pessimism              0.199    20.446    
                         clock uncertainty           -0.241    20.205    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.081    20.124    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_5
  -------------------------------------------------------------------
                         required time                         20.124    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                 11.838    

Slack (MET) :             11.840ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.456ns (21.387%)  route 1.676ns (78.613%))
  Logic Levels:           0  
  Clock Path Skew:        -1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 20.244 - 15.385 ) 
    Source Clock Delay      (SCD):    6.162ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.653     6.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X23Y60         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         FDRE (Prop_fdre_C_Q)         0.456     6.618 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_1/Q
                         net (fo=1, routed)           1.676     8.294    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[1]
    SLICE_X36Y77         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.748    20.244    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y77         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_1/C
                         clock pessimism              0.199    20.443    
                         clock uncertainty           -0.241    20.202    
    SLICE_X36Y77         FDRE (Setup_fdre_C_D)       -0.067    20.135    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_1
  -------------------------------------------------------------------
                         required time                         20.135    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 11.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_de/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.141ns (23.829%)  route 0.451ns (76.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.552     1.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X26Y68         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_de/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.141     1.881 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_de/Q
                         net (fo=1, routed)           0.451     2.332    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_de
    SLICE_X32Y82         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.318     1.954    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X32Y82         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/CLK
                         clock pessimism             -0.231     1.724    
                         clock uncertainty            0.241     1.965    
    SLICE_X32Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.067    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_vsync/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.164ns (21.699%)  route 0.592ns (78.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.554     1.742    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X24Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_vsync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.164     1.906 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_vsync/Q
                         net (fo=2, routed)           0.592     2.498    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_vsync
    SLICE_X42Y68         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.291     1.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y68         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/CLK
                         clock pessimism             -0.231     1.697    
                         clock uncertainty            0.241     1.938    
    SLICE_X42Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.040    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_6/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.259%)  route 0.591ns (80.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.552     1.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y63         FDRE (Prop_fdre_C_Q)         0.141     1.881 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_6/Q
                         net (fo=2, routed)           0.591     2.472    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[6]
    SLICE_X36Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.289     1.925    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_6/C
                         clock pessimism             -0.231     1.695    
                         clock uncertainty            0.241     1.936    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.070     2.006    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_6
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.550%)  route 0.662ns (82.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.554     1.742    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X23Y60         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         FDRE (Prop_fdre_C_Q)         0.141     1.883 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_3/Q
                         net (fo=2, routed)           0.662     2.545    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green[3]
    SLICE_X39Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.289     1.925    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X39Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_3/C
                         clock pessimism             -0.231     1.695    
                         clock uncertainty            0.241     1.936    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.070     2.006    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_3
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_hsync/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.164ns (19.458%)  route 0.679ns (80.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.554     1.742    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X24Y61         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_hsync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.164     1.906 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_hsync/Q
                         net (fo=2, routed)           0.679     2.585    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_hsync
    SLICE_X42Y73         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.285     1.921    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y73         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/CLK
                         clock pessimism             -0.231     1.691    
                         clock uncertainty            0.241     1.932    
    SLICE_X42Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.034    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.141ns (17.142%)  route 0.682ns (82.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.554     1.742    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X23Y60         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         FDRE (Prop_fdre_C_Q)         0.141     1.883 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_3/Q
                         net (fo=2, routed)           0.682     2.564    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[3]
    SLICE_X40Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.289     1.925    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_3/C
                         clock pessimism             -0.231     1.695    
                         clock uncertainty            0.241     1.936    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.070     2.006    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_3
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.273%)  route 0.725ns (83.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.552     1.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y63         FDRE (Prop_fdre_C_Q)         0.141     1.881 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_2/Q
                         net (fo=1, routed)           0.725     2.606    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[2]
    SLICE_X36Y76         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.285     1.921    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y76         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_2/C
                         clock pessimism             -0.231     1.691    
                         clock uncertainty            0.241     1.932    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.070     2.002    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_2
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_0/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_0/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.141ns (16.478%)  route 0.715ns (83.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.552     1.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y63         FDRE (Prop_fdre_C_Q)         0.141     1.881 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_0/Q
                         net (fo=1, routed)           0.715     2.596    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[0]
    SLICE_X38Y74         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.284     1.920    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X38Y74         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_0/C
                         clock pessimism             -0.231     1.690    
                         clock uncertainty            0.241     1.931    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.059     1.990    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_0
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.141ns (15.913%)  route 0.745ns (84.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.552     1.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y65         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y65         FDRE (Prop_fdre_C_Q)         0.141     1.881 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_2/Q
                         net (fo=1, routed)           0.745     2.626    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[2]
    SLICE_X36Y78         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.288     1.924    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y78         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_2/C
                         clock pessimism             -0.231     1.694    
                         clock uncertainty            0.241     1.935    
    SLICE_X36Y78         FDRE (Hold_fdre_C_D)         0.070     2.005    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_2
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.141ns (15.613%)  route 0.762ns (84.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.553     1.741    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y62         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.141     1.882 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_1/Q
                         net (fo=1, routed)           0.762     2.644    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[1]
    SLICE_X36Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.293     1.929    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_1/C
                         clock pessimism             -0.231     1.699    
                         clock uncertainty            0.241     1.940    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.066     2.006    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_1
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.638    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.580ns (32.886%)  route 1.184ns (67.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.674     2.982    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y15          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456     3.438 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.094    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X7Y15          LUT2 (Prop_lut2_I1_O)        0.124     4.218 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.528     4.746    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X6Y15          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.500    12.692    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y15          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.268    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X6Y15          FDPE (Recov_fdpe_C_PRE)     -0.361    12.445    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                          -4.746    
  -------------------------------------------------------------------
                         slack                                  7.699    

Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.580ns (32.886%)  route 1.184ns (67.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.674     2.982    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y15          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456     3.438 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.094    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X7Y15          LUT2 (Prop_lut2_I1_O)        0.124     4.218 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.528     4.746    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X6Y15          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.500    12.692    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y15          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.268    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X6Y15          FDPE (Recov_fdpe_C_PRE)     -0.361    12.445    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                          -4.746    
  -------------------------------------------------------------------
                         slack                                  7.699    

Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.419ns (32.988%)  route 0.851ns (67.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.720     3.028    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y16          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDPE (Prop_fdpe_C_Q)         0.419     3.447 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.851     4.298    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y16          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.499    12.691    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y16          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X7Y16          FDPE (Recov_fdpe_C_PRE)     -0.532    12.236    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  7.938    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.419ns (35.014%)  route 0.778ns (64.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.720     3.028    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y16          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDPE (Prop_fdpe_C_Q)         0.419     3.447 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.778     4.225    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_full_ff_i
    SLICE_X2Y16          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.544    12.736    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X2Y16          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.269    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X2Y16          FDPE (Recov_fdpe_C_PRE)     -0.534    12.318    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  8.093    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.419ns (35.014%)  route 0.778ns (64.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.720     3.028    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y16          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDPE (Prop_fdpe_C_Q)         0.419     3.447 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.778     4.225    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X2Y16          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        1.544    12.736    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X2Y16          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.269    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X2Y16          FDPE (Recov_fdpe_C_PRE)     -0.534    12.318    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  8.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.189%)  route 0.270ns (67.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.580     0.921    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y16          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.270     1.318    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_full_ff_i
    SLICE_X2Y16          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.846     1.216    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X2Y16          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.282     0.934    
    SLICE_X2Y16          FDPE (Remov_fdpe_C_PRE)     -0.149     0.785    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.189%)  route 0.270ns (67.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.580     0.921    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y16          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.270     1.318    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X2Y16          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.846     1.216    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X2Y16          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.282     0.934    
    SLICE_X2Y16          FDPE (Remov_fdpe_C_PRE)     -0.149     0.785    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.128ns (26.770%)  route 0.350ns (73.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.580     0.921    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y16          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.350     1.399    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y16          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.827     1.197    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y16          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.262     0.935    
    SLICE_X7Y16          FDPE (Remov_fdpe_C_PRE)     -0.148     0.787    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.199%)  route 0.392ns (67.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.562     0.903    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y15          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.219     1.263    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X7Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.308 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.173     1.480    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X6Y15          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.828     1.198    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y15          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.282     0.916    
    SLICE_X6Y15          FDPE (Remov_fdpe_C_PRE)     -0.071     0.845    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.199%)  route 0.392ns (67.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.562     0.903    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y15          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.219     1.263    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X7Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.308 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.173     1.480    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X6Y15          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4791, routed)        0.828     1.198    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y15          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.282     0.916    
    SLICE_X6Y15          FDPE (Remov_fdpe_C_PRE)     -0.071     0.845    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.636    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vga_clk_ins/clkout2
  To Clock:  vga_clk_ins/clkout2

Setup :            0  Failing Endpoints,  Worst Slack       12.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.867ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.642ns (31.856%)  route 1.373ns (68.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.658ns = ( 21.043 - 15.385 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.673     6.182    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDPE (Prop_fdpe_C_Q)         0.518     6.700 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.683     7.383    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.124     7.507 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.690     8.198    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y18          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.402    19.452    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.543 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.499    21.043    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.502    21.545    
                         clock uncertainty           -0.121    21.424    
    SLICE_X7Y18          FDPE (Recov_fdpe_C_PRE)     -0.359    21.065    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.065    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                 12.867    

Slack (MET) :             12.867ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.642ns (31.856%)  route 1.373ns (68.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.658ns = ( 21.043 - 15.385 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.673     6.182    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDPE (Prop_fdpe_C_Q)         0.518     6.700 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.683     7.383    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.124     7.507 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.690     8.198    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y18          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.402    19.452    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.543 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.499    21.043    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.502    21.545    
                         clock uncertainty           -0.121    21.424    
    SLICE_X7Y18          FDPE (Recov_fdpe_C_PRE)     -0.359    21.065    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.065    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                 12.867    

Slack (MET) :             12.867ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.642ns (31.856%)  route 1.373ns (68.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.658ns = ( 21.043 - 15.385 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.673     6.182    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDPE (Prop_fdpe_C_Q)         0.518     6.700 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.683     7.383    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.124     7.507 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.690     8.198    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y18          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.402    19.452    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.543 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.499    21.043    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.502    21.545    
                         clock uncertainty           -0.121    21.424    
    SLICE_X7Y18          FDPE (Recov_fdpe_C_PRE)     -0.359    21.065    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.065    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                 12.867    

Slack (MET) :             13.584ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.478ns (45.916%)  route 0.563ns (54.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.658ns = ( 21.043 - 15.385 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.720     6.229    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDPE (Prop_fdpe_C_Q)         0.478     6.707 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.563     7.270    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X6Y18          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.402    19.452    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.543 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.499    21.043    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.465    21.508    
                         clock uncertainty           -0.121    21.387    
    SLICE_X6Y18          FDPE (Recov_fdpe_C_PRE)     -0.532    20.855    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         20.855    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                 13.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.277%)  route 0.249ns (62.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.580     1.768    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDPE (Prop_fdpe_C_Q)         0.148     1.916 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.249     2.165    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X6Y18          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.827     2.283    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.501     1.782    
    SLICE_X6Y18          FDPE (Remov_fdpe_C_PRE)     -0.124     1.658    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.679%)  route 0.472ns (69.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.560     1.748    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y19          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.912 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.223     2.135    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     2.180 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.249     2.429    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y18          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.827     2.283    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.520     1.763    
    SLICE_X7Y18          FDPE (Remov_fdpe_C_PRE)     -0.095     1.668    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.679%)  route 0.472ns (69.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.560     1.748    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y19          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.912 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.223     2.135    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     2.180 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.249     2.429    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y18          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.827     2.283    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.520     1.763    
    SLICE_X7Y18          FDPE (Remov_fdpe_C_PRE)     -0.095     1.668    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.679%)  route 0.472ns (69.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.560     1.748    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y19          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.912 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.223     2.135    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     2.180 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.249     2.429    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y18          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.827     2.283    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.520     1.763    
    SLICE_X7Y18          FDPE (Remov_fdpe_C_PRE)     -0.095     1.668    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.761    





