[1] U. Hoelzle and L. A. Barroso, The Datacenter As a Computer: An
Introduction to the Design of Warehouse-Scale Machines. Morgan and
Claypool Publishers, 2009.
[2] K. Lim, J. Chang, T. Mudge, P. Ranganathan, S. K. Reinhardt, and
T. F. Wenisch, “Disaggregated Memory for Expansion and Sharing in
Blade Servers,” in ISCA, 2009.
[3] K. T. Malladi, B. C. Lee, F. A. Nothaft, C. Kozyrakis, K. Periyathambi,
and M. Horowitz, “Towards Energy-Proportional Datacenter Memory
with Mobile DRAM,” in ISCA, 2012.
[4] D. H. Yoon, J. Chang, N. Muralimanohar, and P. Ranganathan,
“BOOM: Enabling Mobile Memory Based Low-Power Server
DIMMs,” in ISCA, 2012.
[5] H. Zheng, J. Lin, Z. Zhang, and Z. Zhu, “Decoupled DIMM: Building
High-bandwidth Memory System Using Low-speed DRAM Devices,”
in ISCA, 2009.
[6] H. David, C. Fallin, E. Gorbatov, U. R. Hanebutte, and O. Mutlu,
“Memory Power Management via Dynamic Voltage/Frequency Scaling,” in ICAC, 2011.
[7] Y. Song and E. Ipek, “More is Less: Improving the Energy Efficiency
of Data Movement via Opportunistic Use of Sparse Codes,” in MICRO, 2015.
[8] A. N. Udipi, N. Muralimanohar, N. Chatterjee, R. Balasubramonian,
A. Davis, and N. P. Jouppi, “Rethinking DRAM Design and Organization for Energy-Constrained Multi-Cores,” in ISCA, 2010.
[9] E. Cooper-Balis and B. Jacob, “Fine-Grained Activation for Power
Reduction in DRAM,” IEEE Micro, 2010.
[10] T. Zhang, K. Chen, C. Xu, G. Sun, T. Wang, and Y. Xie, “Half-DRAM:
A High-bandwidth and Low-power DRAM Architecture from the Rethinking of Fine-grained Activation,” in ISCA, 2014.
[11] Samsung Electronics Co., Ltd., “2Gb E-die DDR3 SDRAM Datasheet
– K4B2G0846E.” http://www.samsung.com/semiconductor/
products/dram/server-dram.
[12] B. Keeth, R. J. Baker, B. Johnson, and F. Lin, DRAM Circuit Design:
Fundamental and High-Speed Topics. Wiley-IEEE Press, 2007.
[13] T. Vogelsang, “Understanding the Energy Consumption of Dynamic
Random Access Memories,” in MICRO, 2010.
[14] Y. Kim, V. Seshadri, D. Lee, J. Liu, and O. Mutlu, “A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM,” in ISCA, 2012.
[15] D. Kaseridis, J. Stuecheli, and L. K. John, “Minimalist Open-page:
A DRAM Page-mode Scheduling Policy for the Many-core Era,” in
MICRO, 2011.
[16] S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens,
“Memory Access Scheduling,” in ISCA, 2000.
[17] Y. Lee, S. Kim, S. Hong, and J. Lee, “Skinflint DRAM System: Minimizing DRAM Chip Writes for Low Power,” in HPCA, 2013.
[18] D. H. Yoon, M. K. Jeong, M. Sullivan, and M. Erez, “The Dynamic
Granularity Memory System,” in ISCA, 2012.
[19] F. Ware and C. Hampel, “Improving Power and Data Efficiency with
Threaded Memory Modules,” in ICCD, 2006.
[20] H. Zheng, J. Lin, Z. Zhang, E. Gorbatov, H. David, and Z. Zhu, “MiniRank: Adaptive DRAM Architecture for Improving Memory Power
Efficiency,” in MICRO, 2008.
[21] J. H. Ahn, N. P. Jouppi, C. Kozyrakis, J. Leverich, and R. S. Schreiber,
“Future Scaling of Processor-memory Interfaces,” in SC, 2009.
[22] J. H. Ahn, J. Leverich, R. Schreiber, and N. P. Jouppi, “Multicore
DIMM: An Energy Efficient Memory Module with Independently
Controlled DRAMs,” CAL, 2009.
[23] D. H. Yoon, M. K. Jeong, and M. Erez, “Adaptive Granularity Memory
Systems: A Tradeoff Between Storage Efficiency and Throughput,” in
ISCA, 2011.
[24] N. D. Gulur, R. Manikantan, M. Mehendale, and R. Govindarajan,
“Multiple Sub-row Buffers in DRAM: Unlocking Performance and

Energy Improvement Opportunities,” in ICS, 2012.
[25] Y. H. Son, O. Seongil, H. Yang, D. Jung, J. H. Ahn, J. Kim, J. Kim,
and J. W. Lee, “Microbank: Architecting Through-Silicon InterposerBased Main Memory Systems,” in SC, 2014.
[26] H. Seol, W. Shin, J. Jang, J. Choi, J. Suh, and L.-S. Kim, “Energy
Efficient Data Encoding in DRAM Channels Exploiting Data Value
Similarity,” in ISCA, 2016.
[27] K. Basu, A. Choudhary, J. Pisharath, and M. Kandemir, “Power Protocol: Reducing Power Dissipation on Off-Chip Data Buses,” in MICRO, 2002.
[28] M. R. Stan and W. P. Burleson, “Bus-Invert Coding for Low-Power
I/O,” TVLSI, 1995.
[29] C. J. Lee, V. Narasiman, E. Ebrahimi, O. Mutlu, and Y. N.
Patt, “DRAM-Aware Last-Level Cache Writeback: Reducing WriteCaused Interference in Memory Systems,” Tech. Rep. TR-HPS-20102, University of Texas at Austin, 2010.
[30] J. Stuecheli, D. Kaseridis, D. Daly, H. C. Hunter, and L. K. John, “The
Virtual Write Queue: Coordinating DRAM and Last-Level Cache
Policies,” in ISCA, 2010.
[31] V. Seshadri, A. Bhowmick, O. Mutlu, P. B. Gibbons, M. A. Kozuch,
and T. C. Mowry, “The Dirty-block Index,” in ISCA, 2014.
[32] J. S. Liptay, “Structural Aspects of the System/360 Model 85: II the
Cache,” IBM Systems Journal, 1968.
[33] Samsung Electronics Co., Ltd., “8Gb B-die DDR4 SDRAM Datasheet
– K4A8G085WB.” http://www.samsung.com/semiconductor/
products/dram/server-dram.
[34] K. Chen, S. Li, N. Muralimanohar, J. H. Ahn, J. B. Brockman, and
N. P. Jouppi, “CACTI-3DD: Architecture-level Modeling for 3D Diestacked DRAM Main Memory,” in DATE, 2012.
[35] S. W. Keckler, W. J. Dally, B. Khailany, M. Garland, and D. Glasco,
“GPUs and the Future of Parallel Computing,” IEEE Micro, 2011.
[36] B.-S. Kong, S.-S. Kim, and Y.-H. Jun, “Conditional-Capture Flip-Flop
for Statistical Power Reduction,” JSSC, 2001.
[37] K. Itoh, VLSI Memory Chip Design. Springer, 2001.
[38] B. Schroeder, E. Pinheiro, and W.-D. Weber, “DRAM Errors in the
Wild: A Large-Scale Field Study,” in SIGMETRICS, 2009.
[39] S. Lin and D. Costello, Error Control Coding: Fundamentals and Applications. Pearson-Prentice Hall, 2004.
[40] T. J. Dell, “A White Paper on the Benefits of Chipkill-Correct ECC
for PC Server Main Memory,” IBM Microelectronics Division, 1997.
[41] Samsung Electronics Co., Ltd., “240pin DDR3 Unbuffered DIMM
Datasheet – M391B5773DH0.” http://www.samsung.com/
semiconductor/products/dram/pc-dram.
[42] Samsung Electronics Co., Ltd., “240pin DDR3 Registered DIMM
Datasheet – M393B5773DH0.” http://www.samsung.com/
semiconductor/products/dram/server-dram.
[43] A. Seznec, “Decoupled Sectored Caches: Conciliating Low Tag Implementation Cost,” in ISCA, 1994.
[44] A. González, C. Aliagas, and M. Valero, “A Data Cache with Multiple
Caching Strategies Tuned to Different Types of Locality,” in ICS, July
1995.
[45] J. B. Rothman and A. J. Smith, “The Pool of Subsectors Cache Design,” in ICS, 1999.
[46] S. Kumar and C. Wilkerson, “Exploiting Spatial Locality in Data
Caches Using Spatial Footprints,” in ISCA, 1998.
[47] C. F. Chen, S. H. Yang, B. Falsafi, and A. Moshovos, “Accurate and
Complexity-Effective Spatial Pattern Prediction,” in HPCA, 2004.
[48] Micron Inc., “TN-41-01: Calculating Memory System Power for
DDR3.” http://www.micron.com/support/power-calc.
[49] Micron Inc., “DDR3 SDRAM System-Power Calculator.” http://
www.micron.com/support/power-calc.
[50] N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi,
A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen,
K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood, “The
gem5 simulator,” CAN, 2011.
[51] P. Rosenfeld, E. Cooper-Balis, and B. Jacob, “DRAMSim2: A Cycle
Accurate Memory System Simulator,” CAL, 2011.
[52] Standard Performance Evaluation Corp., “SPEC CPU2006 Benchmark Suite.” https://www.spec.org/cpu2006.
[53] M. C. Carlisle and A. Rogers, “Software Caching and Computation
Migration in Olden,” in PPoPP, 1995.
[54] B. R. Gaeke, “GUPS (Giga-Updates per Second) Benchmark.” http:
//www.dgate.org/~brg/files/dis/gups.
[55] C. Zilles, “Linked List Traversal Micro-Benchmark.” http://
zilles.cs.illinois.edu/llubenchmark.html.
[56] G. Hamerly, E. Perelman, J. Lau, and B. Calder, “SimPoint 3.0: Faster
and More Flexible Program Analysis,” in MoBS, 2005.