<dec f='llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.h' l='85' type='Optional&lt;llvm::DestSourcePair&gt; llvm::MipsSEInstrInfo::isCopyInstrImpl(const llvm::MachineInstr &amp; MI) const'/>
<doc f='llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.h' l='81'>/// If the specific machine instruction is a instruction that moves/copies
  /// value from one register to another register return destination and source
  /// registers as machine operands.</doc>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='960' c='_ZNK4llvm15TargetInstrInfo15isCopyInstrImplERKNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp' l='224' ll='242' type='Optional&lt;llvm::DestSourcePair&gt; llvm::MipsSEInstrInfo::isCopyInstrImpl(const llvm::MachineInstr &amp; MI) const'/>
<doc f='llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp' l='221'>/// We check for the common case of &apos;or&apos;, as it&apos;s MIPS&apos; preferred instruction
/// for GPRs but we have to check the operands to ensure that is the case.
/// Other move instructions for MIPS are directly identifiable.</doc>
