Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/interpreter_tb_isim_beh.exe -prj /home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/interpreter_tb_beh.prj work.interpreter_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/common.vhd" into library work
Parsing VHDL file "/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/pixel_ptr.vhd" into library work
Parsing VHDL file "/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/ot.vhd" into library work
Parsing VHDL file "/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/bs.vhd" into library work
Parsing VHDL file "/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/interpreter.vhd" into library work
Parsing VHDL file "/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/interpreter_tb.vhd" into library work
WARNING:HDLCompiler:946 - "/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/interpreter_tb.vhd" Line 158: Actual for formal port rgb_i is neither a static name nor a globally static expression
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97248 KB
Fuse CPU Usage: 2590 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package math_real
Compiling package common
Compiling architecture behavioral of entity pixel_ptr [pixel_ptr_default]
Compiling architecture behavioral of entity ot [ot_default]
Compiling architecture behavioral of entity bs [bs_default]
Compiling architecture behavioral of entity interpreter [interpreter_default]
Compiling architecture behavior of entity interpreter_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable /home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/interpreter_tb_isim_beh.exe
Fuse Memory Usage: 673272 KB
Fuse CPU Usage: 2860 ms
GCC CPU Usage: 1140 ms
