INFO-FLOW: Workspace /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1 opened at Sun Jun 27 17:40:59 CEST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute     source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/wardo/Documents/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/wardo/Documents/Xilinx/Vivado/2020.1/data:/home/wardo/Documents/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/wardo/Documents/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/wardo/Documents/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.93 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_family_info -name zynq -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.04 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/fft.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/fft.zip
Execute     config_export -output=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/fft.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Command   open_solution done; 2.23 sec.
Execute   set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/wardo/Documents/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/wardo/Documents/Xilinx/Vivado/2020.1/data:/home/wardo/Documents/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_family_info -name zynq -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/fft.zip -rtl vhdl 
Execute   source ./hls-proj/solution1/directives.tcl 
Execute     set_directive_top -name fft fft 
INFO-FLOW: Setting directive 'TOP' name=fft 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling fft.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang.fft.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/wardo/Documents/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E fft.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot -I /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pp.0.cpp > /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang.fft.cpp.out.log 2> /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang.fft.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top fft -name=fft 
INFO-FLOW: Setting directive 'TOP' name=fft 
INFO-FLOW: Setting directive 'TOP' name=fft 
INFO-FLOW: Setting directive 'TOP' name=fft 
INFO-FLOW: Setting directive 'TOP' name=fft 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=fft 
INFO-FLOW: Setting directive 'TOP' name=fft 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/all.directive.json -fix-errors /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.81 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang-tidy.fft.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang-tidy.fft.pp.0.cpp.out.log 2> /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang-tidy.fft.pp.0.cpp.err.log 
Command         ap_eval done; 1.05 sec.
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 1.09 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang-tidy.fft.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang-tidy.fft.pp.0.cpp.out.log 2> /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang-tidy.fft.pp.0.cpp.err.log 
Command         ap_eval done; 0.58 sec.
Command       clang_tidy done; 0.58 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang-tidy.fft.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang-tidy.fft.pp.0.cpp.out.log 2> /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang-tidy.fft.pp.0.cpp.err.log 
Command         ap_eval done; 0.66 sec.
Command       clang_tidy done; 0.67 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft.pp.0.cpp.diag.yml /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft.pp.0.cpp.out.log 2> /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft.pp.0.cpp.err.log 
Command       ap_eval done; 0.6 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang-tidy.fft.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang-tidy.fft.pp.0.cpp.out.log 2> /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang-tidy.fft.pp.0.cpp.err.log 
Command         ap_eval done; 0.65 sec.
Command       clang_tidy done; 0.65 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang.fft.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot -I /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.bc > /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang.fft.pragma.2.cpp.out.log 2> /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang.fft.pragma.2.cpp.err.log 
Command       ap_eval done; 0.55 sec.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.g.bc"  
Execute         ap_eval exec -ignorestderr /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.g.bc -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.0.bc > /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.36 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.36 sec.
Execute       run_link_or_opt -opt -out /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fft -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fft -reflow-float-conversion -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.29 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.29 sec.
Execute       run_link_or_opt -out /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
Execute       run_link_or_opt -opt -out /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fft 
Execute         ap_eval exec -ignorestderr /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fft -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_interface 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/wardo/Documents/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=fft -mllvm -hls-db-dir -mllvm /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -reflow-enable-interface-default-setting=false -mllvm -reflow-enable-slave-interface-default-setting=false -mllvm -gen-kernel-xml=false -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -x ir /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.lto.bc > /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 1.4 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<complex, 0>::write(complex const&)' into 'hls::stream<complex, 0>::operator<<(complex const&)' (/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::write(bool const&)' into 'hls::stream<bool, 0>::operator<<(bool const&)' (/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<qdma_axis<64, 0, 0, 0>, 0>::read()' into 'packComplex(hls::stream<complex, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<bool, 0>&)' (fft.cpp:9:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<qdma_axis<64, 0, 0, 0>, 0>::read()' into 'packComplex(hls::stream<complex, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<bool, 0>&)' (fft.cpp:10:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::operator<<(bool const&)' into 'packComplex(hls::stream<complex, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<bool, 0>&)' (fft.cpp:18:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::operator<<(bool const&)' into 'packComplex(hls::stream<complex, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<bool, 0>&)' (fft.cpp:14:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<complex, 0>::operator<<(complex const&)' into 'packComplex(hls::stream<complex, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<bool, 0>&)' (fft.cpp:12:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::read(bool&)' into 'hls::stream<bool, 0>::operator>>(bool&)' (/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<complex, 0>::read(complex&)' into 'hls::stream<complex, 0>::operator>>(complex&)' (/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::operator>>(bool&)' into 'unpackComplex(hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<complex, 0>&, hls::stream<bool, 0>&)' (fft.cpp:32:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<qdma_axis<64, 0, 0, 0>, 0>::write(qdma_axis<64, 0, 0, 0> const&)' into 'unpackComplex(hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<complex, 0>&, hls::stream<bool, 0>&)' (fft.cpp:44:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<complex, 0>::operator>>(complex&)' into 'unpackComplex(hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<complex, 0>&, hls::stream<bool, 0>&)' (fft.cpp:34:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<qdma_axis<64, 0, 0, 0>, 0>::write(qdma_axis<64, 0, 0, 0> const&)' into 'unpackComplex(hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<complex, 0>&, hls::stream<bool, 0>&)' (fft.cpp:43:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<complex, 0>::stream(char const*)' into 'fft(hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, ap_int<32>)' (fft.cpp:62:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<bool, 0>::stream()' into 'fft(hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, ap_int<32>)' (fft.cpp:63:20)
INFO: [HLS 214-178] Inlining function 'complex::complex(ap_int<64>, ap_int<64>)' into 'packComplex(hls::stream<complex, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<bool, 0>&)' (fft.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'complex::complex()' into 'unpackComplex(hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<qdma_axis<64, 0, 0, 0>, 0>&, hls::stream<complex, 0>&, hls::stream<bool, 0>&)' (fft.cpp:26:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1638.945 ; gain = 1227.801 ; free physical = 15776 ; free virtual = 24367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1638.945 ; gain = 1227.801 ; free physical = 15776 ; free virtual = 24367
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fft -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.0.bc -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.4 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1638.945 ; gain = 1227.801 ; free physical = 15710 ; free virtual = 24313
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.1.bc -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.49 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1638.945 ; gain = 1227.801 ; free physical = 15621 ; free virtual = 24230
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.g.1.bc to /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.o.1.bc -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) in function 'packComplex' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (fft.cpp:48) in function 'unpackComplex' automatically.
WARNING: [HLS 200-805] An internal stream 'complex_stream' (fft.cpp:62) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'fft', detected/extracted 2 process function(s): 
	 'packComplex'
	 'unpackComplex'.
Command         transform done; 0.78 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.56 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1638.945 ; gain = 1227.801 ; free physical = 15505 ; free virtual = 24124
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.o.2.bc -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.6 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1638.945 ; gain = 1227.801 ; free physical = 15442 ; free virtual = 24086
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.22 sec.
Command     elaborate done; 17.48 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fft' ...
Execute       ap_set_top_model fft 
Execute       get_model_list fft -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fft 
Execute       preproc_iomode -model unpackComplex 
Execute       preproc_iomode -model packComplex 
Execute       get_model_list fft -filter all-wo-channel 
INFO-FLOW: Model list for configure: packComplex unpackComplex fft
INFO-FLOW: Configuring Module : packComplex ...
Execute       set_default_model packComplex 
Execute       apply_spec_resource_limit packComplex 
INFO-FLOW: Configuring Module : unpackComplex ...
Execute       set_default_model unpackComplex 
Execute       apply_spec_resource_limit unpackComplex 
INFO-FLOW: Configuring Module : fft ...
Execute       set_default_model fft 
Execute       apply_spec_resource_limit fft 
INFO-FLOW: Model list for preprocess: packComplex unpackComplex fft
INFO-FLOW: Preprocessing Module: packComplex ...
Execute       set_default_model packComplex 
Execute       cdfg_preprocess -model packComplex 
Execute       rtl_gen_preprocess packComplex 
INFO-FLOW: Preprocessing Module: unpackComplex ...
Execute       set_default_model unpackComplex 
Execute       cdfg_preprocess -model unpackComplex 
Execute       rtl_gen_preprocess unpackComplex 
INFO-FLOW: Preprocessing Module: fft ...
Execute       set_default_model fft 
Execute       cdfg_preprocess -model fft 
Execute       rtl_gen_preprocess fft 
INFO-FLOW: Model list for synthesis: packComplex unpackComplex fft
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'packComplex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model packComplex 
Execute       schedule -model packComplex 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.14 seconds; current allocated memory: 411.504 MB.
Execute       syn_report -verbosereport -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex.sched.adb -f 
INFO-FLOW: Finish scheduling packComplex.
Execute       set_default_model packComplex 
Execute       bind -model packComplex 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 411.688 MB.
Execute       syn_report -verbosereport -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex.bind.adb -f 
INFO-FLOW: Finish binding packComplex.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpackComplex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model unpackComplex 
Execute       schedule -model unpackComplex 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (23.0172ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'unpackComplex' consists of the following:	fifo read on port 'dst' (/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [17]  (3.63 ns)
	'sub' operation ('sh_amt') [29]  (1.55 ns)
	'icmp' operation ('icmp_ln329') [34]  (1.99 ns)
	blocking operation 15.8 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 412.010 MB.
Execute       syn_report -verbosereport -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex.sched.adb -f 
INFO-FLOW: Finish scheduling unpackComplex.
Execute       set_default_model unpackComplex 
Execute       bind -model unpackComplex 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 412.474 MB.
Execute       syn_report -verbosereport -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex.bind.adb -f 
INFO-FLOW: Finish binding unpackComplex.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft 
Execute       schedule -model fft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 412.561 MB.
Execute       syn_report -verbosereport -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.sched.adb -f 
INFO-FLOW: Finish scheduling fft.
Execute       set_default_model fft 
Execute       bind -model fft 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 412.741 MB.
Execute       syn_report -verbosereport -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.bind.adb -f 
INFO-FLOW: Finish binding fft.
Execute       get_model_list fft -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess packComplex 
Execute       rtl_gen_preprocess unpackComplex 
Execute       rtl_gen_preprocess fft 
INFO-FLOW: Model list for RTL generation: packComplex unpackComplex fft
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'packComplex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model packComplex -top_prefix fft_ -sub_prefix fft_ -mg_file /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'packComplex'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 413.305 MB.
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl packComplex -style xilinx -f -lang vhdl -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/syn/vhdl/fft_packComplex 
Execute       gen_rtl packComplex -style xilinx -f -lang vlog -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/syn/verilog/fft_packComplex 
Execute       syn_report -csynth -model packComplex -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/syn/report/packComplex_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model packComplex -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/syn/report/packComplex_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model packComplex -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model packComplex -f -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex.adb 
Execute       gen_tb_info packComplex -p /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpackComplex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model unpackComplex -top_prefix fft_ -sub_prefix fft_ -mg_file /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpackComplex'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 414.707 MB.
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl unpackComplex -style xilinx -f -lang vhdl -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/syn/vhdl/fft_unpackComplex 
Execute       gen_rtl unpackComplex -style xilinx -f -lang vlog -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/syn/verilog/fft_unpackComplex 
Execute       syn_report -csynth -model unpackComplex -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/syn/report/unpackComplex_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model unpackComplex -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/syn/report/unpackComplex_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model unpackComplex -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model unpackComplex -f -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex.adb 
Execute       gen_tb_info unpackComplex -p /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft -top_prefix  -sub_prefix fft_ -mg_file /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/real_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/real_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/real_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/imag_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/imag_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/imag_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/real_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/real_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/real_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/imag_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/imag_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/imag_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'size' to AXI-Lite port control.
WARNING: [HLS 200-656] Deadlocks can occur since process packComplex is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for fft
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 416.569 MB.
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft -istop -style xilinx -f -lang vhdl -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/syn/vhdl/fft 
Execute       gen_rtl fft -istop -style xilinx -f -lang vlog -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/syn/verilog/fft 
Execute       syn_report -csynth -model fft -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/syn/report/fft_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/syn/report/fft_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft -f -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.adb 
Execute       gen_tb_info fft -p /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft 
Execute       export_constraint_db -f -tool general -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.constraint.tcl 
Execute       syn_report -designview -model fft -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model fft -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fft -o /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks fft 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain fft 
INFO-FLOW: Model list for RTL component generation: packComplex unpackComplex fft
INFO-FLOW: Handling components in module [packComplex] ... 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex.compgen.tcl 
INFO-FLOW: Found component fft_sitodp_64ns_64_6_no_dsp_1.
INFO-FLOW: Append model fft_sitodp_64ns_64_6_no_dsp_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [unpackComplex] ... 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [fft] ... 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.compgen.tcl 
INFO-FLOW: Found component fft_fifo_w128_d2_S.
INFO-FLOW: Append model fft_fifo_w128_d2_S
INFO-FLOW: Found component fft_fifo_w1_d64_S.
INFO-FLOW: Append model fft_fifo_w1_d64_S
INFO-FLOW: Found component fft_start_for_unpackComplex_U0.
INFO-FLOW: Append model fft_start_for_unpackComplex_U0
INFO-FLOW: Found component fft_control_s_axi.
INFO-FLOW: Append model fft_control_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model packComplex
INFO-FLOW: Append model unpackComplex
INFO-FLOW: Append model fft
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fft_sitodp_64ns_64_6_no_dsp_1 regslice_core regslice_core fft_fifo_w128_d2_S fft_fifo_w1_d64_S fft_start_for_unpackComplex_U0 fft_control_s_axi regslice_core packComplex unpackComplex fft
INFO-FLOW: To file: write model fft_sitodp_64ns_64_6_no_dsp_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fft_fifo_w128_d2_S
INFO-FLOW: To file: write model fft_fifo_w1_d64_S
INFO-FLOW: To file: write model fft_start_for_unpackComplex_U0
INFO-FLOW: To file: write model fft_control_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model packComplex
INFO-FLOW: To file: write model unpackComplex
INFO-FLOW: To file: write model fft
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): fft
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex.compgen.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'complex_stream_U(fft_fifo_w128_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'eos_U(fft_fifo_w1_d64_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_unpackComplex_U0_U(fft_start_for_unpackComplex_U0)' using Shift Registers.
Execute         source ./control.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=fft xml_exists=0
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex.compgen.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex.compgen.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex.compgen.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex.compgen.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex.compgen.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.constraint.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=13
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=11 #gSsdmPorts=24
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.compgen.dataonly.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.compgen.dataonly.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex.tbgen.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex.tbgen.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.constraint.tcl 
Execute       sc_get_clocks fft 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/impl/misc/fft_ap_sitodp_4_no_dsp_64_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1638.945 ; gain = 1227.801 ; free physical = 15433 ; free virtual = 24074
INFO: [VHDL 208-304] Generating VHDL RTL for fft.
INFO: [VLOG 209-307] Generating Verilog RTL for fft.
Execute       syn_report -model fft -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 43.45 MHz
Command     autosyn done; 2.17 sec.
Command   csynth_design done; 19.66 sec.
Command ap_source done; 22.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1 opened at Sun Jun 27 17:45:54 CEST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute     source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/wardo/Documents/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/wardo/Documents/Xilinx/Vivado/2020.1/data:/home/wardo/Documents/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/wardo/Documents/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/wardo/Documents/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.83 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_family_info -name zynq -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.93 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/fft.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/fft.zip
Execute     config_export -output=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/fft.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Command   open_solution done; 2.14 sec.
Execute   set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/wardo/Documents/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/wardo/Documents/Xilinx/Vivado/2020.1/data:/home/wardo/Documents/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_family_info -name zynq -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/fft.zip -rtl vhdl 
Execute   source ./hls-proj/solution1/directives.tcl 
Execute     set_directive_top -name fft fft 
INFO-FLOW: Setting directive 'TOP' name=fft 
Execute   export_design -rtl vhdl -format ip_catalog -output /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/fft.zip 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=/home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/fft.zip -rtl=vhdl 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl vhdl
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): fft
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl vhdl
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=fft xml_exists=1
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex.compgen.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex.compgen.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex.compgen.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/packComplex.compgen.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/unpackComplex.compgen.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.constraint.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=24 g_lang=vhdl is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.compgen.dataonly.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.compgen.dataonly.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=fft
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=fft
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.constraint.tcl 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/fft.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/wardo/Documents/repos/Pynq/ejemplos/fft/hls-proj/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s hls-proj/fft.zip 
INFO: [HLS 200-802] Generated output file hls-proj/fft.zip
Command   export_design done; 59.88 sec.
Command ap_source done; 62.17 sec.
Execute cleanup_all 
