

================================================================
== Vitis HLS Report for 'algo'
================================================================
* Date:           Tue Oct  7 16:23:28 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ping_pong
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.708 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      331|      331|  3.310 us|  3.310 us|  332|  332|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_algo_Pipeline_REMAINDER_LOOP_fu_50  |algo_Pipeline_REMAINDER_LOOP  |      114|      114|  1.140 us|  1.140 us|  114|  114|       no|
        |grp_algo_Pipeline_ADD_LOOP_fu_62        |algo_Pipeline_ADD_LOOP        |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
        |grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68   |algo_Pipeline_MUL2ADD1_LOOP   |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
        |grp_algo_Pipeline_DIVISION_LOOP_fu_74   |algo_Pipeline_DIVISION_LOOP   |      110|      110|  1.100 us|  1.100 us|  110|  110|       no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     609|    566|    -|
|Memory           |        0|    -|      14|     24|    0|
|Multiplexer      |        -|    -|       -|    185|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     633|    777|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |grp_algo_Pipeline_ADD_LOOP_fu_62        |algo_Pipeline_ADD_LOOP        |        0|   0|   17|   77|    0|
    |grp_algo_Pipeline_DIVISION_LOOP_fu_74   |algo_Pipeline_DIVISION_LOOP   |        0|   0|  260|  185|    0|
    |grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68   |algo_Pipeline_MUL2ADD1_LOOP   |        0|   0|   17|   71|    0|
    |grp_algo_Pipeline_REMAINDER_LOOP_fu_50  |algo_Pipeline_REMAINDER_LOOP  |        0|   0|  315|  233|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                              |        0|   0|  609|  566|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |a_U    |a_RAM_AUTO_1R1W  |        0|  2|   4|    0|   100|    2|     1|          200|
    |b_U    |b_RAM_AUTO_1R1W  |        0|  4|   7|    0|   100|    4|     1|          400|
    |c_U    |c_RAM_AUTO_1R1W  |        0|  3|   5|    0|   100|    3|     1|          300|
    |d_U    |d_RAM_AUTO_1R1W  |        0|  5|   8|    0|   100|    5|     1|          500|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                 |        0| 14|  24|    0|   400|   14|     4|         1400|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |a_address0  |  14|          3|    7|         21|
    |a_ce0       |  14|          3|    1|          3|
    |a_we0       |   9|          2|    1|          2|
    |ap_NS_fsm   |  37|          7|    1|          7|
    |b_address0  |  14|          3|    7|         21|
    |b_ce0       |  14|          3|    1|          3|
    |b_we0       |   9|          2|    1|          2|
    |c_address0  |  14|          3|    7|         21|
    |c_ce0       |  14|          3|    1|          3|
    |c_we0       |   9|          2|    1|          2|
    |d_address0  |  14|          3|    7|         21|
    |d_ce0       |  14|          3|    1|          3|
    |d_we0       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       | 185|         39|   37|        111|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  6|   0|    6|          0|
    |grp_algo_Pipeline_ADD_LOOP_fu_62_ap_start_reg        |  1|   0|    1|          0|
    |grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_start_reg   |  1|   0|    1|          0|
    |grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_start_reg   |  1|   0|    1|          0|
    |grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 10|   0|   10|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|          algo|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|          algo|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|          algo|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|          algo|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|          algo|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|          algo|  return value|
|vecIn_0_address0   |  out|    6|   ap_memory|       vecIn_0|         array|
|vecIn_0_ce0        |  out|    1|   ap_memory|       vecIn_0|         array|
|vecIn_0_q0         |   in|    8|   ap_memory|       vecIn_0|         array|
|vecIn_1_address0   |  out|    6|   ap_memory|       vecIn_1|         array|
|vecIn_1_ce0        |  out|    1|   ap_memory|       vecIn_1|         array|
|vecIn_1_q0         |   in|    8|   ap_memory|       vecIn_1|         array|
|vecOut_0_address0  |  out|    6|   ap_memory|      vecOut_0|         array|
|vecOut_0_ce0       |  out|    1|   ap_memory|      vecOut_0|         array|
|vecOut_0_we0       |  out|    1|   ap_memory|      vecOut_0|         array|
|vecOut_0_d0        |  out|    8|   ap_memory|      vecOut_0|         array|
|vecOut_1_address0  |  out|    6|   ap_memory|      vecOut_1|         array|
|vecOut_1_ce0       |  out|    1|   ap_memory|      vecOut_1|         array|
|vecOut_1_we0       |  out|    1|   ap_memory|      vecOut_1|         array|
|vecOut_1_d0        |  out|    8|   ap_memory|      vecOut_1|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 7 [1/1] (2.32ns)   --->   "%a = alloca i64 1" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:10]   --->   Operation 7 'alloca' 'a' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (2.32ns)   --->   "%b = alloca i64 1" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:10]   --->   Operation 8 'alloca' 'b' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 9 [1/1] (2.32ns)   --->   "%c = alloca i64 1" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:11]   --->   Operation 9 'alloca' 'c' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%d = alloca i64 1" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:11]   --->   Operation 10 'alloca' 'd' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @algo_Pipeline_REMAINDER_LOOP, i8 %vecIn_0, i8 %vecIn_1, i2 %a, i4 %b"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @algo_Pipeline_REMAINDER_LOOP, i8 %vecIn_0, i8 %vecIn_1, i2 %a, i4 %b"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @algo_Pipeline_ADD_LOOP, i2 %a, i3 %c"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @algo_Pipeline_MUL2ADD1_LOOP, i4 %b, i5 %d"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln0 = call void @algo_Pipeline_ADD_LOOP, i2 %a, i3 %c"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @algo_Pipeline_MUL2ADD1_LOOP, i4 %b, i5 %d"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @algo_Pipeline_DIVISION_LOOP, i8 %vecOut_0, i5 %d, i3 %c, i8 %vecOut_1"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecIn_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %vecIn_0"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecIn_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %vecIn_1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecOut_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %vecOut_0"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecOut_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %vecOut_1"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @algo_Pipeline_DIVISION_LOOP, i8 %vecOut_0, i5 %d, i3 %c, i8 %vecOut_1"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:20]   --->   Operation 28 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vecIn_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ vecIn_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ vecOut_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vecOut_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a                 (alloca       ) [ 0011100]
b                 (alloca       ) [ 0011100]
c                 (alloca       ) [ 0011111]
d                 (alloca       ) [ 0011111]
call_ln0          (call         ) [ 0000000]
call_ln0          (call         ) [ 0000000]
call_ln0          (call         ) [ 0000000]
spectopmodule_ln3 (spectopmodule) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
call_ln0          (call         ) [ 0000000]
ret_ln20          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vecIn_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vecIn_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vecIn_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vecIn_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vecOut_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vecOut_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vecOut_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vecOut_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="algo_Pipeline_REMAINDER_LOOP"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="algo_Pipeline_ADD_LOOP"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="algo_Pipeline_MUL2ADD1_LOOP"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="algo_Pipeline_DIVISION_LOOP"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="a_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="b_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="c_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="d_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_algo_Pipeline_REMAINDER_LOOP_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="0" index="2" bw="8" slack="0"/>
<pin id="54" dir="0" index="3" bw="2" slack="0"/>
<pin id="55" dir="0" index="4" bw="4" slack="0"/>
<pin id="56" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_algo_Pipeline_ADD_LOOP_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="3" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_algo_Pipeline_DIVISION_LOOP_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="78" dir="0" index="3" bw="3" slack="2147483647"/>
<pin id="79" dir="0" index="4" bw="8" slack="0"/>
<pin id="80" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="60"><net_src comp="34" pin="1"/><net_sink comp="50" pin=3"/></net>

<net id="61"><net_src comp="38" pin="1"/><net_sink comp="50" pin=4"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="74" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vecOut_0 | {5 6 }
	Port: vecOut_1 | {5 6 }
 - Input state : 
	Port: algo : vecIn_0 | {1 2 }
	Port: algo : vecIn_1 | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          | grp_algo_Pipeline_REMAINDER_LOOP_fu_50 |  3.176  |   294   |   181   |
|   call   |    grp_algo_Pipeline_ADD_LOOP_fu_62    |  1.588  |    78   |    47   |
|          |  grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68 |  1.588  |    78   |    37   |
|          |  grp_algo_Pipeline_DIVISION_LOOP_fu_74 |  6.352  |   138   |   119   |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |  12.704 |   588   |   384   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  a |    0   |    2   |    4   |    0   |
|  b |    0   |    4   |    7   |    0   |
|  c |    0   |    3   |    5   |    0   |
|  d |    0   |    5   |    8   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   14   |   24   |    0   |
+----+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |   588  |   384  |    -   |
|   Memory  |    0   |    -   |   14   |   24   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   602  |   408  |    0   |
+-----------+--------+--------+--------+--------+--------+
