<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1584</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:8px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1584-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1584.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-304&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:447px;left:68px;white-space:nowrap" class="ft02">35.19&#160;&#160;MSRS IN INTEL</p>
<p style="position:absolute;top:449px;left:284px;white-space:nowrap" class="ft01">¬Æ</p>
<p style="position:absolute;top:447px;left:298px;white-space:nowrap" class="ft02">&#160;CORE</p>
<p style="position:absolute;top:449px;left:353px;white-space:nowrap" class="ft01">‚Ñ¢</p>
<p style="position:absolute;top:447px;left:366px;white-space:nowrap" class="ft02">&#160;SOLO AND INTEL</p>
<p style="position:absolute;top:449px;left:527px;white-space:nowrap" class="ft01">¬Æ</p>
<p style="position:absolute;top:447px;left:540px;white-space:nowrap" class="ft02">&#160;CORE</p>
<p style="position:absolute;top:449px;left:596px;white-space:nowrap" class="ft01">‚Ñ¢</p>
<p style="position:absolute;top:452px;left:609px;white-space:nowrap" class="ft03"><i>&#160;</i></p>
<p style="position:absolute;top:447px;left:613px;white-space:nowrap" class="ft02">DUO PROCESSORS</p>
<p style="position:absolute;top:483px;left:68px;white-space:nowrap" class="ft06">Model-specific registers (MSRs) for Intel Core Solo, Intel Core Duo processors, and Dual-core Intel Xeon&#160;processor&#160;<br/>LV&#160;are&#160;<a href="o_fe12b1e2a880e0ce-1584.html">listed in Table 35-44. The</a>&#160;column ‚ÄúShared/Unique‚Äù applies&#160;to Intel&#160;Core Duo&#160;processor.&#160;‚ÄúUnique‚Äù&#160;means&#160;<br/>each processor core&#160;has a&#160;separate&#160;MSR,&#160;or&#160;a bit field&#160;in an&#160;MSR&#160;governs only a core&#160;independently.&#160;‚ÄúShared‚Äù&#160;<br/>means the&#160;MSR or the&#160;bit&#160;field&#160;in an MSR&#160;address&#160;governs&#160;the operation&#160;of&#160;both processor cores.</p>
<p style="position:absolute;top:177px;left:74px;white-space:nowrap" class="ft04">107D0H</p>
<p style="position:absolute;top:177px;left:207px;white-space:nowrap" class="ft04">MSR_EMON_L3_CTR_CTL4</p>
<p style="position:absolute;top:177px;left:418px;white-space:nowrap" class="ft04">6</p>
<p style="position:absolute;top:177px;left:500px;white-space:nowrap" class="ft04">Shared</p>
<p style="position:absolute;top:177px;left:589px;white-space:nowrap" class="ft04">FSB Event Control&#160;and&#160;Counter&#160;Register&#160;</p>
<p style="position:absolute;top:193px;left:589px;white-space:nowrap" class="ft07">(R/W)&#160;<br/>Se<a href="˛ˇ">e Section 18.17,&#160;‚ÄúPerformance&#160;</a></p>
<p style="position:absolute;top:231px;left:589px;white-space:nowrap" class="ft04"><a href="˛ˇ">Monitoring&#160;on 64-bit&#160;Intel Xeon&#160;Processor&#160;</a></p>
<p style="position:absolute;top:247px;left:589px;white-space:nowrap" class="ft04"><a href="˛ˇ">MP with Up to&#160;8-MByte L3&#160;Cache‚Äù f</a>or&#160;</p>
<p style="position:absolute;top:263px;left:589px;white-space:nowrap" class="ft04">details.</p>
<p style="position:absolute;top:286px;left:74px;white-space:nowrap" class="ft04">107D1H</p>
<p style="position:absolute;top:286px;left:207px;white-space:nowrap" class="ft04">MSR_EMON_L3_CTR_CTL5</p>
<p style="position:absolute;top:286px;left:418px;white-space:nowrap" class="ft04">6</p>
<p style="position:absolute;top:286px;left:500px;white-space:nowrap" class="ft04">Shared</p>
<p style="position:absolute;top:286px;left:589px;white-space:nowrap" class="ft04">FSB Event Control&#160;and&#160;Counter&#160;Register&#160;</p>
<p style="position:absolute;top:303px;left:589px;white-space:nowrap" class="ft04">(R/W)</p>
<p style="position:absolute;top:330px;left:74px;white-space:nowrap" class="ft04">107D2H</p>
<p style="position:absolute;top:330px;left:207px;white-space:nowrap" class="ft04">MSR_EMON_L3_CTR_CTL6</p>
<p style="position:absolute;top:330px;left:418px;white-space:nowrap" class="ft04">6</p>
<p style="position:absolute;top:330px;left:500px;white-space:nowrap" class="ft04">Shared</p>
<p style="position:absolute;top:330px;left:589px;white-space:nowrap" class="ft04">FSB Event Control&#160;and&#160;Counter&#160;Register&#160;</p>
<p style="position:absolute;top:346px;left:589px;white-space:nowrap" class="ft04">(R/W)</p>
<p style="position:absolute;top:373px;left:74px;white-space:nowrap" class="ft04">107D3H</p>
<p style="position:absolute;top:373px;left:207px;white-space:nowrap" class="ft04">MSR_EMON_L3_CTR_CTL7</p>
<p style="position:absolute;top:373px;left:418px;white-space:nowrap" class="ft04">6</p>
<p style="position:absolute;top:373px;left:500px;white-space:nowrap" class="ft04">Shared</p>
<p style="position:absolute;top:373px;left:589px;white-space:nowrap" class="ft04">FSB Event Control&#160;and&#160;Counter&#160;Register&#160;</p>
<p style="position:absolute;top:390px;left:589px;white-space:nowrap" class="ft04">(R/W)</p>
<p style="position:absolute;top:563px;left:86px;white-space:nowrap" class="ft05">Table&#160;35-44.&#160;&#160;MSRs&#160;in Intel¬Æ&#160;Core‚Ñ¢&#160;Solo,&#160;Intel¬Æ&#160;Core‚Ñ¢ Duo Processors, and&#160;Dual-Core Intel¬Æ Xeon¬Æ Processor LV</p>
<p style="position:absolute;top:588px;left:98px;white-space:nowrap" class="ft04">Register&#160;</p>
<p style="position:absolute;top:604px;left:99px;white-space:nowrap" class="ft04">Address</p>
<p style="position:absolute;top:604px;left:220px;white-space:nowrap" class="ft04">Register Name</p>
<p style="position:absolute;top:588px;left:373px;white-space:nowrap" class="ft04">Shared/</p>
<p style="position:absolute;top:604px;left:375px;white-space:nowrap" class="ft04">Unique</p>
<p style="position:absolute;top:604px;left:594px;white-space:nowrap" class="ft04">Bit Description</p>
<p style="position:absolute;top:628px;left:82px;white-space:nowrap" class="ft04">&#160;Hex</p>
<p style="position:absolute;top:628px;left:140px;white-space:nowrap" class="ft04">Dec</p>
<p style="position:absolute;top:652px;left:87px;white-space:nowrap" class="ft04">0H</p>
<p style="position:absolute;top:652px;left:147px;white-space:nowrap" class="ft04">0</p>
<p style="position:absolute;top:652px;left:185px;white-space:nowrap" class="ft04">P5_MC_ADDR</p>
<p style="position:absolute;top:652px;left:357px;white-space:nowrap" class="ft04">Unique</p>
<p style="position:absolute;top:652px;left:449px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-1608.html">&#160;Section&#160;35.22, ‚ÄúMSRs in&#160;Pentium Processors,‚Äù&#160;a</a>nd&#160;see&#160;</p>
<p style="position:absolute;top:669px;left:449px;white-space:nowrap" class="ft04"><a href="o_fe12b1e2a880e0ce-1283.html">Table&#160;35-2.</a></p>
<p style="position:absolute;top:693px;left:87px;white-space:nowrap" class="ft04">1H</p>
<p style="position:absolute;top:693px;left:147px;white-space:nowrap" class="ft04">1</p>
<p style="position:absolute;top:693px;left:185px;white-space:nowrap" class="ft04">P5_MC_TYPE</p>
<p style="position:absolute;top:693px;left:357px;white-space:nowrap" class="ft04">Unique</p>
<p style="position:absolute;top:693px;left:449px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-1608.html">&#160;Section&#160;35.22, ‚ÄúMSRs in&#160;Pentium Processors,‚Äù&#160;a</a>nd&#160;see&#160;</p>
<p style="position:absolute;top:709px;left:449px;white-space:nowrap" class="ft04"><a href="o_fe12b1e2a880e0ce-1283.html">Table&#160;35-2.</a></p>
<p style="position:absolute;top:733px;left:87px;white-space:nowrap" class="ft04">6H</p>
<p style="position:absolute;top:733px;left:147px;white-space:nowrap" class="ft04">6</p>
<p style="position:absolute;top:733px;left:185px;white-space:nowrap" class="ft04">IA32_MONITOR_FILTER_</p>
<p style="position:absolute;top:750px;left:185px;white-space:nowrap" class="ft04">SIZE</p>
<p style="position:absolute;top:733px;left:357px;white-space:nowrap" class="ft04">Unique</p>
<p style="position:absolute;top:733px;left:449px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-304.html">&#160;Section&#160;8.10.5,&#160;‚ÄúMonitor/Mwait Address Range&#160;Determination,‚Äù&#160;</a></p>
<p style="position:absolute;top:750px;left:449px;white-space:nowrap" class="ft04">and&#160;se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a>.</p>
<p style="position:absolute;top:774px;left:83px;white-space:nowrap" class="ft04">10H</p>
<p style="position:absolute;top:774px;left:143px;white-space:nowrap" class="ft04">16</p>
<p style="position:absolute;top:774px;left:185px;white-space:nowrap" class="ft04">IA32_TIME_STAMP_</p>
<p style="position:absolute;top:790px;left:185px;white-space:nowrap" class="ft04">COUNTER</p>
<p style="position:absolute;top:774px;left:357px;white-space:nowrap" class="ft04">Unique</p>
<p style="position:absolute;top:774px;left:449px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-614.html">&#160;Section&#160;17.15, ‚ÄúTime-Stamp Counter,‚Äù a</a>nd&#160;see<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:814px;left:83px;white-space:nowrap" class="ft04">17H</p>
<p style="position:absolute;top:814px;left:143px;white-space:nowrap" class="ft04">23</p>
<p style="position:absolute;top:814px;left:185px;white-space:nowrap" class="ft04">IA32_PLATFORM_ID</p>
<p style="position:absolute;top:814px;left:357px;white-space:nowrap" class="ft04">Shared</p>
<p style="position:absolute;top:814px;left:449px;white-space:nowrap" class="ft07">Platform ID&#160;(R)&#160;<br/>S<a href="o_fe12b1e2a880e0ce-1283.html">ee Table&#160;35-2</a>.<br/>The operating system&#160;can use this MSR&#160;to&#160;determine ‚Äúslot‚Äù&#160;</p>
<p style="position:absolute;top:872px;left:449px;white-space:nowrap" class="ft04">information&#160;for&#160;the processor&#160;and the&#160;proper&#160;microcode update to&#160;</p>
<p style="position:absolute;top:889px;left:449px;white-space:nowrap" class="ft04">load.</p>
<p style="position:absolute;top:913px;left:83px;white-space:nowrap" class="ft04">1BH</p>
<p style="position:absolute;top:913px;left:143px;white-space:nowrap" class="ft04">27</p>
<p style="position:absolute;top:913px;left:185px;white-space:nowrap" class="ft04">IA32_APIC_BASE</p>
<p style="position:absolute;top:913px;left:357px;white-space:nowrap" class="ft04">Unique</p>
<p style="position:absolute;top:913px;left:449px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-370.html">&#160;Section&#160;10.4.4, ‚ÄúLocal APIC Status&#160;and&#160;Location,‚Äù</a>&#160;and see&#160;</p>
<p style="position:absolute;top:930px;left:449px;white-space:nowrap" class="ft04"><a href="o_fe12b1e2a880e0ce-1283.html">Table&#160;35-2.</a></p>
<p style="position:absolute;top:953px;left:83px;white-space:nowrap" class="ft04">2AH</p>
<p style="position:absolute;top:953px;left:143px;white-space:nowrap" class="ft04">42</p>
<p style="position:absolute;top:953px;left:185px;white-space:nowrap" class="ft04">MSR_EBL_CR_POWERON</p>
<p style="position:absolute;top:953px;left:357px;white-space:nowrap" class="ft04">Shared</p>
<p style="position:absolute;top:953px;left:449px;white-space:nowrap" class="ft08">Processor&#160;Hard&#160;Power-On&#160;Configuration (R/W)<br/>Enables and&#160;disables&#160;processor features; (R) indicates current&#160;</p>
<p style="position:absolute;top:991px;left:449px;white-space:nowrap" class="ft04">processor configuration.</p>
<p style="position:absolute;top:1015px;left:185px;white-space:nowrap" class="ft04">0</p>
<p style="position:absolute;top:1015px;left:449px;white-space:nowrap" class="ft04">Reserved.</p>
<p style="position:absolute;top:100px;left:204px;white-space:nowrap" class="ft05">Table&#160;35-43.&#160;&#160;MSRs&#160;Unique&#160;to&#160;Intel¬Æ&#160;Xeon¬Æ&#160;Processor 7100 Series&#160;(Contd.)</p>
<p style="position:absolute;top:154px;left:85px;white-space:nowrap" class="ft04">Register Address</p>
<p style="position:absolute;top:121px;left:263px;white-space:nowrap" class="ft04">Register&#160;Name</p>
<p style="position:absolute;top:137px;left:259px;white-space:nowrap" class="ft04">Fields and&#160;Flags</p>
<p style="position:absolute;top:121px;left:418px;white-space:nowrap" class="ft04">Model Avail-</p>
<p style="position:absolute;top:137px;left:435px;white-space:nowrap" class="ft04">ability</p>
<p style="position:absolute;top:121px;left:516px;white-space:nowrap" class="ft04">Shared/</p>
<p style="position:absolute;top:137px;left:518px;white-space:nowrap" class="ft04">Unique</p>
<p style="position:absolute;top:137px;left:665px;white-space:nowrap" class="ft04">Bit Description</p>
</div>
</body>
</html>
