// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "Key,Vivado 2018.3" *)
module Key_0(clk_1kHz, rst, key_in, key_out);
  input clk_1kHz;
  input rst;
  input key_in;
  output key_out;
endmodule
