library IEEE;
use IEEE.STD_LOGIC_1164.all;


entity Register4 is
	
 generic(N : positive:= 4);
 port(clk : in std_logic;
		dataIn : in std_logic_vector((N-1) downto 0);
		wrEn : in std_logic;
		dataOut: out std_logic_vector((N-1) downto 0));
		
end Register4;

architecture behav of Register4 is

begin
	process(clk)
	begin
		if (rising_edge(clk)) then
		
				if (wrEn = '1') then
					dataOut <= dataIn;
				end if;
				
		end if;
	end process;
end behav;