#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 16 15:53:01 2024
# Process ID: 5380
# Current directory: D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13068 D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.xpr
# Log file: D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/vivado.log
# Journal file: D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source top_wrapper.tcl
run 50 us
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
delete_bd_objs [get_bd_nets c_counter_binary_0_Q] [get_bd_cells c_counter_binary_0]
delete_bd_objs [get_bd_nets sim_clk_gen_0_clk] [get_bd_nets sim_clk_gen_0_sync_rst] [get_bd_ports Q_0] [get_bd_ports clk_0] [get_bd_ports sync_rst_0]
set_property location {0.5 -19 19} [get_bd_cells sim_clk_gen_0]
create_bd_cell -type module -reference Data_Gen Data_Gen_0
set_property location {2 176 112} [get_bd_cells Data_Gen_0]
create_bd_cell -type module -reference alpharandomization alpharandomization_0
set_property location {2.5 627 -19} [get_bd_cells alpharandomization_0]
connect_bd_net [get_bd_pins alpharandomization_0/SEQ_IN] [get_bd_pins Data_Gen_0/SEQ_OUT]
connect_bd_net [get_bd_pins sim_clk_gen_0/sync_rst] [get_bd_pins alpharandomization_0/reset]
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins alpharandomization_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins alpharandomization_0/clk_enable]
startgroup
make_bd_pins_external  [get_bd_cells alpharandomization_0]
make_bd_intf_pins_external  [get_bd_cells alpharandomization_0]
endgroup
regenerate_bd_layout
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
delete_bd_objs [get_bd_nets Data_Gen_0_SEQ_OUT] [get_bd_cells Data_Gen_0]
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins alpharandomization_0/SEQ_IN]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {8}] [get_bd_cells xlconstant_1]
endgroup
update_compile_order -fileset sources_1
regenerate_bd_layout
save_bd_design
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source top_wrapper.tcl
current_wave_config {Untitled 2}
add_wave {{/top_wrapper/top_i/sim_clk_gen_0_clk}} 
run 50 us
restart
run 50 us
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
startgroup
set_property -dict [list CONFIG.INITIAL_RESET_CLOCK_CYCLES {1000} CONFIG.RESET_POLARITY {ACTIVE_HIGH}] [get_bd_cells sim_clk_gen_0]
endgroup
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source top_wrapper.tcl
restart
run 50 us
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
set_property is_enabled true [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/dec2bin2.v]
update_compile_order -fileset sources_1
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
add_files -norecurse {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/RS1.v D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Increment_Real_World.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference RS1 RS1_0
set_property location {2.5 653 398} [get_bd_cells RS1_0]
file mkdir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new
close [ open D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v w ]
add_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v
update_compile_order -fileset sources_1
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
create_bd_cell -type module -reference RS_EN_GEN RS_EN_GEN_0
create_bd_cell -type module -reference RS_EN_GEN RS_EN_GEN_0
delete_bd_objs [get_bd_nets alpharandomization_0_alpharandomization_OUT] [get_bd_ports alpharandomization_OUT_0]
delete_bd_objs [get_bd_nets alpharandomization_0_ce_out] [get_bd_ports ce_out_0]
create_bd_cell -type module -reference RS_EN_GEN RS_EN_GEN_0
set_property location {2 350 398} [get_bd_cells RS_EN_GEN_0]
set_property location {3 691 109} [get_bd_cells RS1_0]
set_property location {2 350 305} [get_bd_cells RS_EN_GEN_0]
connect_bd_net [get_bd_pins RS_EN_GEN_0/clk] [get_bd_pins sim_clk_gen_0/clk]
connect_bd_net [get_bd_pins RS_EN_GEN_0/rst_n] [get_bd_pins sim_clk_gen_0/sync_rst]
connect_bd_net [get_bd_pins RS1_0/clk] [get_bd_pins sim_clk_gen_0/clk]
connect_bd_net [get_bd_pins RS1_0/reset] [get_bd_pins sim_clk_gen_0/sync_rst]
regenerate_bd_layout
set_property location {2.5 830 429} [get_bd_cells RS1_0]
connect_bd_net [get_bd_pins RS_EN_GEN_0/simstart] [get_bd_pins RS1_0/Start]
connect_bd_net [get_bd_pins RS_EN_GEN_0/simend] [get_bd_pins RS1_0/End_rsvd]
connect_bd_net [get_bd_pins RS1_0/Vld] [get_bd_pins RS_EN_GEN_0/simvld]
connect_bd_net [get_bd_pins RS1_0/RS_In] [get_bd_pins alpharandomization_0/alpharandomization_OUT]
connect_bd_net [get_bd_pins alpharandomization_0/ce_out] [get_bd_pins RS1_0/clk_enable]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_cells RS1_0]
make_bd_intf_pins_external  [get_bd_cells RS1_0]
endgroup
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
startgroup
set_property -dict [list CONFIG.RESET_POLARITY {ACTIVE_LOW}] [get_bd_cells sim_clk_gen_0]
endgroup
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
relaunch_sim
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
regenerate_bd_layout
regenerate_bd_layout
close_sim
launch_simulation
update_module_reference top_alpharandomization_0_0
update_module_reference top_RS1_0_0
update_module_reference top_RS_EN_GEN_0_0
connect_bd_net [get_bd_pins alpharandomization_0/reset_n] [get_bd_pins sim_clk_gen_0/sync_rst]
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_pins RS1_0/reset_n] [get_bd_pins sim_clk_gen_0/sync_rst]
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source top_wrapper.tcl
current_wave_config {Untitled 4}
add_wave {{/top_wrapper/top_i/RS_EN_GEN_0/simend}} 
current_wave_config {Untitled 4}
add_wave {{/top_wrapper/top_i/RS_EN_GEN_0/simvld}} 
restart
run 50 us
run 50 us
restart
run 50 us
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
set_property location {2 401 394} [get_bd_cells RS_EN_GEN_0]
create_bd_design "rs_en_test"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference RS_EN_GEN RS_EN_GEN_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins RS_EN_GEN_0/clk]
connect_bd_net [get_bd_pins sim_clk_gen_0/sync_rst] [get_bd_pins RS_EN_GEN_0/rst_n]
set_property location {1 96 1} [get_bd_cells sim_clk_gen_0]
startgroup
set_property -dict [list CONFIG.INITIAL_RESET_CLOCK_CYCLES {1000}] [get_bd_cells sim_clk_gen_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells RS_EN_GEN_0]
make_bd_intf_pins_external  [get_bd_cells RS_EN_GEN_0]
endgroup
make_wrapper -files [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd] -top
add_files -norecurse D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/hdl/rs_en_test_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rs_en_test_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property synth_checkpoint_mode None [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd]
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd]
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
close_sim
current_bd_design [get_bd_designs top]
save_bd_design
launch_simulation
source top_wrapper.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rs_en_test_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source rs_en_test_wrapper.tcl
restart
run 50 us
restart
run 50 us
add_bp {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v} 37
remove_bps -file {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v} -line 37
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd}
update_module_reference {rs_en_test_RS_EN_GEN_0_0 top_RS_EN_GEN_0_0}
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd}
delete_bd_objs [get_bd_nets RS_EN_GEN_0_simvld] [get_bd_ports simvld_0]
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd]
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source rs_en_test_wrapper.tcl
restart
run 50 us
run 50 us
run 50 us
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins RS1_0/Vld] [get_bd_pins xlconstant_1/dout]
undo
connect_bd_net [get_bd_pins RS1_0/Vld] [get_bd_pins xlconstant_0/dout]
regenerate_bd_layout
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/modelsim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source rs_en_test_wrapper.tcl
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
current_sim simulation_5
close_sim
launch_simulation
source top_wrapper.tcl
restart
run 50 us
run 50 us
run 50 us
run 50 us
relaunch_sim
restart
run 50 us
close_sim
close_sim
