<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 16:14:26 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>gnetlist(1) 1.8.2.20130925 gnetlist(1)</p>

<p style="margin-top: 1em">NAME <br>
gnetlist - gEDA/gaf Netlist Extraction and Generation</p>

<p style="margin-top: 1em">SYNOPSIS <br>
gnetlist [OPTION ...] [-g BACKEND] [--] FILE ...</p>

<p style="margin-top: 1em">DESCRIPTION <br>
gnetlist is a netlist extraction and generation tool, and is
part of the gEDA (GPL Electronic Design Automation) toolset.
It takes one or electronic schematics as input, and <br>
outputs a netlist. A netlist is a machine-interpretable
description of the way that components in an electronic
circuit are connected together, and is commonly used as the
input <br>
to a PCB layout program such as pcb(1) or to a simulator
such as gnucap(1).</p>

<p style="margin-top: 1em">A normal gnetlist run is carried
out in two steps. First, the gnetlist frontend loads the
specified human-readable schematic FILEs, and compiles them
to an in-memory netlist <br>
description. Next, a &lsquo;backend&rsquo; is used to export
the connection and component data to one of many supported
netlist formats.</p>

<p style="margin-top: 1em">gnetlist is extensible, using
the Scheme programming language.</p>

<p style="margin-top: 1em">GENERAL OPTIONS <br>
-q Quiet mode. Turns off all warnings/notes/messages.</p>

<p style="margin-top: 1em">-v, --verbose <br>
Verbose mode. Output all diagnostic information.</p>

<p style="margin-top: 1em">-L DIRECTORY <br>
Prepend DIRECTORY to the list of directories to be searched
for Scheme files.</p>

<p style="margin-top: 1em">-g BACKEND <br>
Specify the netlist backend to be used.</p>

<p style="margin-top: 1em">-O STRING <br>
Pass an option string to the backend.</p>

<p style="margin-top: 1em">--list-backends <br>
Print a list of available netlist backends.</p>

<p style="margin-top: 1em">-o FILE Specify the filename for
the generated netlist. By default, output is directed to
&lsquo;output.net&rsquo;.</p>

<p style="margin-top: 1em">-l FILE Specify a Scheme file to
be loaded before the backend is loaded or executed. This
option can be specified multiple times.</p>

<p style="margin-top: 1em">-m FILE Specify a Scheme file to
be loaded between loading the backend and executing it. This
option can be specified multiple times.</p>

<p style="margin-top: 1em">-c EXPR Specify a Scheme
expression to be executed during gnetlist startup. This
option can be specified multiple times.</p>

<p style="margin-top: 1em">-i After the schematic files
have been loaded and compiled, and after all Scheme files
have been loaded, but before running the backend, enter a
Scheme read-eval-print loop.</p>

<p style="margin-top: 1em">-h, --help <br>
Print a help message.</p>

<p style="margin-top: 1em">-V, --version <br>
Print gnetlist version information.</p>

<p style="margin-top: 1em">-- Treat all remaining arguments
as schematic filenames. Use this if you have a schematic
filename which begins with &lsquo;-&rsquo;.</p>

<p style="margin-top: 1em">BACKENDS <br>
Currently, gnetlist includes the following backends:</p>

<p style="margin-top: 1em">allegro Allegro netlist
format.</p>

<p style="margin-top: 1em">bae Bartels Autoengineer netlist
format.</p>

<p style="margin-top: 1em">bom, bom2 <br>
Bill of materials generation.</p>

<p style="margin-top: 1em">calay Calay netlist format.</p>

<p style="margin-top: 1em">cascade RF Cascade netlist
format</p>

<p style="margin-top: 1em">drc, drc2 <br>
Design rule checkers (drc2 is recommended).</p>

<p style="margin-top: 1em">eagle Eagle netlist format.</p>

<p style="margin-top: 1em">ewnet Netlist format for
National Instruments ULTIboard layout tool.</p>

<p style="margin-top: 1em">futurenet2 <br>
Futurenet2 netlist format.</p>

<p style="margin-top: 1em">geda Native gEDA netlist format
(mainly used for testing and diagnostics).</p>

<p style="margin-top: 1em">gossip Gossip netlist
format.</p>

<p style="margin-top: 1em">gsch2pcb <br>
Backend used for pcb(1) file layout generation by
gsch2pcb(1). It is not recommended to use this backend
directly.</p>

<p style="margin-top: 1em">liquidpcb <br>
LiquidPCB netlist format.</p>

<p style="margin-top: 1em">mathematica <br>
Netlister for analytical circuit solving using
Mathematica.</p>

<p style="margin-top: 1em">maxascii <br>
MAXASCII netlist format.</p>

<p style="margin-top: 1em">osmond Osmond netlist
format.</p>

<p style="margin-top: 1em">pads PADS netlist format.</p>

<p style="margin-top: 1em">partslist1, partslist2,
partslist3 <br>
Bill of materials generation backends (alternatives to bom
and bom2).</p>

<p style="margin-top: 1em">PCB pcb(1) netlist format.</p>

<p style="margin-top: 1em">pcbpins Generates a pcb(1)
action file for forward annotating pin/pad names from
schematic to layout.</p>

<p style="margin-top: 1em">protelII <br>
Protel II netlist format.</p>

<p style="margin-top: 1em">redac RACAL-REDAC netlist
format.</p>

<p style="margin-top: 1em">spice, spice-sdb <br>
SPICE-compatible netlist format (spice-sdb is recommended).
Suitable for use with gnucap(1).</p>

<p style="margin-top: 1em">switcap SWITCAP switched
capacitor simulator netlist format.</p>

<p style="margin-top: 1em">systemc Structural SystemC code
generation.</p>

<p style="margin-top: 1em">tango Tango netlist format.</p>

<p style="margin-top: 1em">vams VHDL-AMS code
generation.</p>

<p style="margin-top: 1em">verilog Verilog code
generation.</p>

<p style="margin-top: 1em">vhdl VHDL code generation.</p>

<p style="margin-top: 1em">vipec ViPEC Network Analyser
netlist format.</p>

<p style="margin-top: 1em">EXAMPLES <br>
These examples assume that you have a
&lsquo;stack_1.sch&rsquo; in the current directory.</p>

<p style="margin-top: 1em">gnetlist requires that at least
one schematic to be specified on the command line:</p>

<p style="margin-top: 1em">./gnetlist stack_1.sch</p>

<p style="margin-top: 1em">This is not very useful since it
does not direct gnetlist to do <br>
anything.</p>

<p style="margin-top: 1em">Specify a backend name with
&lsquo;-g&rsquo; to get gnetlist to output a <br>
netlist:</p>

<p style="margin-top: 1em">./gnetlist -g geda
stack_1.sch</p>

<p style="margin-top: 1em">The netlist output will be
written to a file called &lsquo;output.net&rsquo; <br>
in the current working directory.</p>

<p style="margin-top: 1em">You can specify the output
filename by using the &lsquo;-o&rsquo; option:</p>

<p style="margin-top: 1em">./gnetlist -g geda stack_1.sch
-o /tmp/stack.netlist</p>

<p style="margin-top: 1em">Output will now be directed to
&lsquo;/tmp/stack.netlist&rsquo;.</p>

<p style="margin-top: 1em">You could run (for example) the
&lsquo;spice-sdb&rsquo; backend against the <br>
schematic if you specified &lsquo;-g spice-sdb&rsquo;, or
you could generate a <br>
bill of materials for the schematic using &lsquo;-g
partslist1&rsquo;.</p>

<p style="margin-top: 1em">To obtain a Scheme prompt to run
Scheme expressions directly, you can <br>
use the &lsquo;-i&rsquo; option.</p>

<p style="margin-top: 1em">./gnetlist -i stack_1.sch</p>

<p style="margin-top: 1em">gnetlist will load
&lsquo;stack_1.sh&rsquo;, and then enter an interactive <br>
Scheme read-eval-print loop.</p>

<p style="margin-top: 1em">ENVIRONMENT <br>
GEDADATA <br>
specifies the search directory for Scheme and rc files. The
default is &lsquo;${prefix}/share/gEDA&rsquo;.</p>

<p style="margin-top: 1em">GEDADATARC <br>
specifies the search directory for rc files. The default is
&lsquo;$GEDADATA&rsquo;.</p>

<p style="margin-top: 1em">AUTHORS <br>
See the &lsquo;AUTHORS&rsquo; file included with this
program.</p>

<p style="margin-top: 1em">COPYRIGHT <br>
Copyright &Acirc;&copy; 1999-2011 gEDA Contributors. License
GPLv2+: GNU GPL <br>
version 2 or later. Please see the &lsquo;COPYING&rsquo;
file included with this <br>
program for full details.</p>

<p style="margin-top: 1em">This is free software: you are
free to change and redistribute it. <br>
There is NO WARRANTY, to the extent permitted by law.</p>

<p style="margin-top: 1em">SEE ALSO <br>
gschem(1), gsymcheck(1), pcb(1), gnucap(1)</p>

<p style="margin-top: 1em">gEDA Project September 25th,
2013 gnetlist(1)</p>
<hr>
</body>
</html>
