# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1130 3.2e-05 1024 430 600 417792 84.4823 26.8431 327.058 835.117 1273.76 1273.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1110 0.000512 2048 310 1110 29952 2.88768 3.46685 62.0314 122.905 191.367 191.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1790 0.000256 512 480 780 67072 2.80352 1.70106 30.0938 52.381 87.1073 87.2232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 870 0.000512 2048 70 1840 35776 3.47686 115.278 104.766 223.563 223.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1040 6.4e-05 4096 310 2620 230912 96.094 55.595 2944.17 1675.58 4771.59 4771.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1940 0.000256 512 180 650 74752 1.60787 1.89098 25.92 101.403 130.896 130.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1130 3.2e-05 1024 430 600 414720 83.7482 26.622 371.095 828.245 1309.96 1310.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1110 0.000512 2048 310 1110 29952 2.89178 3.46525 70.8791 122.806 200.116 200.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1790 0.000256 512 480 780 66816 2.79306 1.70294 35.4866 52.3417 92.4467 92.5487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 870 0.000512 2048 70 1840 35784 3.48106 137.054 104.804 245.384 245.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1040 6.4e-05 4096 310 2620 230400 96.4478 55.7076 3344.19 1675.24 5171.73 5171.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1940 0.000256 512 180 650 74880 1.61178 1.89574 30.1264 101.463 135.169 135.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1130 3.2e-05 1024 430 600 419840 84.5454 26.932 393.236 837.997 1342.96 1343.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1110 0.000512 2048 310 1110 29920 2.8831 3.46464 74.1431 123.618 204.181 204.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1790 0.000256 512 480 780 66560 2.78576 1.69779 36.9595 52.1377 93.7062 93.8151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 870 0.000512 2048 70 1840 35760 3.47859 143.183 104.783 251.487 251.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1040 6.4e-05 4096 310 2620 230400 96.1223 55.6729 3495.62 1676.44 5323.99 5324.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1940 0.000256 512 180 650 74720 1.60563 1.88621 31.5545 101.392 136.512 136.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 10 320 0.000512 1024 107 490 0 1.63261 0.004096 51.7284 53.4475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1960 0.001024 1024 130 230 18800 2.32461 4.77738 77.9506 85.1756 31.7867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 580 0.000128 4096 125 13180 106560 38.3183 28.3827 7984.35 841.631 8896.6 8896.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 3.2e-05 2048 230 990 563200 97.2652 56.1091 1685.28 1678.07 3516.9 3517.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1130 3.2e-05 1024 430 600 405504 84.4796 26.4479 354.438 824.667 1290.3 1290.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1110 0.000512 2048 310 1110 29760 2.87898 3.45725 68.7537 122.359 197.523 197.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1790 0.000256 512 480 780 66816 2.79027 1.69824 34.4675 52.2673 91.3586 91.4751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 870 0.000512 2048 70 1840 35712 3.47955 132.796 104.871 241.192 241.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1040 6.4e-05 4096 310 2620 230400 95.9476 55.5863 3267.99 1673.99 5093.67 5093.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1940 0.000256 512 180 650 74688 1.61453 1.8945 29.2197 101.452 134.257 134.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 10 320 0.000512 1024 107 490 0 1.6425 0.004096 51.7796 53.5202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1960 0.001024 1024 130 230 18816 2.33501 4.47658 78.0646 85.0241 31.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 580 0.000128 4096 125 13180 105984 38.2736 28.3321 7417.86 837.402 8322 8322.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 3.2e-05 2048 230 990 562176 97.2245 55.9023 1575.62 1673.74 3402.67 3402.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1130 3.2e-05 1024 430 600 409600 83.9784 26.5384 362.829 824.87 1298.46 1298.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1110 0.000512 2048 310 1110 29800 2.90003 3.46698 69.9702 122.436 198.846 198.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1790 0.000256 512 480 780 67200 2.78902 1.70598 35.1348 52.2968 92.0521 92.1633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 870 0.000512 2048 70 1840 35700 3.47853 134.654 104.743 242.92 242.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1040 6.4e-05 4096 310 2620 230400 96.4009 55.7609 3301.03 1675.44 5128.77 5128.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1940 0.000256 512 180 650 74800 1.61405 1.89603 29.3575 101.491 134.432 134.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 10 320 0.000512 1024 107 490 0 1.6343 0.00576 51.792 53.5128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1960 0.001024 1024 130 230 18800 2.33062 4.5169 78.0611 85.0303 31.5756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 580 0.000128 4096 125 13180 106400 38.546 28.4203 7531.22 838.185 8436.5 8436.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 3.2e-05 2048 230 990 561600 97.757 56.1521 1589.75 1675.18 3419.01 3419.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1130 3.2e-05 1024 430 600 415744 83.1886 26.5605 379.39 827.64 1317.03 1317.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1110 0.000512 2048 310 1110 29792 2.87334 3.45702 71.9064 123.498 201.804 201.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1790 0.000256 512 480 780 67200 2.7936 1.70682 36.3896 52.5409 93.564 93.6732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 870 0.000512 2048 70 1840 35728 3.4775 138.965 104.854 247.339 247.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1040 6.4e-05 4096 310 2620 230272 96.0855 55.6515 3374.99 1674.47 5201.33 5201.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1940 0.000256 512 180 650 74592 1.60752 1.88922 30.7693 101.47 135.809 135.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1130 3.2e-05 1024 430 600 414720 83.0197 26.514 378.985 824.312 1313.08 1313.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1110 0.000512 2048 310 1110 29760 2.89306 3.47421 71.8467 122.502 200.788 200.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1790 0.000256 512 480 780 67200 2.79546 1.70611 36.473 52.3837 93.488 93.5874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 870 0.000512 2048 70 1840 35760 3.4896 139.278 104.889 247.699 247.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1040 6.4e-05 4096 310 2620 230400 96.3721 55.7085 3400.58 1674.36 5227.16 5227.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1940 0.000256 512 180 650 74640 1.61178 1.89299 30.8061 101.471 135.858 135.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 10 320 0.000512 1024 107 490 0 1.63258 0.006144 51.7888 53.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1960 0.001024 1024 130 230 18720 2.32528 4.64278 77.9577 85.0511 31.5999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 580 0.000128 4096 125 13180 106080 38.4173 28.3849 7714.91 837.774 8619.6 8619.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 3.2e-05 2048 230 990 562560 97.5446 56.0947 1640.9 1674.06 3468.76 3468.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1130 3.2e-05 1024 430 600 409600 85.9621 26.9084 362.38 835.992 1311.5 1311.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1110 0.000512 2048 310 1110 29952 2.8928 3.48365 70.0232 123.761 200.236 200.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1790 0.000256 512 480 780 66560 2.80368 1.70429 35.0167 52.4731 92.1287 92.2436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 870 0.000512 2048 70 1840 35712 3.47776 135.03 104.862 243.416 243.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1040 6.4e-05 4096 310 2620 230400 96.0818 55.5827 3292.56 1677.55 5121.92 5122.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1940 0.000256 512 180 650 74496 1.60339 1.88803 29.8299 101.396 134.791 134.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1130 3.2e-05 1024 430 600 393216 86.8201 26.4994 349.302 825.115 1287.99 1288.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1110 0.000512 2048 310 1110 29568 2.87552 3.46931 69.8713 122.539 198.828 198.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1790 0.000256 512 480 780 66048 2.76858 1.68374 35.0893 51.8299 91.4988 91.5945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 870 0.000512 2048 70 1840 35520 3.4633 135.406 104.525 243.438 243.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1040 6.4e-05 4096 310 2620 230400 96.0209 55.6293 3318.66 1675.16 5145.61 5145.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1940 0.000256 512 180 650 74112 1.59827 1.88269 29.839 101.272 134.665 134.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1130 3.2e-05 1024 430 600 409600 83.9687 26.5164 390.639 824.904 1326.3 1326.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1110 0.000512 2048 310 1110 29600 2.89846 3.47226 74.6244 122.566 203.637 203.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1790 0.000256 512 480 780 65600 2.79149 1.69011 37.6607 51.8227 94.1007 94.2183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 870 0.000512 2048 70 1840 35600 3.4816 145.396 104.735 253.657 253.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1040 6.4e-05 4096 310 2620 230400 96.3403 55.7036 3527.86 1675.8 5355.86 5355.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1940 0.000256 512 180 650 74400 1.60806 1.89203 32.4384 101.286 137.301 137.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 10 320 0.000512 1024 107 490 0 1.64454 0.005184 51.9187 53.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1960 0.001024 1024 130 230 18600 2.33715 4.92685 78.0497 85.4436 31.8525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 580 0.000128 4096 125 13180 106400 38.4288 28.3967 8093.93 838.594 8999.48 8999.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 3.2e-05 2048 230 990 560000 97.7185 56.1787 1695.01 1675.27 3524.35 3524.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1130 3.2e-05 1024 430 600 393216 88.8269 26.8359 440.312 835.374 1391.6 1391.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1110 0.000512 2048 310 1110 29184 2.86013 3.4304 86.8797 122.491 215.734 215.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1790 0.000256 512 480 780 65536 2.82659 1.70966 43.7588 52.5085 100.933 101.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 870 0.000512 2048 70 1840 35584 3.47712 170.064 104.765 278.349 278.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1040 6.4e-05 4096 310 2620 229376 96.0111 55.5807 4138.54 1671.1 5961.4 5961.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1940 0.000256 512 180 650 74240 1.4889 1.89126 38.3752 101.434 143.261 143.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1130 3.2e-05 1024 430 600 413696 85.3247 26.8361 524.667 835.679 1472.76 1472.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1110 0.000512 2048 310 1110 30016 2.89587 3.46941 115.471 124.826 246.737 246.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1790 0.000256 512 480 780 67584 2.78576 1.70739 30.1128 52.5746 87.3133 87.4312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 870 0.000512 2048 70 1845 35840 3.48016 117.836 104.948 226.308 226.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1040 6.4e-05 4096 310 2625 230400 96.0594 55.5888 2937.99 1676.86 4766.63 4766.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1940 0.000256 512 180 660 74816 1.60768 1.8903 25.7008 101.494 130.767 130.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1130 3.2e-05 1024 430 600 414720 85.638 26.9563 322.313 838.42 1273.58 1273.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1110 0.000512 2048 310 1110 30000 2.90285 3.47498 61.6202 123.92 191.991 192.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1790 0.000256 512 480 780 67520 2.80992 1.71206 30.6526 52.5756 87.88 87.9923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 870 0.000512 2048 70 1845 35800 3.4775 118.831 104.858 227.209 227.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1040 6.4e-05 4096 310 2625 230400 96.5083 55.7111 2911.5 1676.64 4740.51 4740.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1940 0.000256 512 180 660 74800 1.60992 1.89235 26.2438 101.5 131.319 131.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1130 3.2e-05 1024 430 600 411648 85.1588 26.7743 316.997 833.13 1262.32 1262.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1110 0.000512 2048 310 1110 30048 2.89792 3.47322 60.6941 123.595 190.733 190.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1790 0.000256 512 480 780 67584 2.79078 1.70771 30.4835 52.5084 87.6213 87.7384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 870 0.000512 2048 70 1845 35808 3.48906 118.117 104.928 226.579 226.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1040 6.4e-05 4096 310 2625 230016 96.2779 55.6692 2897.48 1676.36 4725.94 4726.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1940 0.000256 512 180 660 74784 1.60518 1.8903 26.2561 101.49 131.318 131.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1130 3.2e-05 1024 430 600 408576 86.6901 26.9348 323.672 836.363 1273.9 1274.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1110 0.000512 2048 310 1110 30016 2.89821 3.47709 62.8357 123.832 193.116 193.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1790 0.000256 512 480 780 67200 2.80413 1.70826 31.3025 52.4535 88.3988 88.5084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 870 0.000512 2048 70 1845 35784 3.47955 120.998 104.77 229.294 229.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1040 6.4e-05 4096 310 2625 230272 96.5449 55.7138 2963.02 1674.99 4790.41 4790.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1940 0.000256 512 180 660 74816 1.6121 1.89203 27.0307 101.454 132.06 132.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1130 3.2e-05 1024 430 600 409600 86.0139 26.8444 331.089 835.9 1280.11 1280.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1110 0.000512 2048 310 1110 29952 2.88931 3.46726 64.0638 123.639 194.132 194.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1790 0.000256 512 480 780 67072 2.78723 1.70192 31.3865 52.4334 88.4381 88.5494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 870 0.000512 2048 70 1845 35776 3.4775 119.773 104.888 228.186 228.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1040 6.4e-05 4096 310 2625 230400 96.0596 55.6165 3031.71 1677.24 4860.77 4860.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1940 0.000256 512 180 660 74624 1.60563 1.88966 27.1893 101.431 132.189 132.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1130 3.2e-05 1024 430 600 405504 85.4284 26.6156 371.303 828.832 1312.43 1312.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1110 0.000512 2048 310 1110 29952 2.88973 3.46416 73.1381 123.827 203.393 203.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1790 0.000256 512 480 780 67392 2.78259 1.70387 36.9396 52.3822 93.9329 94.0428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 870 0.000512 2048 70 1845 35784 3.48979 141.056 104.902 249.491 249.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1040 6.4e-05 4096 310 2625 229824 96.4755 55.7118 3404.71 1676.09 5233.14 5233.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1940 0.000256 512 180 660 74736 1.61619 1.89088 31.3384 101.493 136.411 136.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1130 3.2e-05 1024 430 600 409600 86.4214 26.931 366.654 838.466 1318.73 1318.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1110 0.000512 2048 310 1110 29920 2.88675 3.4649 71.1664 123.596 201.188 201.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1790 0.000256 512 480 780 66560 2.7888 1.69997 35.6364 52.1694 92.4206 92.5348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 870 0.000512 2048 70 1845 35760 3.47757 137.527 104.862 245.914 245.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1040 6.4e-05 4096 310 2625 230400 96.1206 55.6784 3330.31 1676.83 5159.09 5159.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1940 0.000256 512 180 660 74560 1.60752 1.89398 30.2951 101.417 135.286 135.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1130 3.2e-05 1024 430 600 405504 84.3573 26.4492 388.346 824.929 1324.33 1324.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1110 0.000512 2048 310 1110 29760 2.87539 3.45677 75.5415 122.265 204.209 204.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1790 0.000256 512 480 780 66816 2.78323 1.69667 38.2441 52.2774 95.1272 95.2238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 870 0.000512 2048 70 1845 35712 3.47379 146.126 104.798 254.442 254.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1040 6.4e-05 4096 310 2625 229632 95.9383 55.5848 3538.84 1674.56 5365.07 5365.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1940 0.000256 512 180 660 74688 1.60195 1.8897 32.9225 101.454 137.941 138.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1130 3.2e-05 1024 430 600 396800 86.3447 26.5236 376.932 824.948 1315 1315.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1110 0.000512 2048 310 1110 29800 2.89021 3.46461 74.9954 122.314 203.736 203.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1790 0.000256 512 480 780 67200 2.79357 1.70579 38.0954 52.3017 95.0208 95.1296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 870 0.000512 2048 70 1845 35700 3.47754 144.982 104.776 253.278 253.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1040 6.4e-05 4096 310 2625 229600 96.6361 55.7466 3507.91 1675.61 5336.06 5336.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1940 0.000256 512 180 660 74600 1.61123 1.8944 32.7785 101.489 137.844 137.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1130 3.2e-05 1024 430 600 401408 85.8335 26.5554 383.601 826.786 1323.03 1323.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1110 0.000512 2048 310 1110 29792 2.87539 3.45706 75.4295 123.391 205.225 205.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1790 0.000256 512 480 780 67200 2.79334 1.70704 38.3306 52.4889 95.4497 95.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 870 0.000512 2048 70 1845 35728 3.48138 146.051 104.765 254.343 254.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1040 6.4e-05 4096 310 2625 229376 96.2148 55.6676 3532.38 1673.11 5357.52 5357.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1940 0.000256 512 180 660 74592 1.6065 1.89024 32.5736 101.413 137.556 137.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1130 3.2e-05 1024 430 600 399360 85.8728 26.5124 374.092 824.323 1311.05 1311.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1110 0.000512 2048 310 1110 29760 2.89178 3.47501 74.0703 122.499 203.007 203.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1790 0.000256 512 480 780 67200 2.79251 1.70922 37.6594 52.3841 94.6756 94.7876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 870 0.000512 2048 70 1845 35640 3.47546 142.907 104.587 251.012 251.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1040 6.4e-05 4096 310 2625 229440 96.5262 55.7057 3488.7 1674.4 5315.48 5315.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1940 0.000256 512 180 660 74640 1.60966 1.89098 32.1266 101.455 137.154 137.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1130 3.2e-05 1024 430 600 409600 85.9228 26.8412 367.86 835.205 1316.08 1316.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1110 0.000512 2048 310 1110 29952 2.89142 3.48365 71.348 123.514 201.31 201.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1790 0.000256 512 480 780 66560 2.79834 1.70774 35.6876 52.4244 92.7494 92.8604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 870 0.000512 2048 70 1845 35712 3.47997 137.396 104.789 245.712 245.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1040 6.4e-05 4096 310 2625 230400 96.0554 55.5759 3359.05 1675.92 5186.75 5186.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1940 0.000256 512 180 660 74496 1.60282 1.88608 30.4873 101.345 135.392 135.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1130 3.2e-05 1024 430 600 393216 86.8068 26.454 414.849 824.99 1353.35 1353.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1110 0.000512 2048 310 1110 29568 2.88531 3.46749 82.7542 123.569 212.747 212.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1790 0.000256 512 480 780 66048 2.76781 1.68861 41.721 51.821 98.1244 98.2369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 870 0.000512 2048 70 1845 35520 3.47574 160.066 104.528 268.113 268.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1040 6.4e-05 4096 310 2625 228864 96.2476 55.5867 3878.3 1674.9 5705.17 5705.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1940 0.000256 512 180 660 74112 1.6008 1.88621 36.2401 101.257 141.057 141.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1130 3.2e-05 1024 430 600 384000 88.651 26.5155 405.833 824.888 1346.14 1346.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1110 0.000512 2048 310 1110 29600 2.89712 3.4831 83.0476 123.619 213.117 213.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1790 0.000256 512 480 780 65600 2.78973 1.68918 42.027 51.8227 98.4585 98.5702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 870 0.000512 2048 70 1845 35600 3.47955 161.495 104.757 269.772 269.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1040 6.4e-05 4096 310 2625 228800 96.5872 55.7016 3899.61 1676.07 5728.11 5728.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1940 0.000256 512 180 660 74000 1.55648 1.88918 37.0595 101.283 141.862 141.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1130 3.2e-05 1024 430 600 393216 88.8344 26.8415 378.105 835.486 1329.53 1329.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1110 0.000512 2048 310 1110 29184 2.85734 3.43082 74.798 123.556 204.716 204.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1790 0.000256 512 480 780 65536 2.83302 1.70794 37.7594 52.5184 94.9482 95.0588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 870 0.000512 2048 70 1845 35584 3.4769 146.913 104.8 255.231 255.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1040 6.4e-05 4096 310 2625 229376 96.0041 55.5509 3580.02 1671.39 5403.1 5403.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1940 0.000256 512 180 660 74240 1.60563 1.88899 33.0504 101.435 138.053 138.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1130 3.2e-05 1024 430 600 417792 84.5479 26.8328 514.457 835.054 1461.14 1461.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1110 0.000512 2048 310 1120 29952 2.89526 3.47136 110.425 124.713 241.578 241.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1790 0.000256 512 480 780 67584 2.78928 1.70803 28.778 52.5362 85.9407 86.0593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 870 0.000512 2048 70 1840 35840 3.49498 111.292 104.849 219.677 219.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1040 6.4e-05 4096 310 2620 230400 96.0488 55.592 2773.18 1675.37 4600.32 4600.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1940 0.000256 512 180 660 74880 1.60522 1.88867 24.3015 101.452 129.316 129.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1130 3.2e-05 1024 430 600 419840 84.6927 26.9577 345.519 838.417 1295.84 1296.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1110 0.000512 2048 310 1120 29920 2.89834 3.47923 65.034 123.899 195.384 195.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1790 0.000256 512 480 780 67520 2.79901 1.7103 32.5316 52.5753 89.746 89.8547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 870 0.000512 2048 70 1840 35840 3.48544 125.099 104.945 233.57 233.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1040 6.4e-05 4096 310 2620 230400 96.4718 55.7056 3055.43 1677.19 4884.94 4885.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1940 0.000256 512 180 660 74880 1.61114 1.89235 27.7438 101.493 132.814 132.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1130 3.2e-05 1024 430 600 411648 85.077 26.7674 315.64 832.477 1260.21 1260.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1110 0.000512 2048 310 1120 29952 2.89178 3.46726 60.6236 124.516 191.573 191.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1790 0.000256 512 480 780 67200 2.79194 1.70598 30.129 52.4674 87.2245 87.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 870 0.000512 2048 70 1840 35808 3.48058 116.745 104.823 225.092 225.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1040 6.4e-05 4096 310 2620 230400 96.1764 55.6513 2845.78 1675.06 4672.81 4672.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1940 0.000256 512 180 660 74784 1.60854 1.88938 25.4034 101.444 130.421 130.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1130 3.2e-05 1024 430 600 415744 85.2512 26.9356 326.318 836.45 1275.22 1275.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1110 0.000512 2048 310 1120 29904 2.89958 3.47914 62.3437 121.679 190.475 190.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1790 0.000256 512 480 780 67200 2.80714 1.70877 30.9683 52.463 88.0794 88.2033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 870 0.000512 2048 70 1840 35784 3.47955 118.643 104.764 226.932 226.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1040 6.4e-05 4096 310 2620 230272 96.5079 55.7084 2892.25 1675.26 4719.87 4720
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1940 0.000256 512 180 660 74816 1.61616 1.8944 26.5387 101.458 131.588 131.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1130 3.2e-05 1024 430 600 417792 84.4404 26.8356 329.429 835.681 1276.63 1276.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1110 0.000512 2048 310 1120 29824 2.88605 3.46803 62.3949 124.718 193.542 193.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1790 0.000256 512 480 780 67072 2.79139 1.70189 30.4114 52.4243 87.4548 87.5664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 870 0.000512 2048 70 1840 35776 3.47386 114.932 104.836 223.288 223.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1040 6.4e-05 4096 310 2620 230400 96.104 55.6012 2935.21 1676.79 4763.85 4763.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1940 0.000256 512 180 660 74752 1.60227 1.88826 26.1396 101.437 131.138 131.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1130 3.2e-05 1024 430 600 405504 85.4353 26.6182 394.524 828.826 1335.66 1335.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1110 0.000512 2048 310 1120 29808 2.88973 3.4721 77.0323 122.781 206.248 206.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1790 0.000256 512 480 780 66816 2.79478 1.70189 38.5804 52.3818 95.5835 95.6971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 870 0.000512 2048 70 1840 35784 3.48234 147.73 104.879 256.137 256.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1040 6.4e-05 4096 310 2620 230400 96.3843 55.7206 3576.48 1676.09 5404.82 5404.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1940 0.000256 512 180 660 74736 1.60982 1.89168 32.8847 101.496 137.956 138.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1130 3.2e-05 1024 430 600 387072 86.4939 26.2778 263.152 816.775 1192.95 1193.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1110 0.000512 2048 310 1120 29664 2.88634 3.47341 53.6881 121.951 182.071 182.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1790 0.000256 512 480 780 65664 2.79149 1.69046 26.6927 52.061 83.365 83.4765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 870 0.000512 2048 70 1840 35712 3.4801 102.959 104.911 211.394 211.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1040 6.4e-05 4096 310 2620 230400 96.0354 55.6513 2486.4 1676.88 4315.11 4315.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1940 0.000256 512 180 660 74304 1.60403 1.88797 23.0998 101.361 128.028 128.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1130 3.2e-05 1024 430 600 419840 84.4453 26.9327 391.766 837.986 1341.39 1341.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1110 0.000512 2048 310 1120 29760 2.88333 3.46925 73.8181 124.606 204.847 204.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1790 0.000256 512 480 780 66560 2.78678 1.69779 36.8545 52.1398 93.6079 93.7189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 870 0.000512 2048 70 1840 35760 3.47437 141.232 104.776 249.526 249.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1040 6.4e-05 4096 310 2620 230400 96.0866 55.6862 3450.18 1686.93 5289.02 5289.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1940 0.000256 512 180 660 74720 1.60778 1.88755 31.8336 101.379 136.783 136.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1130 3.2e-05 1024 430 600 409600 83.7143 26.4474 269.222 824.849 1204.48 1204.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1110 0.000512 2048 310 1120 29440 2.8719 3.4615 51.6028 123.288 181.297 181.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1790 0.000256 512 480 780 65280 2.77914 1.68448 25.6685 51.7942 82.0478 82.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 870 0.000512 2048 70 1840 35680 3.47344 99.2317 104.841 207.591 207.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1040 6.4e-05 4096 310 2620 230400 95.9458 55.5933 2417.51 1677.41 4246.61 4246.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1940 0.000256 512 180 660 74560 1.60358 1.8889 22.2344 101.365 127.165 127.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1130 3.2e-05 1024 430 600 405504 84.3962 26.815 354.07 824.146 1289.68 1289.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1110 0.000512 2048 310 1120 29760 2.87133 3.45494 69.0323 122.163 197.597 197.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1790 0.000256 512 480 780 66816 2.78547 1.69824 34.6898 52.2297 91.5302 91.6414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 870 0.000512 2048 70 1840 35712 3.48317 131.764 104.681 239.971 240.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1040 6.4e-05 4096 310 2620 229632 95.99 55.5888 3236.79 1673 5061.51 5061.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1940 0.000256 512 180 660 74688 1.60333 1.88826 29.4614 101.411 134.437 134.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1130 3.2e-05 1024 430 600 393216 86.8261 26.4563 247.503 824.998 1186.03 1186.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1110 0.000512 2048 310 1120 29568 2.88842 3.46662 49.8142 123.564 179.807 179.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1790 0.000256 512 480 780 66048 2.77274 1.68355 24.9067 51.8298 81.3177 81.4294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 870 0.000512 2048 70 1840 35520 3.47283 94.6218 104.508 202.643 202.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1040 6.4e-05 4096 310 2620 228864 96.2312 55.5933 2298.56 1674.91 4125.44 4125.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1940 0.000256 512 180 660 74112 1.60522 1.88592 21.0497 101.261 125.873 125.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1130 3.2e-05 1024 430 600 409600 83.9191 26.5336 375.401 824.168 1310.28 1310.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1110 0.000512 2048 310 1120 29800 2.89395 3.47341 72.6508 122.218 201.307 201.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1790 0.000256 512 480 780 66400 2.81034 1.7041 36.1171 52.2513 93.0131 93.1246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 870 0.000512 2048 70 1840 35700 3.47786 138.744 104.661 246.926 246.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1040 6.4e-05 4096 310 2620 229600 96.6275 55.7505 3366.64 1674.06 5193.21 5193.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1940 0.000256 512 180 660 74800 1.61373 1.8944 30.5092 101.441 135.531 135.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1130 3.2e-05 1024 430 600 409600 83.9515 26.538 265.929 824.193 1200.87 1201.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1110 0.000512 2048 310 1120 29600 2.89062 3.47341 51.2014 122.471 180.107 180.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1790 0.000256 512 480 780 65600 2.78794 1.68854 25.468 51.7769 81.8531 81.9644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 870 0.000512 2048 70 1840 35600 3.47955 97.921 104.646 206.09 206.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1040 6.4e-05 4096 310 2620 228800 96.5695 55.7025 2362.77 1674.36 4189.54 4189.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1940 0.000256 512 180 660 74400 1.60768 1.88954 21.8193 101.243 126.633 126.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1130 3.2e-05 1024 430 600 401408 85.7652 26.5616 470.872 827.632 1411.08 1411.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1110 0.000512 2048 310 1120 29568 2.87181 3.45488 92.0199 122.435 220.853 220.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1790 0.000256 512 480 780 67200 2.79562 1.70803 46.8707 52.5409 104.04 104.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 870 0.000512 2048 70 1840 35728 3.47955 177.682 104.853 286.06 286.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1040 6.4e-05 4096 310 2620 229376 96.1935 55.6763 4284.98 1674.59 6111.58 6111.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1940 0.000256 512 180 660 74592 1.45078 1.89062 40.2682 101.463 145.146 145.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1130 3.2e-05 1024 430 600 372736 87.3954 26.4169 284.823 808.416 1207.3 1207.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1110 0.000512 2048 310 1120 29120 2.8672 3.44083 59.1713 120.514 186.068 186.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1790 0.000256 512 480 780 66304 2.77805 1.69114 30.5912 52.0088 87.1966 87.3071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 870 0.000512 2048 70 1840 35616 3.4784 115.31 104.839 223.669 223.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1040 6.4e-05 4096 310 2620 229376 96.0233 55.5933 2819.25 1674.84 4645.84 4645.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1940 0.000256 512 180 660 73920 1.60125 1.88381 26.349 101.234 131.142 131.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1130 3.2e-05 1024 430 600 399360 85.895 26.5156 447.556 824.188 1384.41 1384.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1110 0.000512 2048 310 1120 29760 2.89456 3.4751 88.7856 122.487 217.717 217.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1790 0.000256 512 480 780 67200 2.79453 1.70592 44.9745 52.3728 101.976 102.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 870 0.000512 2048 70 1840 35760 3.48714 169.9 104.87 278.301 278.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1040 6.4e-05 4096 310 2620 229440 96.4567 55.7198 4125.79 1674.37 5952.48 5952.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1940 0.000256 512 180 660 74640 1.56368 1.89562 39.0631 101.452 144.05 144.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1130 3.2e-05 1024 430 600 399360 85.8181 26.4852 304.102 824.346 1241 1241.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1110 0.000512 2048 310 1120 29280 2.86093 3.41402 59.6195 122.578 188.543 188.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1790 0.000256 512 480 780 65280 2.78416 1.68803 29.8239 51.8122 86.2318 86.3437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 870 0.000512 2048 70 1840 35520 3.47027 114.815 104.548 222.879 222.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1040 6.4e-05 4096 310 2620 228480 96.1293 55.5945 2780.92 1669.63 4602.41 4602.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1940 0.000256 512 180 660 74400 1.60582 1.89062 25.5856 101.377 130.534 130.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1130 3.2e-05 1024 430 600 409600 85.9215 26.8468 443.887 835.789 1392.69 1392.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1110 0.000512 2048 310 1120 29696 2.89315 3.48547 85.8307 123.587 215.867 215.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1790 0.000256 512 480 780 66560 2.79914 1.70621 43.212 52.4628 100.308 100.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 870 0.000512 2048 70 1840 35712 3.47824 164.7 104.838 273.059 273.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1040 6.4e-05 4096 310 2620 230400 96.0275 55.613 4037.65 1677.07 5866.5 5866.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1940 0.000256 512 180 660 74496 1.46925 1.88826 37.7883 101.389 142.607 142.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1130 3.2e-05 1024 430 600 393216 88.8521 26.8505 288.429 835.488 1239.87 1240.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1110 0.000512 2048 310 1120 29184 2.85904 3.42221 57.3953 123.621 187.369 187.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1790 0.000256 512 480 780 65536 2.82874 1.70448 28.8334 52.5154 86.0146 86.1247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 870 0.000512 2048 70 1840 35584 3.47846 110.878 104.776 219.176 219.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1040 6.4e-05 4096 310 2620 229376 95.9904 55.558 2699 1671.33 4522.02 4522.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1940 0.000256 512 180 660 74240 1.60768 1.89235 24.8008 101.431 129.805 129.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1130 3.2e-05 1024 430 600 393216 86.8425 26.4652 371.69 825.051 1310.32 1310.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1110 0.000512 2048 310 1120 29568 2.88118 3.47021 74.8095 123.576 204.815 204.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1790 0.000256 512 480 780 66048 2.77872 1.68794 37.2846 51.8316 93.7144 93.8372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 870 0.000512 2048 70 1840 35520 3.46781 142.565 104.517 250.598 250.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1040 6.4e-05 4096 310 2620 228864 96.254 55.601 3510.33 1675.36 5337.69 5337.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1940 0.000256 512 180 660 74112 1.60026 1.88621 32.4482 101.259 137.269 137.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1130 3.2e-05 1024 430 600 344064 89.5483 25.8355 230.663 791.5 1137.8 1138.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1110 0.000512 2048 310 1120 29184 2.86925 3.44723 52.2634 119.134 177.789 177.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1790 0.000256 512 480 780 64512 2.81168 1.69302 26.0642 51.9055 82.605 82.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 870 0.000512 2048 70 1840 35328 3.46726 100.211 104.411 208.134 208.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1040 6.4e-05 4096 310 2620 227328 96.0617 55.4219 2425.35 1666.11 4243.08 4243.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1940 0.000256 512 180 660 73728 1.60781 1.88637 22.2595 101.342 127.167 127.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1130 3.2e-05 1024 430 600 409600 83.9377 26.5093 404.209 824.435 1339.34 1339.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1110 0.000512 2048 310 1120 29600 2.89789 3.47315 77.7676 123.564 207.772 207.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1790 0.000256 512 480 780 65600 2.79152 1.68832 39.0575 51.8004 95.467 95.5764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 870 0.000512 2048 70 1840 35600 3.47546 149.322 104.683 257.525 257.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1040 6.4e-05 4096 310 2620 228800 96.6094 55.6949 3595.24 1674.85 5422.53 5422.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1940 0.000256 512 180 660 74400 1.60973 1.88826 33.2344 101.25 138.054 138.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1130 3.2e-05 1024 430 600 409600 83.8847 26.4845 288.062 824.566 1223.24 1223.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1110 0.000512 2048 310 1120 28800 2.87338 3.44822 54.0104 121.951 182.355 182.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1790 0.000256 512 480 780 64000 2.82704 1.69261 27.4986 51.9172 84.0599 84.1719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 870 0.000512 2048 70 1840 35200 3.45354 105.697 104.119 213.314 213.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1040 6.4e-05 4096 310 2620 227200 96.1886 55.511 2544.27 1667.05 4363.17 4363.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1940 0.000256 512 180 660 74400 1.60435 1.89046 24.0535 101.377 128.997 129.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1130 3.2e-05 1024 430 600 417792 84.571 26.837 498.011 835.877 1445.55 1445.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1110 0.000512 2048 310 1104 29888 2.89552 3.47341 106.673 123.775 236.89 236.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1790 0.000256 512 480 792 67328 2.79136 1.70646 28.5582 52.5889 85.7736 85.9004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 870 0.000512 2048 70 1848 35808 3.47978 110.201 104.905 218.629 218.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1040 6.4e-05 4096 310 2616 230656 95.9717 55.5932 2745.92 1677.14 4574.76 4574.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1940 0.000256 512 180 648 74816 1.60768 1.88982 23.9903 101.512 129.072 129.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1130 3.2e-05 1024 430 600 419840 84.7126 27.0893 319.543 838.431 1270.03 1270.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1110 0.000512 2048 310 1104 29840 2.89984 3.4855 60.0206 123.959 190.438 190.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1790 0.000256 512 480 792 67200 2.81338 1.71158 30.4192 52.579 87.6535 87.7675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 870 0.000512 2048 70 1848 35800 3.47754 117.037 104.877 225.434 225.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1040 6.4e-05 4096 310 2616 230720 96.4961 55.7094 2844.44 1676.64 4673.42 4673.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1940 0.000256 512 180 648 74800 1.61062 1.8903 25.1418 101.505 130.221 130.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1130 3.2e-05 1024 430 600 411648 84.9996 26.8141 309.537 832.346 1253.94 1254.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1110 0.000512 2048 310 1104 29856 2.89382 3.4775 59.4858 124.43 190.358 190.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1790 0.000256 512 480 792 67200 2.79744 1.70842 30.3635 52.4548 87.4607 87.5867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 870 0.000512 2048 70 1848 35808 3.48752 115.624 104.843 223.997 224.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1040 6.4e-05 4096 310 2616 230400 96.1328 55.6578 2798.16 1674.81 4624.9 4625.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1940 0.000256 512 180 648 74784 1.60646 1.88854 25.5282 101.732 130.829 130.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1130 3.2e-05 1024 430 600 405504 84.4298 26.4483 196.666 824.294 1132.09 1132.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1110 0.000512 2048 310 1104 29568 2.87517 3.45702 37.9552 122.175 166.533 166.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1790 0.000256 512 480 792 66816 2.78877 1.69968 19.7422 52.2412 76.5985 76.7131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 870 0.000512 2048 70 1848 35712 3.47693 74.0452 104.735 182.3 182.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1040 6.4e-05 4096 310 2616 229632 95.9702 55.5864 1797.45 1673.23 3622.37 3622.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1940 0.000256 512 180 648 74688 1.60662 1.8903 16.6751 101.422 121.666 121.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1130 3.2e-05 1024 430 600 415744 85.1201 26.9373 361.049 837.161 1310.52 1310.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1110 0.000512 2048 310 1104 29904 2.90416 3.47315 69.1197 123.695 199.266 199.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1790 0.000256 512 480 792 67200 2.79952 1.71149 35.4153 52.5105 92.5645 92.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 870 0.000512 2048 70 1848 35784 3.48259 132.804 104.889 241.218 241.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1040 6.4e-05 4096 310 2616 230272 96.4035 55.7082 3247.44 1676.58 5076.28 5076.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1940 0.000256 512 180 648 74816 1.61414 1.88944 30.0095 101.511 135.098 135.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1130 3.2e-05 1024 430 600 401408 85.8291 26.5646 223.664 826.785 1163.09 1163.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1110 0.000512 2048 310 1104 29568 2.87709 3.45878 43.7012 122.326 172.433 172.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1790 0.000256 512 480 792 67200 2.79709 1.70851 22.4796 52.4967 79.6085 79.7248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 870 0.000512 2048 70 1848 35728 3.47971 84.4655 104.787 192.776 192.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1040 6.4e-05 4096 310 2616 229376 96.2385 55.6726 2041.78 1672.77 3866.59 3866.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1940 0.000256 512 180 648 74592 1.60749 1.88621 18.9464 101.418 123.932 124.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1130 3.2e-05 1024 430 600 417792 84.3535 26.8398 348.003 835.083 1294.53 1294.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1110 0.000512 2048 310 1104 29824 2.88694 3.46778 66.8298 123.346 196.603 196.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1790 0.000256 512 480 792 67072 2.78803 1.70259 33.2799 52.3785 90.2805 90.3936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 870 0.000512 2048 70 1848 35776 3.48285 124.725 104.797 233.047 233.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1040 6.4e-05 4096 310 2616 230400 96.0215 55.5898 3138.25 1675.59 4965.59 4965.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1940 0.000256 512 180 648 74624 1.60499 1.88653 28.3816 101.399 133.343 133.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1130 3.2e-05 1024 430 600 409600 85.9107 26.837 230.716 835.11 1178.83 1179.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1110 0.000512 2048 310 1104 29696 2.88973 3.47942 44.6897 124.54 175.67 175.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1790 0.000256 512 480 792 66560 2.80358 1.70355 21.8824 52.4228 78.9446 79.0586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 870 0.000512 2048 70 1848 35712 3.47968 80.5274 104.778 188.828 188.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1040 6.4e-05 4096 310 2616 230400 96.0338 55.5889 2081.32 1675.5 3908.58 3908.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1940 0.000256 512 180 648 74496 1.60973 1.88826 18.6312 101.347 123.55 123.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1130 3.2e-05 1024 430 600 405504 85.423 26.6144 374.25 829.019 1315.55 1315.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1110 0.000512 2048 310 1104 29808 2.88742 3.46726 73.104 122.806 202.334 202.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1790 0.000256 512 480 792 66816 2.79437 1.70355 37.1772 52.394 94.2024 94.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 870 0.000512 2048 70 1848 35784 3.48771 141.823 104.948 250.306 250.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1040 6.4e-05 4096 310 2616 230400 96.3745 55.7176 3431.91 1676.49 5260.62 5260.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1940 0.000256 512 180 648 74736 1.61242 1.8952 31.1176 101.511 136.209 136.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1130 3.2e-05 1024 430 600 387072 86.4959 26.2698 251.066 816.56 1180.64 1180.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1110 0.000512 2048 310 1104 29664 2.89139 3.47232 51.2069 122.982 180.625 180.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1790 0.000256 512 480 792 65664 2.79357 1.69408 25.9218 52.0456 82.5811 82.6921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 870 0.000512 2048 70 1848 35712 3.48762 99.5788 104.918 208.027 208.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1040 6.4e-05 4096 310 2616 230400 95.9888 55.6524 2403.4 1676.49 4231.67 4231.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1940 0.000256 512 180 648 74304 1.60768 1.88547 21.6858 101.359 126.611 126.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1130 3.2e-05 1024 430 600 419840 84.4963 26.9373 366.865 837.987 1316.54 1316.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1110 0.000512 2048 310 1104 29760 2.88019 3.46659 69.0063 124.607 200.033 200.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1790 0.000256 512 480 792 66560 2.78406 1.69779 35.1205 52.1399 91.8741 91.9862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 870 0.000512 2048 70 1848 35760 3.48522 133.705 104.814 242.048 242.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1040 6.4e-05 4096 310 2616 230400 96.0452 55.6694 3262.43 1675.88 5090.18 5090.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1940 0.000256 512 180 648 74560 1.60512 1.88819 29.3545 101.391 134.312 134.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1130 3.2e-05 1024 430 600 409600 83.7123 26.5467 258.428 824.947 1193.88 1194.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1110 0.000512 2048 310 1104 29440 2.87187 3.46077 49.5044 122.252 178.162 178.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1790 0.000256 512 480 792 65280 2.78339 1.68554 25.0348 51.8071 81.4391 81.5473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 870 0.000512 2048 70 1848 35680 3.4775 96.5324 104.893 204.945 204.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1040 6.4e-05 4096 310 2616 230400 95.9212 55.5869 2336.09 1677.49 4165.23 4165.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1940 0.000256 512 180 648 74240 1.60192 1.88592 21.1353 101.378 126.071 126.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1130 3.2e-05 1024 430 600 405504 84.3907 26.5441 459.511 824.285 1394.99 1395.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1110 0.000512 2048 310 1104 29568 2.8695 3.45414 88.4755 123.232 218.103 218.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1790 0.000256 512 480 792 66816 2.78726 1.70019 45.476 52.2354 102.327 102.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 870 0.000512 2048 70 1848 35712 3.47962 172.694 104.732 280.949 281.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1040 6.4e-05 4096 310 2616 229632 95.9934 55.5886 4153.24 1673.25 5978.22 5978.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1940 0.000256 512 180 648 74688 1.51142 1.89008 38.7702 101.421 143.664 143.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1130 3.2e-05 1024 430 600 393216 86.8056 26.9446 284.526 824.297 1222.83 1223.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1110 0.000512 2048 310 1104 29568 2.88714 3.46496 56.6006 121.366 184.395 184.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1790 0.000256 512 480 792 66048 2.77722 1.68496 29.4286 51.7786 85.8029 85.9203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 870 0.000512 2048 70 1848 35520 3.47626 109.101 104.462 217.091 217.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1040 6.4e-05 4096 310 2616 228864 96.2924 55.5986 2678.93 1673.53 4504.51 4504.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1940 0.000256 512 180 648 74112 1.60547 1.88416 25.2578 101.219 130.045 130.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1130 3.2e-05 1024 430 600 409600 83.9024 27.3505 454.177 824.302 1389.99 1390.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1110 0.000512 2048 310 1104 29600 2.88771 3.47117 86.87 122.23 215.531 215.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1790 0.000256 512 480 792 66400 2.80678 1.70509 44.6035 52.259 101.499 101.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 870 0.000512 2048 70 1848 35700 3.48448 169.451 104.711 277.69 277.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1040 6.4e-05 4096 310 2616 230400 96.3397 55.737 4113.82 1674.29 5940.33 5940.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1940 0.000256 512 180 648 74600 1.54829 1.8943 38.5481 101.455 143.52 143.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1130 3.2e-05 1024 430 600 409600 83.9508 26.5218 308.513 824.401 1243.64 1243.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1110 0.000512 2048 310 1104 29600 2.89392 3.47306 59.6568 122.489 188.587 188.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1790 0.000256 512 480 792 65600 2.79376 1.69155 29.9923 51.788 86.3943 86.5013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 870 0.000512 2048 70 1848 35600 3.48355 115.027 104.704 223.258 223.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1040 6.4e-05 4096 310 2616 230400 96.354 55.7015 2792.63 1675.05 4619.87 4619.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1940 0.000256 512 180 648 74000 1.60768 1.88909 25.0261 101.254 129.85 129.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1130 3.2e-05 1024 430 600 401408 85.8396 26.5673 435.131 827.621 1375.41 1375.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1110 0.000512 2048 310 1104 29568 2.87453 3.46058 85.0288 122.435 213.874 213.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1790 0.000256 512 480 792 67200 2.7937 1.71008 44.1786 52.5419 101.351 101.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 870 0.000512 2048 70 1848 35728 3.48518 166.214 104.89 274.632 274.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1040 6.4e-05 4096 310 2616 229376 96.19 55.6585 4023.08 1674.6 5849.67 5849.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1940 0.000256 512 180 648 74592 1.53478 1.89254 37.3633 101.474 142.339 142.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1130 3.2e-05 1024 430 600 372736 87.3849 26.2531 268.697 815.605 1198.19 1198.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1110 0.000512 2048 310 1104 29120 2.86515 3.44829 55.6162 121.428 183.43 183.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1790 0.000256 512 480 792 66304 2.7777 1.69267 29.1487 52.4727 86.2161 86.3232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 870 0.000512 2048 70 1848 35616 3.48368 110.01 105.806 219.346 219.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1040 6.4e-05 4096 310 2616 229376 96.0009 55.5971 2650.14 1689.69 4491.57 4491.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1940 0.000256 512 180 648 73920 1.6017 1.88173 24.0154 101.681 129.255 129.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1130 3.2e-05 1024 430 600 399360 85.8942 26.5076 422.616 824.772 1360.04 1360.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1110 0.000512 2048 310 1104 29760 2.89546 3.47539 83.2105 123.658 213.312 213.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1790 0.000256 512 480 792 66240 2.81424 1.70739 42.4209 52.4132 99.4837 99.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 870 0.000512 2048 70 1848 35640 3.47302 160.748 104.661 268.924 268.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1040 6.4e-05 4096 310 2616 230400 96.3194 55.7281 3900.01 1675.37 5727.57 5727.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1940 0.000256 512 180 648 74640 1.61178 1.89235 35.7601 101.505 140.843 140.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1130 3.2e-05 1024 430 600 399360 85.7941 26.4929 274.085 824.922 1211.55 1211.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1110 0.000512 2048 310 1104 29280 2.86118 3.43082 53.295 121.595 181.258 181.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1790 0.000256 512 480 792 65280 2.7944 1.69139 27.1561 51.8457 83.6208 83.7386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 870 0.000512 2048 70 1848 35520 3.46931 104.042 104.662 212.218 212.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1040 6.4e-05 4096 310 2616 228480 96.0973 55.5929 2494.6 1670.77 4317.2 4317.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1940 0.000256 512 180 648 74400 1.61178 1.89024 23.5317 101.423 128.531 128.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1130 3.2e-05 1024 430 600 409600 85.9372 26.839 414.529 835.972 1363.55 1363.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1110 0.000512 2048 310 1104 29696 2.88944 3.49101 79.7636 124.655 210.877 210.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1790 0.000256 512 480 792 66560 2.80861 1.71008 40.6537 52.4734 97.7805 97.9041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 870 0.000512 2048 70 1848 35712 3.47997 154.394 104.897 262.818 262.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1040 6.4e-05 4096 310 2616 230400 96.0432 55.5861 3730.78 1677.48 5560.05 5560.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1940 0.000256 512 180 648 74496 1.6071 1.88845 33.9825 101.399 138.956 139.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1130 3.2e-05 1024 430 600 393216 88.8932 26.8411 267.866 835.363 1219.24 1219.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1110 0.000512 2048 310 1104 29184 2.85875 3.4281 52.8603 122.478 181.7 181.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1790 0.000256 512 480 792 65536 2.83626 1.70931 27.2533 52.5132 84.4492 84.5721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 870 0.000512 2048 70 1848 35584 3.48646 103.584 104.805 211.922 211.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1040 6.4e-05 4096 310 2616 229376 96.0185 55.5579 2522.03 1671.08 4344.83 4344.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1940 0.000256 512 180 648 74240 1.61021 1.89072 23.4777 101.432 128.487 128.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1130 3.2e-05 1024 430 600 413696 85.2695 26.8412 552.546 835.024 1499.96 1500.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1110 0.000512 2048 310 1125 29696 2.89792 3.47946 121.317 123.657 251.429 251.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1790 0.000256 512 480 775 67328 2.79952 1.70893 32.1554 52.5382 89.3352 89.4668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 870 0.000512 2048 70 1850 35808 3.4816 125.127 104.808 233.463 233.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1040 6.4e-05 4096 310 2625 229632 96.1311 55.595 3087.41 1675.31 4914.59 4914.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1940 0.000256 512 180 650 74880 1.6103 1.89315 27.1781 101.456 132.213 132.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1130 3.2e-05 1024 430 600 414720 85.5908 26.966 307.449 838.431 1258.69 1258.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1110 0.000512 2048 310 1125 29680 2.89997 3.47699 58.2189 123.929 188.597 188.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1790 0.000256 512 480 775 67200 2.81149 1.71213 28.7841 52.5745 86.0088 86.1259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 870 0.000512 2048 70 1850 35800 3.47757 112.434 104.882 220.84 220.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1040 6.4e-05 4096 310 2625 229760 96.5892 55.7115 2728.9 1677.27 4558.61 4558.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1940 0.000256 512 180 650 74880 1.6127 1.89114 24.0226 101.501 129.101 129.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1130 3.2e-05 1024 430 600 409600 86.7784 26.9413 448.679 837.992 1400.65 1400.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1110 0.000512 2048 310 1125 29600 2.89802 3.46502 106.135 123.638 236.21 236.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1790 0.000256 512 480 775 66560 2.7879 1.69942 18.8378 52.15 75.599 75.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 870 0.000512 2048 70 1850 35760 3.4816 72.7106 104.827 181.064 181.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1040 6.4e-05 4096 310 2625 229760 96.2454 55.6851 1815.2 1675.95 3643.22 3643.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1940 0.000256 512 180 650 74720 1.60973 1.88906 15.8115 101.393 120.777 120.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1130 3.2e-05 1024 430 600 411648 85.059 26.7701 324.2 832.937 1269.24 1269.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1110 0.000512 2048 310 1125 29664 2.89136 3.48198 62.2827 123.514 192.245 192.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1790 0.000256 512 480 775 67200 2.79917 1.70771 30.9319 52.4998 88.0786 88.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 870 0.000512 2048 70 1850 35808 3.48774 119.417 104.932 227.882 227.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1040 6.4e-05 4096 310 2625 229632 96.2521 55.6609 2898.47 1675.96 4726.51 4726.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1940 0.000256 512 180 650 74880 1.60416 1.8992 26.0973 101.494 131.17 131.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1130 3.2e-05 1024 430 600 405504 84.4571 26.4531 207.144 824.863 1143.17 1143.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1110 0.000512 2048 310 1125 29376 2.87325 3.4568 39.7215 122.249 168.374 168.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1790 0.000256 512 480 775 66816 2.78515 1.70266 20.1092 52.2724 76.9969 77.1095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 870 0.000512 2048 70 1850 35712 3.47776 77.0008 104.813 185.336 185.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1040 6.4e-05 4096 310 2625 228864 96.1482 55.5968 1867.87 1674.42 3694.18 3694.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1940 0.000256 512 180 650 74688 1.60768 1.88714 16.8402 101.46 121.867 121.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1130 3.2e-05 1024 430 600 415744 85.1402 26.9335 351.198 837.177 1300.7 1300.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1110 0.000512 2048 310 1125 29680 2.89686 3.47802 67.4232 123.695 197.565 197.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1790 0.000256 512 480 775 67200 2.80304 1.70829 33.396 52.505 90.5383 90.6476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 870 0.000512 2048 70 1850 35784 3.47715 127.58 104.897 235.998 236.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1040 6.4e-05 4096 310 2625 229376 96.5325 55.7132 3115.53 1676.58 4944.49 4944.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1940 0.000256 512 180 650 74816 1.61286 1.88976 28.6228 101.504 133.701 133.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1130 3.2e-05 1024 430 600 401408 85.8564 26.5587 218.039 827.722 1158.43 1158.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1110 0.000512 2048 310 1125 29344 2.87334 3.45702 42.6272 122.446 171.476 171.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1790 0.000256 512 480 775 67200 2.79898 1.70797 21.3604 52.5542 78.5495 78.6596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 870 0.000512 2048 70 1850 35728 3.48077 81.2917 104.909 189.723 189.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1040 6.4e-05 4096 310 2625 228480 96.3357 55.6698 1962.64 1674.67 3789.45 3789.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1940 0.000256 512 180 650 74592 1.60813 1.892 18.0828 101.476 123.132 123.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1130 3.2e-05 1024 430 600 409600 85.8771 27.124 361.172 835.215 1309.65 1309.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1110 0.000512 2048 310 1125 29568 2.88397 3.47094 69.6975 121.255 197.396 197.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1790 0.000256 512 480 775 67072 2.79987 1.70598 34.1952 52.396 91.2338 91.3569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 870 0.000512 2048 70 1850 35776 3.48131 131.059 104.82 239.404 239.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1040 6.4e-05 4096 310 2625 229376 96.2034 55.6133 3224.12 1675.77 5051.85 5051.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1940 0.000256 512 180 650 74752 1.60768 1.88822 28.7969 101.403 133.768 133.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1130 3.2e-05 1024 430 600 409600 85.9563 26.8578 240.677 836.001 1189.76 1189.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1110 0.000512 2048 310 1125 29440 2.89344 3.48365 46.6396 124.659 177.751 177.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1790 0.000256 512 480 775 66560 2.80554 1.70726 22.3666 52.4797 79.4924 79.6139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 870 0.000512 2048 70 1850 35712 3.47955 83.9916 104.913 192.431 192.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1040 6.4e-05 4096 310 2625 229376 96.215 55.5962 2142.64 1677.51 3972.11 3972.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1940 0.000256 512 180 650 74496 1.60973 1.89235 19.2145 101.399 124.193 124.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1130 3.2e-05 1024 430 600 405504 85.3928 26.6383 377.613 828.942 1318.84 1319.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1110 0.000512 2048 310 1125 29520 2.88976 3.46726 73.4396 122.791 202.661 202.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1790 0.000256 512 480 775 66816 2.79949 1.7039 36.6963 52.3845 93.7136 93.8238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 870 0.000512 2048 70 1850 35784 3.48374 141.437 104.945 249.908 249.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1040 6.4e-05 4096 310 2625 229248 96.4917 55.6961 3416.21 1676.33 5244.87 5244.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1940 0.000256 512 180 650 74880 1.61187 1.89235 31.0336 101.511 136.123 136.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1130 3.2e-05 1024 430 600 387072 86.4613 26.2748 259.934 816.755 1189.67 1189.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1110 0.000512 2048 310 1125 29376 2.89245 3.47389 52.9438 121.952 181.336 181.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1790 0.000256 512 480 775 65664 2.7919 1.69165 26.2997 52.0601 82.971 83.0843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 870 0.000512 2048 70 1850 35712 3.49181 102.136 104.954 210.622 210.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1040 6.4e-05 4096 310 2625 229248 96.2547 55.6564 2446.66 1676.89 4275.6 4275.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1940 0.000256 512 180 650 74592 1.6031 1.88771 22.2515 101.364 127.178 127.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1130 3.2e-05 1024 430 600 409600 86.4038 26.935 371.659 837.96 1323.21 1323.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1110 0.000512 2048 310 1125 29600 2.88358 3.46998 72.0445 123.545 202.013 202.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1790 0.000256 512 480 775 66560 2.78298 1.69747 35.526 52.1414 92.2786 92.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 870 0.000512 2048 70 1850 35760 3.48294 137.543 104.824 245.893 245.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1040 6.4e-05 4096 310 2625 229760 96.2116 55.6708 3328.57 1675.87 5156.46 5156.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1940 0.000256 512 180 650 74720 1.60586 1.88621 29.5562 101.385 134.504 134.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1130 3.2e-05 1024 430 600 389120 87.4441 26.4477 249.887 824.935 1188.97 1189.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1110 0.000512 2048 310 1125 29440 2.87613 3.45885 50.6982 123.3 180.407 180.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1790 0.000256 512 480 775 65280 2.78534 1.68349 24.7903 51.8113 81.1985 81.3082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 870 0.000512 2048 70 1850 35680 3.47856 96.8804 104.897 205.301 205.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1040 6.4e-05 4096 310 2625 229120 96.1584 55.5821 2336.16 1677.5 4165.54 4165.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1940 0.000256 512 180 650 74560 1.60547 1.88643 21.2445 101.373 126.184 126.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1130 3.2e-05 1024 430 600 405504 84.4033 26.4458 450.297 825.022 1386.42 1386.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1110 0.000512 2048 310 1125 29376 2.87539 3.46726 86.9387 122.265 215.619 215.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1790 0.000256 512 480 775 66816 2.78541 1.69789 43.8839 52.2758 100.773 100.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 870 0.000512 2048 70 1850 35712 3.46931 167.719 104.826 276.056 276.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1040 6.4e-05 4096 310 2625 228864 96.0991 55.6019 4045.95 1674.76 5872.54 5872.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1940 0.000256 512 180 650 74688 1.45078 1.88694 37.8066 101.46 142.678 142.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1130 3.2e-05 1024 430 600 393216 86.7721 26.4585 292.689 824.882 1231.05 1231.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1110 0.000512 2048 310 1125 29184 2.88195 3.47094 58.1967 122.49 187.114 187.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1790 0.000256 512 480 775 66048 2.77053 1.68486 29.2644 51.8141 85.6586 85.7726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 870 0.000512 2048 70 1850 35520 3.46282 111.566 104.538 219.609 219.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1040 6.4e-05 4096 310 2625 228864 96.2193 55.6097 2723.15 1674.74 4549.86 4549.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1940 0.000256 512 180 650 74112 1.60115 1.88416 24.5913 101.261 129.409 129.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1130 3.2e-05 1024 430 600 396800 86.3723 26.5574 439.346 824.113 1376.64 1376.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1110 0.000512 2048 310 1125 29400 2.89299 3.46611 87.0482 123.262 216.741 216.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1790 0.000256 512 480 775 66400 2.81043 1.70438 43.6415 52.2485 100.535 100.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 870 0.000512 2048 70 1850 35700 3.47728 167.597 104.695 275.812 275.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1040 6.4e-05 4096 310 2625 228800 96.6594 55.7622 4063.18 1674.27 5890.01 5890.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1940 0.000256 512 180 650 74800 1.45818 1.89206 38.0502 101.446 142.917 142.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1130 3.2e-05 1024 430 600 384000 88.6663 26.5908 286.167 825.094 1226.77 1226.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1110 0.000512 2048 310 1125 29200 2.89594 3.47565 58.7041 122.577 187.727 187.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1790 0.000256 512 480 775 65600 2.79501 1.69024 29.0383 51.8331 85.4825 85.5929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 870 0.000512 2048 70 1850 35600 3.4792 112.773 104.803 221.1 221.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1040 6.4e-05 4096 310 2625 228800 96.6161 55.7054 2728.14 1676.13 4556.73 4556.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1940 0.000256 512 180 650 74400 1.60973 1.88595 24.7204 101.297 129.586 129.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1130 3.2e-05 1024 430 600 401408 85.8302 26.5624 434.148 827.037 1373.83 1374.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1110 0.000512 2048 310 1125 29344 2.87603 3.45293 84.1803 122.366 212.946 213.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1790 0.000256 512 480 775 67200 2.79434 1.70973 42.598 52.5066 99.738 99.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 870 0.000512 2048 70 1850 35728 3.48509 162.841 104.821 271.19 271.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1040 6.4e-05 4096 310 2625 228480 96.3624 55.6646 3917.4 1673.29 5742.87 5742.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1940 0.000256 512 180 650 74592 1.60778 1.89235 36.0674 101.437 141.078 141.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1130 3.2e-05 1024 430 600 372736 87.4105 26.2418 264.935 807.986 1186.84 1187.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1110 0.000512 2048 310 1125 29120 2.86672 3.45274 55.4777 120.457 182.328 182.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1790 0.000256 512 480 775 66304 2.78182 1.69568 28.0034 51.9824 84.6028 84.7276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 870 0.000512 2048 70 1850 35616 3.48346 107.289 104.826 215.645 215.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1040 6.4e-05 4096 310 2625 227584 96.3835 55.5941 2553.33 1673.92 4379.38 4379.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1940 0.000256 512 180 650 73920 1.60768 1.88346 23.1652 101.205 127.938 128.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1130 3.2e-05 1024 430 600 399360 85.8998 26.5155 418.201 824.175 1355.06 1355.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1110 0.000512 2048 310 1125 29520 2.89171 3.47302 82.311 120.379 209.133 209.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1790 0.000256 512 480 775 66240 2.81853 1.70854 40.8962 52.3782 97.9353 98.0511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 870 0.000512 2048 70 1850 35640 3.47936 157.447 104.607 265.582 265.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1040 6.4e-05 4096 310 2625 229440 96.4879 55.7218 3802.69 1674.14 5629.19 5629.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1940 0.000256 512 180 650 74640 1.60979 1.8944 34.4988 101.461 139.54 139.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1130 3.2e-05 1024 430 600 399360 85.7769 26.5295 277.071 824.352 1214 1214.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1110 0.000512 2048 310 1125 28800 2.86102 3.42086 53.3597 120.472 180.195 180.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1790 0.000256 512 480 775 65280 2.79856 1.6904 26.9143 51.8169 83.353 83.4806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 870 0.000512 2048 70 1850 35520 3.47686 104.086 104.59 212.195 212.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1040 6.4e-05 4096 310 2625 228480 96.1309 55.595 2523.52 1669.8 4345.19 4345.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1940 0.000256 512 180 650 74400 1.60973 1.89024 23.4516 101.378 128.402 128.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1130 3.2e-05 1024 430 600 409600 85.9336 26.8417 409.627 835.992 1358.66 1358.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1110 0.000512 2048 310 1125 29440 2.89117 3.4863 78.8755 121.51 206.842 206.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1790 0.000256 512 480 775 66560 2.80835 1.70704 39.3083 52.4751 96.4328 96.5495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 870 0.000512 2048 70 1850 35712 3.47699 151.319 104.916 259.755 259.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1040 6.4e-05 4096 310 2625 229376 96.2194 55.595 3645.06 1677.79 5474.81 5474.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1940 0.000256 512 180 650 74496 1.60352 1.88618 33.798 101.39 138.754 138.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1130 3.2e-05 1024 430 600 393216 88.8765 26.8415 276.519 835.181 1227.66 1227.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1110 0.000512 2048 310 1125 28672 2.86054 3.42643 54.2683 122.467 183.093 183.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1790 0.000256 512 480 775 65536 2.83101 1.70803 27.4113 52.4971 84.5747 84.6878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 870 0.000512 2048 70 1850 35584 3.4816 106.131 104.79 214.445 214.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1040 6.4e-05 4096 310 2625 227328 96.3071 55.5433 2581.19 1670.73 4403.91 4404.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1940 0.000256 512 180 650 74240 1.60723 1.88858 23.6852 101.428 128.681 128.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1130 3.2e-05 1024 430 608 405504 87.0029 26.8268 464.514 835.189 1413.79 1413.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1110 0.000512 2048 310 1120 29888 2.90336 3.47306 101.919 124.673 233.041 233.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1790 0.000256 512 480 800 66816 2.80861 1.70698 28.6396 52.5462 85.8289 85.9557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 870 0.000512 2048 70 1856 35808 3.48685 110.101 104.853 218.485 218.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1040 6.4e-05 4096 310 2624 229120 96.2333 55.5971 2695.75 1675.69 4523.42 4523.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1940 0.000256 512 180 672 74688 1.60973 1.88806 24.346 101.449 129.366 129.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1130 3.2e-05 1024 430 608 401408 88.0261 26.8431 515.765 835.233 1466.14 1466.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1110 0.000512 2048 310 1120 29824 2.90406 3.46432 100.865 121.537 228.85 228.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1790 0.000256 512 480 800 66560 2.80531 1.70502 18.6993 52.3985 75.7362 75.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 870 0.000512 2048 70 1856 35776 3.49389 70.862 104.858 179.261 179.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1040 6.4e-05 4096 310 2624 228864 96.3581 55.5952 1765.44 1675.91 3593.45 3593.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1940 0.000256 512 180 672 74496 1.60768 1.88621 15.9404 101.395 120.902 120.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1130 3.2e-05 1024 430 608 409600 86.6317 26.9663 305.612 837.831 1257.29 1257.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1110 0.000512 2048 310 1120 29840 2.89677 3.47546 58.2745 123.861 188.58 188.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1790 0.000256 512 480 800 66880 2.82195 1.7103 29.5602 52.5395 86.7632 86.8761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 870 0.000512 2048 70 1856 35800 3.48592 112.62 104.837 220.987 221.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1040 6.4e-05 4096 310 2624 229120 96.6795 55.7265 2711.25 1675.54 4539.34 4539.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1940 0.000256 512 180 672 74720 1.61069 1.8903 25.5144 101.446 130.534 130.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1130 3.2e-05 1024 430 608 409600 86.4659 26.9407 197.102 837.861 1148.62 1148.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1110 0.000512 2048 310 1120 29760 2.87984 3.47155 37.6061 124.674 168.706 168.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1790 0.000256 512 480 800 65920 2.8023 1.69942 19.0154 52.133 75.7826 75.8941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 870 0.000512 2048 70 1856 35760 3.49389 72.0691 104.835 180.44 180.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1040 6.4e-05 4096 310 2624 229120 96.3119 55.6687 1742.02 1675.61 3569.75 3569.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1940 0.000256 512 180 672 74560 1.61014 1.89005 16.3756 101.368 121.317 121.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1130 3.2e-05 1024 430 608 405504 86.0852 26.774 326.216 832.333 1271.66 1271.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1110 0.000512 2048 310 1120 29856 2.8904 3.47101 63.2518 123.231 192.917 192.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1790 0.000256 512 480 800 66432 2.80614 1.70768 32.029 52.4571 89.125 89.2375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 870 0.000512 2048 70 1856 35808 3.488 121.881 104.872 230.286 230.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1040 6.4e-05 4096 310 2624 228864 96.32 55.6544 2925.57 1675.28 4752.96 4753.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1940 0.000256 512 180 672 74688 1.60784 1.89056 28.227 101.432 133.231 133.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1130 3.2e-05 1024 430 608 393216 86.7213 26.4482 205.348 824.953 1143.72 1143.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1110 0.000512 2048 310 1120 29568 2.87328 3.45578 40.59 123.315 170.308 170.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1790 0.000256 512 480 800 66048 2.80192 1.69843 20.8516 52.2773 77.7575 77.8693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 870 0.000512 2048 70 1856 35712 3.4775 78.4733 104.855 186.852 186.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1040 6.4e-05 4096 310 2624 228096 96.1877 55.5848 1864.16 1674.59 3690.65 3690.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1940 0.000256 512 180 672 74496 1.60768 1.8873 18.1568 101.444 123.166 123.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1130 3.2e-05 1024 430 608 408576 86.5465 26.9347 327.302 837.063 1278.1 1278.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1110 0.000512 2048 310 1120 29904 2.8959 3.47859 62.7224 123.682 192.85 192.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1790 0.000256 512 480 800 66752 2.81702 1.71008 31.5994 52.4974 88.7497 88.8627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 870 0.000512 2048 70 1856 35784 3.48365 120.621 104.911 229.059 229.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1040 6.4e-05 4096 310 2624 228928 96.6293 55.7176 2879.31 1676.34 4708.13 4708.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1940 0.000256 512 180 672 74704 1.61184 1.8903 26.982 101.488 132.043 132.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1130 3.2e-05 1024 430 608 401408 85.8308 26.5708 206.904 826.916 1146.47 1146.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1110 0.000512 2048 310 1120 29568 2.87322 3.45878 40.0568 122.351 168.812 168.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1790 0.000256 512 480 800 66304 2.8191 1.70694 20.3138 52.5021 77.4687 77.5791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 870 0.000512 2048 70 1856 35728 3.4896 76.7947 104.833 185.16 185.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1040 6.4e-05 4096 310 2624 228480 96.3707 55.6462 1848.2 1673.03 3673.39 3673.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1940 0.000256 512 180 672 74592 1.60531 1.8863 17.4566 101.408 122.429 122.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1130 3.2e-05 1024 430 608 408576 86.5466 26.9426 174.83 836.469 1125.05 1125.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1110 0.000512 2048 310 1120 29568 2.88544 3.45939 33.4116 120.882 160.714 160.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1790 0.000256 512 480 800 65856 2.8463 1.71056 16.7665 52.5261 73.9848 74.1121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 870 0.000512 2048 70 1856 35616 3.48365 62.9274 104.676 171.13 171.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1040 6.4e-05 4096 310 2624 228480 96.6804 55.7329 1525.9 1673.05 3351.51 3351.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1940 0.000256 512 180 672 74592 1.6168 1.89629 14.4648 101.436 119.492 119.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1130 3.2e-05 1024 430 608 401408 87.3944 26.8411 323.956 835.802 1274.24 1274.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1110 0.000512 2048 310 1120 29824 2.88224 3.46928 63.3253 124.484 194.233 194.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1790 0.000256 512 480 800 66560 2.8017 1.70394 31.6006 52.4217 88.6551 88.7663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 870 0.000512 2048 70 1856 35776 3.48797 118.004 104.926 226.465 226.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1040 6.4e-05 4096 310 2624 228864 96.3201 55.6155 2923.41 1677.01 4752.5 4752.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1940 0.000256 512 180 672 74496 1.60429 1.88589 27.5659 101.431 132.559 132.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1130 3.2e-05 1024 430 608 393216 88.825 26.8554 215.043 835.871 1166.84 1167.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1110 0.000512 2048 310 1120 29696 2.88768 3.48368 43.0291 124.644 174.12 174.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1790 0.000256 512 480 800 66560 2.80038 1.70669 21.1772 52.4726 78.2848 78.3935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 870 0.000512 2048 70 1856 35712 3.48541 76.6866 104.921 185.137 185.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1040 6.4e-05 4096 310 2624 228352 96.4089 55.6089 1976.89 1677.3 3806.35 3806.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1940 0.000256 512 180 672 74240 1.60614 1.88826 18.3793 101.378 123.324 123.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1130 3.2e-05 1024 430 608 393216 86.8556 26.4602 178.787 824.458 1116.81 1117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1110 0.000512 2048 310 1120 29568 2.88278 3.47117 36.0722 122.437 164.935 165.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1790 0.000256 512 480 800 64512 2.8031 1.68515 17.2497 51.7871 73.6548 73.7649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 870 0.000512 2048 70 1856 35520 3.47562 63.8495 104.507 171.877 171.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1040 6.4e-05 4096 310 2624 227328 96.5615 55.6063 1622.43 1673.73 3448.47 3448.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1940 0.000256 512 180 672 74112 1.60272 1.8857 15.2834 101.213 120.056 120.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1130 3.2e-05 1024 430 608 396288 87.1217 26.622 459.556 828.936 1402.51 1402.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1110 0.000512 2048 310 1120 29808 2.88973 3.46925 90.7932 122.785 220.012 220.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1790 0.000256 512 480 800 66240 2.81098 1.7055 45.5227 52.3943 102.568 102.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 870 0.000512 2048 70 1856 35784 3.49389 174.224 104.968 282.731 282.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1040 6.4e-05 4096 310 2624 228672 96.645 55.7065 4144.57 1676.33 5973.41 5973.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1940 0.000256 512 180 672 74592 1.45744 1.89235 39.882 101.495 144.803 144.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1130 3.2e-05 1024 430 608 387072 86.4823 26.3585 282.226 815.986 1211.31 1211.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1110 0.000512 2048 310 1120 29664 2.88816 3.47738 56.674 121.849 184.958 185.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1790 0.000256 512 480 800 65664 2.79494 1.69574 29.4969 52.0044 86.1192 86.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 870 0.000512 2048 70 1856 35712 3.48979 109.245 104.878 217.656 217.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1040 6.4e-05 4096 310 2624 228096 96.4873 55.6605 2647.93 1675.29 4484.59 4484.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1940 0.000256 512 180 672 74304 1.60608 1.88605 26.0956 101.306 130.968 131.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1130 3.2e-05 1024 430 608 387072 86.64 26.3024 234.201 816.652 1164.07 1164.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1110 0.000512 2048 310 1120 29376 2.8695 3.42835 46.493 122.028 174.894 174.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1790 0.000256 512 480 800 65664 2.83869 1.70883 24.5354 52.486 81.7027 81.8286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 870 0.000512 2048 70 1856 35640 3.49594 90.583 104.952 199.075 199.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1040 6.4e-05 4096 310 2624 226368 96.9005 55.6459 2143.13 1671.23 3967.06 3967.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1940 0.000256 512 180 672 74304 1.60973 1.89194 21.6362 101.387 126.601 126.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1130 3.2e-05 1024 430 608 409600 86.4146 27.1686 440.005 838.237 1392.08 1392.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1110 0.000512 2048 310 1120 29760 2.88643 3.46496 83.988 123.542 213.952 214.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1790 0.000256 512 480 800 65920 2.79616 1.69574 42.7687 52.139 99.5315 99.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 870 0.000512 2048 70 1856 35760 3.49046 161.929 104.85 270.312 270.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1040 6.4e-05 4096 310 2624 229120 96.2838 55.6695 3908.34 1675.88 5736.32 5736.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1940 0.000256 512 180 672 74560 1.45408 1.88653 38.2824 101.37 143.066 143.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1130 3.2e-05 1024 430 608 389120 87.4397 26.4561 281.473 824.807 1220.42 1220.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1110 0.000512 2048 310 1120 29440 2.87539 3.46317 56.1228 122.234 184.767 184.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1790 0.000256 512 480 800 65280 2.78144 1.68678 28.4042 51.7948 84.7939 84.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 870 0.000512 2048 70 1856 35680 3.49562 109.191 104.911 217.641 217.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1040 6.4e-05 4096 310 2624 229120 96.1775 55.5905 2626.73 1677.58 4456.21 4456.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1940 0.000256 512 180 672 74240 1.60221 1.88643 24.8632 101.354 129.78 129.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1130 3.2e-05 1024 430 608 399360 85.7993 26.4872 242.35 824.337 1179.22 1179.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1110 0.000512 2048 310 1120 29280 2.85494 3.42387 46.7445 122.578 175.676 175.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1790 0.000256 512 480 800 65280 2.79238 1.68755 24.074 51.82 80.5004 80.6134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 870 0.000512 2048 70 1856 35520 3.47955 90.7775 104.622 198.922 198.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1040 6.4e-05 4096 310 2624 226560 96.4882 55.6073 2185.95 1669.77 4007.96 4008.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1940 0.000256 512 180 672 74400 1.60944 1.88874 20.8051 101.368 125.743 125.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1130 3.2e-05 1024 430 608 393216 86.6835 26.4438 403.118 824.905 1341.4 1341.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1110 0.000512 2048 310 1120 29568 2.87139 3.4519 79.1917 123.31 208.895 208.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1790 0.000256 512 480 800 66048 2.79846 1.69891 40.6556 52.2778 97.5611 97.6749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 870 0.000512 2048 70 1856 35712 3.47939 153.325 104.84 261.686 261.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1040 6.4e-05 4096 310 2624 228096 96.1891 55.5811 3663.9 1674.39 5490.21 5490.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1940 0.000256 512 180 672 74496 1.60464 1.88666 34.8212 101.446 139.831 139.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1130 3.2e-05 1024 430 608 393216 86.8212 26.4588 261.763 824.342 1199.63 1199.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1110 0.000512 2048 310 1120 29568 2.88669 3.46726 51.8881 123.474 181.788 181.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1790 0.000256 512 480 800 64512 2.7967 1.68566 26.1759 51.7795 82.5667 82.6744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 870 0.000512 2048 70 1856 35520 3.46701 99.186 104.501 207.197 207.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1040 6.4e-05 4096 310 2624 227328 96.588 55.6215 2375.66 1673.61 4201.61 4201.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1940 0.000256 512 180 672 74112 1.60134 1.8839 23.1497 101.208 127.915 127.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1130 3.2e-05 1024 430 608 368640 84.8003 25.8237 214.587 791.456 1116.92 1117.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1110 0.000512 2048 310 1120 29376 2.87539 3.45702 45.2253 119.403 171.033 171.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1790 0.000256 512 480 800 64512 2.76666 1.67536 22.7003 51.3258 78.5988 78.7175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 870 0.000512 2048 70 1856 35424 3.46816 86.3408 104.499 194.352 194.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1040 6.4e-05 4096 310 2624 225792 96.5408 55.5351 2045.62 1670.13 3867.96 3868.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1940 0.000256 512 180 672 74304 1.60768 1.88925 19.5089 101.4 124.478 124.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1130 3.2e-05 1024 430 608 396800 86.409 26.5544 399.754 824.761 1337.74 1337.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1110 0.000512 2048 310 1120 29600 2.89587 3.4649 78.2991 122.293 207.03 207.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1790 0.000256 512 480 800 66400 2.81344 1.70605 40.2097 52.294 97.1545 97.2762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 870 0.000512 2048 70 1856 35700 3.48403 151.42 104.804 259.754 259.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1040 6.4e-05 4096 310 2624 228800 96.6822 55.7438 3626 1675.77 5454.36 5454.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1940 0.000256 512 180 672 74600 1.61418 1.89299 35.2136 101.475 140.271 140.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1130 3.2e-05 1024 430 608 384000 88.6471 26.5134 268.116 824.142 1207.67 1207.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1110 0.000512 2048 310 1120 29600 2.89786 3.47322 54.7104 123.513 184.666 184.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1790 0.000256 512 480 800 65600 2.792 1.6921 27.9237 51.7702 84.3079 84.4172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 870 0.000512 2048 70 1856 35600 3.47907 104.801 104.708 213.032 213.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1040 6.4e-05 4096 310 2624 228800 96.5972 55.7135 2545.95 1674.25 4372.65 4372.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1940 0.000256 512 180 672 74000 1.61005 1.88621 24.3048 101.225 129.099 129.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1130 3.2e-05 1024 430 608 384000 88.6848 26.54 224.686 824.561 1164.72 1164.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1110 0.000512 2048 310 1120 28800 2.87293 3.42838 44.4708 121.697 172.542 172.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1790 0.000256 512 480 800 64800 2.81078 1.69574 22.8813 51.8652 79.3804 79.4893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 870 0.000512 2048 70 1856 35400 3.456 86.7792 104.477 194.758 194.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1040 6.4e-05 4096 310 2624 228000 96.8508 55.7526 2094.13 1675.54 3922.41 3922.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1940 0.000256 512 180 672 73800 1.61274 1.88579 19.9792 100.117 123.668 123.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1130 3.2e-05 1024 430 608 401408 85.8436 26.734 391.02 826.895 1330.74 1330.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1110 0.000512 2048 310 1120 29568 2.87744 3.45702 75.6183 123.398 205.426 205.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1790 0.000256 512 480 800 66304 2.8152 1.70998 38.9924 52.4999 96.1509 96.2675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 870 0.000512 2048 70 1856 35728 3.49184 146.764 104.831 255.13 255.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1040 6.4e-05 4096 310 2624 228480 96.3278 55.6652 3544.73 1673.36 5370.22 5370.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1940 0.000256 512 180 672 74592 1.60358 1.89056 33.8162 102.116 139.5 139.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1130 3.2e-05 1024 430 608 372736 87.4156 26.3093 253.827 808.444 1176.24 1176.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1110 0.000512 2048 310 1120 29120 2.8664 3.44413 52.217 121.571 180.168 180.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1790 0.000256 512 480 800 64512 2.81222 1.69085 26.6214 52.0147 83.2627 83.3758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 870 0.000512 2048 70 1856 35616 3.49184 101.656 104.912 210.101 210.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1040 6.4e-05 4096 310 2624 227584 96.3551 55.5967 2460.14 1674.89 4287.12 4287.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1940 0.000256 512 180 672 73920 1.60006 1.88269 23.2443 101.227 128.026 128.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1130 3.2e-05 1024 430 608 387072 84.9934 26.2722 219.089 807.802 1138.43 1138.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1110 0.000512 2048 310 1120 28896 2.86106 3.42362 43.5361 121.172 171.067 171.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1790 0.000256 512 480 800 61824 2.79594 1.66374 21.2872 50.8333 76.7116 76.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 870 0.000512 2048 70 1856 35280 3.46112 83.6304 104.211 191.349 191.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1040 6.4e-05 4096 310 2624 228480 96.3517 55.6654 2021.3 1673.99 3847.46 3847.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1940 0.000256 512 180 672 73920 1.60336 1.88198 19.341 100.05 122.953 123.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1130 3.2e-05 1024 430 608 399360 85.9157 26.5052 378.638 824.892 1316.2 1316.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1110 0.000512 2048 310 1120 29760 2.89178 3.47616 74.7923 122.567 203.799 203.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1790 0.000256 512 480 800 66240 2.81258 1.70928 37.946 52.415 95.0085 95.1207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 870 0.000512 2048 70 1856 35640 3.47136 143.37 104.716 251.601 251.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1040 6.4e-05 4096 310 2624 228480 96.6352 55.7158 3501.74 1675.59 5329.82 5329.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1940 0.000256 512 180 672 74640 1.60973 1.89494 33.8613 101.497 138.935 139.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1130 3.2e-05 1024 430 608 399360 85.8127 26.4914 275.456 824.474 1212.5 1212.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1110 0.000512 2048 310 1120 29280 2.86646 3.41446 53.0105 122.596 181.965 182.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1790 0.000256 512 480 800 65280 2.80013 1.6896 26.977 51.8172 83.4212 83.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 870 0.000512 2048 70 1856 35520 3.47584 103.234 104.639 211.395 211.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1040 6.4e-05 4096 310 2624 226560 96.5373 55.6004 2448.3 1669.85 4270.44 4270.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1940 0.000256 512 180 672 74400 1.60973 1.89347 23.126 101.374 128.081 128.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1130 3.2e-05 1024 430 608 368640 87.7819 26.2583 210.165 804.614 1129.07 1129.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1110 0.000512 2048 310 1120 28800 2.86163 3.40787 43.8969 119.568 169.809 169.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1790 0.000256 512 480 800 66240 2.83398 1.71232 22.99 52.579 80.2435 80.3594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 870 0.000512 2048 70 1856 35280 3.46477 84.457 104.387 192.353 192.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1040 6.4e-05 4096 310 2624 227520 96.5834 55.6624 2046.18 1671.71 3870.27 3870.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1940 0.000256 512 180 672 74160 1.61341 1.89114 19.6491 101.496 124.722 124.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1130 3.2e-05 1024 430 608 393216 88.816 26.8332 379.714 835.165 1330.78 1330.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1110 0.000512 2048 310 1120 29696 2.88605 3.48192 75.4614 123.511 205.412 205.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1790 0.000256 512 480 800 66560 2.80579 1.70787 38.5802 52.421 95.6436 95.7542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 870 0.000512 2048 70 1856 35712 3.49133 145.202 104.835 253.571 253.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1040 6.4e-05 4096 310 2624 228352 96.3868 55.5807 3470.02 1675.9 5298.03 5298.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1940 0.000256 512 180 672 74240 1.60595 1.88698 32.478 101.335 137.379 137.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1130 3.2e-05 1024 430 608 393216 88.871 27.0402 258.517 836.159 1210.85 1211.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1110 0.000512 2048 310 1120 29184 2.86208 3.42845 50.345 123.634 180.342 180.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1790 0.000256 512 480 800 65536 2.83238 1.70963 25.9828 52.561 83.2157 83.3247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 870 0.000512 2048 70 1856 35584 3.48957 98.1153 104.937 206.585 206.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1040 6.4e-05 4096 310 2624 227328 96.3283 55.5585 2342.28 1672.71 4167.01 4167.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1940 0.000256 512 180 672 74240 1.60778 1.88826 22.3574 101.472 127.398 127.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1130 3.2e-05 1024 430 608 344064 89.5351 25.8319 202.406 792.258 1110.28 1110.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1110 0.000512 2048 310 1120 29184 2.86586 3.44912 46.4104 120.289 173.087 173.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1790 0.000256 512 480 800 64512 2.8121 1.69213 23.1612 51.9506 79.748 79.8556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 870 0.000512 2048 70 1856 35328 3.46726 88.3072 104.581 196.399 196.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1040 6.4e-05 4096 310 2624 224256 96.6291 55.4291 2111.97 1667.72 3931.89 3931.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1940 0.000256 512 180 672 73728 1.60768 1.88902 19.9336 101.378 124.885 124.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1130 3.2e-05 1024 430 600 393216 88.9543 26.8338 452.253 835.94 1404.24 1404.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1110 0.000512 2048 310 1120 29632 2.88605 3.47312 58.4575 124.605 189.496 189.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1790 0.000256 512 480 800 66560 2.80906 1.70835 29.6962 52.5786 86.919 87.0277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 870 0.000512 2048 70 1840 35840 3.48941 111.018 104.937 219.489 219.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1040 6.4e-05 4096 310 2640 229120 96.1977 55.5943 2751.71 1676.8 4580.45 4580.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1940 0.000256 512 180 680 74816 1.60768 1.88678 25.2334 101.482 130.286 130.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1130 3.2e-05 1024 430 600 393216 89.1196 26.8374 419.41 835.97 1371.59 1371.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1110 0.000512 2048 310 1120 29568 2.89245 3.46726 102.099 123.597 232.13 232.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1790 0.000256 512 480 800 66048 2.81053 1.70176 19.2021 52.4346 76.2738 76.3928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 870 0.000512 2048 70 1840 35776 3.47597 71.1414 104.863 179.525 179.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1040 6.4e-05 4096 310 2640 228864 96.3639 55.5894 1803.28 1677.17 3632.54 3632.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1940 0.000256 512 180 680 74624 1.61034 1.88826 16.1845 101.422 121.175 121.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1130 3.2e-05 1024 430 600 394240 89.2915 26.9628 327.554 837.82 1281.88 1282.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1110 0.000512 2048 310 1120 29600 2.89914 3.47408 66.5556 124.701 197.702 197.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1790 0.000256 512 480 800 66560 2.82144 1.7104 34.0126 52.5395 91.2119 91.3244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 870 0.000512 2048 70 1840 35840 3.48182 126.838 104.871 235.237 235.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1040 6.4e-05 4096 310 2640 229120 96.6072 55.7015 3088.79 1675.44 4916.68 4916.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1940 0.000256 512 180 680 74800 1.61382 1.89424 28.9319 101.446 133.959 134.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1130 3.2e-05 1024 430 600 389120 90.1158 26.9359 210.475 837.723 1165.5 1165.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1110 0.000512 2048 310 1120 29440 2.88346 3.46758 42.2932 123.501 172.219 172.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1790 0.000256 512 480 800 65920 2.79779 1.69539 21.8638 52.1327 78.6136 78.7275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 870 0.000512 2048 70 1840 35760 3.47507 80.4642 104.743 188.726 188.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1040 6.4e-05 4096 310 2640 229120 96.3052 55.6732 1954.18 1675.33 3781.63 3781.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1940 0.000256 512 180 680 74560 1.60925 1.88864 18.5217 101.353 123.445 123.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1130 3.2e-05 1024 430 600 384000 88.8128 26.5075 462.494 824.712 1402.78 1402.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1110 0.000512 2048 310 1120 29520 2.90093 3.47389 118.609 122.589 247.648 247.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1790 0.000256 512 480 800 66240 2.81798 1.70781 18.3023 52.4055 75.3625 75.4852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 870 0.000512 2048 70 1840 35760 3.48874 66.0528 104.937 174.522 174.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1040 6.4e-05 4096 310 2640 228480 96.6391 55.6994 1662.23 1675.21 3489.91 3490.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1940 0.000256 512 180 680 74640 1.61408 1.89373 15.4357 101.482 120.499 120.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1130 3.2e-05 1024 430 600 387072 89.549 26.8125 299.111 832.312 1248.04 1248.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1110 0.000512 2048 310 1120 29664 2.89216 3.47181 61.0401 124.402 191.882 191.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1790 0.000256 512 480 800 66432 2.81539 1.7072 31.1695 52.4493 88.2688 88.3834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 870 0.000512 2048 70 1840 35808 3.47744 116.474 104.808 224.804 224.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1040 6.4e-05 4096 310 2640 228864 96.3246 55.6643 2829.07 1674.72 4655.92 4656.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1940 0.000256 512 180 680 74784 1.60768 1.88826 26.2903 101.426 131.284 131.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1130 3.2e-05 1024 430 600 380928 88.9587 26.4578 193.993 824.281 1133.96 1134.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1110 0.000512 2048 310 1120 29376 2.88163 3.46157 39.9433 123.234 169.597 169.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1790 0.000256 512 480 800 66048 2.80816 1.70138 20.5687 52.2396 77.453 77.5721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 870 0.000512 2048 70 1840 35712 3.47894 76.3563 104.696 184.578 184.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1040 6.4e-05 4096 310 2640 228096 96.2194 55.5848 1843.66 1673.23 3668.85 3668.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1940 0.000256 512 180 680 74688 1.60637 1.888 17.3137 101.397 122.28 122.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1130 3.2e-05 1024 430 600 368640 89.7648 26.2882 154.69 815.845 1086.83 1087.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1110 0.000512 2048 310 1120 29376 2.88851 3.47155 32.8116 121.915 161.16 161.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1790 0.000256 512 480 800 65664 2.79958 1.69574 17.0662 51.9867 73.6761 73.7855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 870 0.000512 2048 70 1840 35712 3.48365 62.6943 104.786 171.007 171.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1040 6.4e-05 4096 310 2640 228096 96.4284 55.6334 1512.82 1674.85 3339.87 3339.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1940 0.000256 512 180 680 74304 1.60563 1.88826 14.3176 101.29 119.172 119.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1130 3.2e-05 1024 430 600 394240 89.052 26.9332 445.855 837.267 1399.36 1399.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1110 0.000512 2048 310 1120 29680 2.89914 3.47965 87.781 123.701 217.933 218.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1790 0.000256 512 480 800 66304 2.82259 1.70803 44.4124 52.513 101.585 101.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 870 0.000512 2048 70 1840 35784 3.47517 166.77 104.866 275.157 275.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1040 6.4e-05 4096 310 2640 228928 96.5684 55.7056 4052.37 1676.78 5881.57 5881.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1940 0.000256 512 180 680 74704 1.45818 1.89104 39.4047 101.489 144.318 144.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1130 3.2e-05 1024 430 600 387072 88.4022 26.564 273.594 826.914 1215.73 1215.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1110 0.000512 2048 310 1120 29344 2.87334 3.45702 54.6638 122.341 183.409 183.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1790 0.000256 512 480 800 66304 2.81846 1.71024 28.7702 52.493 85.9207 86.0301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 870 0.000512 2048 70 1840 35728 3.47843 105.022 104.763 213.308 213.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1040 6.4e-05 4096 310 2640 228480 96.3674 55.6785 2540.62 1673.04 4365.84 4365.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1940 0.000256 512 180 680 74592 1.60768 1.89235 24.4094 101.407 129.386 129.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1130 3.2e-05 1024 430 600 387072 90.3695 26.9332 223.818 844.806 1186.18 1186.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1110 0.000512 2048 310 1120 29232 2.87722 3.45491 44.7473 125.066 176.217 176.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1790 0.000256 512 480 800 65856 2.84 1.71142 23.4295 53.054 81.1652 81.2802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 870 0.000512 2048 70 1840 35616 3.47533 85.1581 105.636 194.313 194.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1040 6.4e-05 4096 310 2640 228480 96.6679 55.728 2070.25 1689.74 3912.52 3912.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1940 0.000256 512 180 680 74592 1.61354 1.99302 19.9197 101.938 125.541 125.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1130 3.2e-05 1024 430 600 393216 88.7875 26.8412 412.783 835.81 1364.47 1364.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1110 0.000512 2048 310 1120 29568 2.88931 3.47398 81.4228 124.48 212.337 212.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1790 0.000256 512 480 800 66048 2.81114 1.7025 41.3671 52.4282 98.4358 98.5459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 870 0.000512 2048 70 1840 35776 3.47706 154.463 104.851 262.834 262.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1040 6.4e-05 4096 310 2640 228864 96.2949 55.6171 3757.85 1676.97 5586.88 5586.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1940 0.000256 512 180 680 74624 1.60541 1.88928 36.868 101.418 141.849 141.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1130 3.2e-05 1024 430 600 393216 88.8423 26.8412 262.053 835.065 1213.06 1213.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1110 0.000512 2048 310 1120 29440 2.89005 3.48435 52.0034 123.5 181.949 182.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1790 0.000256 512 480 800 65536 2.82762 1.70394 26.7297 52.4127 83.802 83.9127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 870 0.000512 2048 70 1840 35712 3.47642 95.4437 104.753 203.718 203.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1040 6.4e-05 4096 310 2640 228352 96.4003 55.595 2407.79 1675.66 4235.58 4235.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1940 0.000256 512 180 680 74496 1.60358 1.8849 23.2849 101.326 128.173 128.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1130 3.2e-05 1024 430 600 368640 91.45 26.4535 199.313 824.868 1142.34 1142.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1110 0.000512 2048 310 1120 29184 2.88154 3.46752 42.2816 122.489 171.19 171.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1790 0.000256 512 480 800 64512 2.80758 1.68726 21.0855 51.8161 77.5253 77.6356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 870 0.000512 2048 70 1840 35520 3.46682 77.9607 104.491 185.961 186.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1040 6.4e-05 4096 310 2640 227328 96.5437 55.5974 1932.15 1674.83 3759.26 3759.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1940 0.000256 512 180 680 74112 1.60358 1.88582 18.5943 101.238 123.397 123.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1130 3.2e-05 1024 430 600 387072 88.73 26.6543 413.424 828.439 1357.5 1357.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1110 0.000512 2048 310 1120 29520 2.89382 3.46726 83.1365 122.719 212.289 212.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1790 0.000256 512 480 800 66240 2.81162 1.70778 42.8035 52.3569 99.8059 99.9178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 870 0.000512 2048 70 1840 35784 3.48672 159.129 104.821 267.481 267.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1040 6.4e-05 4096 310 2640 228672 96.6466 55.7117 3853.06 1675.11 5680.67 5680.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1940 0.000256 512 180 680 74736 1.56058 1.89347 36.7883 101.449 141.762 141.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1130 3.2e-05 1024 430 600 368640 89.7589 26.3434 256.138 816.121 1188.61 1188.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1110 0.000512 2048 310 1120 29376 2.89587 3.47344 53.8076 121.87 182.119 182.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1790 0.000256 512 480 800 65664 2.79037 1.69533 27.9427 52.0203 84.5722 84.6832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 870 0.000512 2048 70 1840 35712 3.48134 103.83 104.821 212.173 212.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1040 6.4e-05 4096 310 2640 228096 96.468 55.6548 2497.21 1675.82 4325.28 4325.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1940 0.000256 512 180 680 74304 1.60403 1.88826 23.468 101.302 128.336 128.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1130 3.2e-05 1024 430 600 359424 91.9146 26.2953 219.752 816.856 1155.06 1155.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1110 0.000512 2048 310 1120 28944 2.86515 3.43024 47.4195 120.998 174.782 174.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1790 0.000256 512 480 800 65664 2.84022 1.70934 24.6793 52.4965 81.8496 81.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 870 0.000512 2048 70 1840 35640 3.48365 91.6173 104.903 200.047 200.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1040 6.4e-05 4096 310 2640 226368 96.8252 55.6497 2188.94 1671.25 4012.8 4012.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1940 0.000256 512 180 680 74304 1.60973 1.89197 20.4417 101.392 125.408 125.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1130 3.2e-05 1024 430 600 331776 91.8267 25.8333 180.341 791.58 1089.83 1090.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1110 0.000512 2048 310 1120 28800 2.87011 3.45974 42.2687 120.529 169.198 169.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1790 0.000256 512 480 800 64512 2.76774 1.6736 21.9218 51.3329 77.8249 77.9244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 870 0.000512 2048 70 1840 35424 3.46656 81.08 104.431 189.021 189.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1040 6.4e-05 4096 310 2640 225792 96.5017 55.5351 1942.31 1670.21 3764.69 3764.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1940 0.000256 512 180 680 74304 1.60285 1.89235 18.5775 101.399 123.548 123.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1130 3.2e-05 1024 430 600 389120 90.0807 26.9395 388.868 837.866 1344 1344.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1110 0.000512 2048 310 1120 29440 2.87533 3.46646 78.1143 123.503 208.029 208.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1790 0.000256 512 480 800 65920 2.80134 1.69597 40.3665 52.1233 97.1127 97.2235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 870 0.000512 2048 70 1840 35760 3.47955 149.805 104.741 258.07 258.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1040 6.4e-05 4096 310 2640 229120 96.2756 55.6799 3627.97 1675.27 5455.34 5455.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1940 0.000256 512 180 680 74560 1.60746 1.89082 34.5469 101.353 139.47 139.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1130 3.2e-05 1024 430 600 368640 91.3211 26.4602 250.295 824.927 1193.25 1193.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1110 0.000512 2048 310 1120 29120 2.8713 3.45702 52.3244 123.3 182.023 182.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1790 0.000256 512 480 800 65280 2.78429 1.68752 27.3526 51.8051 83.7561 83.8675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 870 0.000512 2048 70 1840 35680 3.47955 101.208 104.854 209.584 209.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1040 6.4e-05 4096 310 2640 229120 96.1498 55.5991 2479.99 1677.5 4309.38 4309.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1940 0.000256 512 180 680 74240 1.60163 1.88614 23.7399 101.354 128.655 128.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1130 3.2e-05 1024 430 600 368640 91.4955 26.4868 210.87 824.193 1153.29 1153.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1110 0.000512 2048 310 1120 28800 2.85901 3.4167 43.8855 121.504 171.738 171.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1790 0.000256 512 480 800 65280 2.78941 1.68701 22.9565 51.8061 79.3693 79.4788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 870 0.000512 2048 70 1840 35520 3.46915 84.8466 104.53 192.888 192.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1040 6.4e-05 4096 310 2640 226560 96.5447 55.591 2048.3 1669.31 3869.88 3869.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1940 0.000256 512 180 680 74400 1.60768 1.88778 19.7581 101.36 124.684 124.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1130 3.2e-05 1024 430 600 368640 91.4673 26.457 204.66 824.439 1147.28 1147.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1110 0.000512 2048 310 1120 28800 2.86765 3.4391 43.5297 122.791 172.702 172.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1790 0.000256 512 480 800 64000 2.82672 1.68998 22.1678 51.8629 78.6777 78.7927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 870 0.000512 2048 70 1840 35520 3.47658 84.7055 104.764 192.988 193.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1040 6.4e-05 4096 310 2640 225280 96.1659 55.2858 2045.26 1663.17 3860.03 3860.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1940 0.000256 512 180 680 73600 1.60032 1.88826 18.816 101.2 123.576 123.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1130 3.2e-05 1024 430 600 380928 88.937 26.4493 355.912 824.012 1295.56 1295.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1110 0.000512 2048 310 1120 29376 2.87126 3.45674 73.0727 123.195 202.667 202.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1790 0.000256 512 480 800 66048 2.7993 1.69574 38.1055 52.2218 94.949 95.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 870 0.000512 2048 70 1840 35712 3.4816 140.33 104.653 248.507 248.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1040 6.4e-05 4096 310 2640 228096 96.1879 55.6065 3441.9 1672.58 5266.41 5266.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1940 0.000256 512 180 680 74688 1.60154 1.8881 32.8023 101.389 137.751 137.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1130 3.2e-05 1024 430 600 368640 91.4344 26.4793 247.345 825.075 1190.57 1190.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1110 0.000512 2048 310 1120 29184 2.88154 3.46726 52.3544 123.571 182.344 182.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1790 0.000256 512 480 800 64512 2.80784 1.68387 26.5142 51.8353 82.9666 83.0765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 870 0.000512 2048 70 1840 35520 3.46221 99.4353 104.518 207.458 207.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1040 6.4e-05 4096 310 2640 227328 96.5728 55.594 2419.62 1675.08 4247 4247.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1940 0.000256 512 180 680 74112 1.60051 1.88698 22.7261 101.25 127.534 127.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1130 3.2e-05 1024 430 600 331776 91.8903 25.8433 184.17 792.228 1094.41 1094.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1110 0.000512 2048 310 1120 28800 2.87658 3.45779 43.2288 119.527 169.166 169.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1790 0.000256 512 480 800 64512 2.77331 1.68141 22.2608 51.3801 78.2276 78.3483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 870 0.000512 2048 70 1840 35424 3.46778 82.2211 104.524 190.259 190.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1040 6.4e-05 4096 310 2640 225792 96.5516 55.5439 1980.29 1671.71 3804.26 3804.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1940 0.000256 512 180 680 74304 1.60768 1.89002 18.967 101.447 123.985 124.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1130 3.2e-05 1024 430 600 344064 89.6247 25.8541 181.107 791.589 1088.45 1088.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1110 0.000512 2048 310 1120 28416 2.87334 3.4496 40.5422 119.178 166.122 166.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1790 0.000256 512 480 800 64512 2.82256 1.6904 20.8034 51.9124 77.3653 77.4881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 870 0.000512 2048 70 1840 35328 3.46435 77.8322 104.425 185.766 185.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1040 6.4e-05 4096 310 2640 224256 96.627 55.4209 1841.64 1666.27 3660.11 3660.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1940 0.000256 512 180 680 73728 1.60938 1.89011 17.4121 101.334 122.321 122.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1130 3.2e-05 1024 430 600 384000 88.5837 26.5298 375.037 825.002 1315.42 1315.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1110 0.000512 2048 310 1120 29400 2.89616 3.46522 76.2872 120.214 202.939 203.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1790 0.000256 512 480 800 65600 2.82886 1.7033 39.1667 52.3083 96.1477 96.2662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 870 0.000512 2048 70 1840 35700 3.4857 145.535 104.759 253.824 253.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1040 6.4e-05 4096 310 2640 228800 96.6919 55.7568 3547.97 1675.97 5376.54 5376.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1940 0.000256 512 180 680 74600 1.6143 1.89235 33.1592 101.477 138.219 138.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1130 3.2e-05 1024 430 600 384000 88.6553 26.5174 256.756 824.281 1196.48 1196.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1110 0.000512 2048 310 1120 29200 2.89731 3.47155 52.5566 122.479 181.481 181.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1790 0.000256 512 480 800 64000 2.8329 1.6903 26.2697 51.7867 82.7137 82.8355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 870 0.000512 2048 70 1840 35600 3.4775 99.6587 104.654 207.836 207.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1040 6.4e-05 4096 310 2640 228800 96.6335 55.7097 2409.8 1674.52 4236.82 4236.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1940 0.000256 512 180 680 74000 1.61005 1.8881 22.5976 101.229 127.403 127.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1130 3.2e-05 1024 430 600 384000 88.6776 26.5273 221.608 824.443 1161.5 1161.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1110 0.000512 2048 310 1120 28800 2.87357 3.43888 44.709 121.68 172.773 172.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1790 0.000256 512 480 800 64800 2.8137 1.69363 23.212 51.861 79.7066 79.8187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 870 0.000512 2048 70 1840 35400 3.46902 85.5347 104.393 193.438 193.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1040 6.4e-05 4096 310 2640 228000 96.8407 55.7432 2138.49 1675.12 3966.33 3966.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1940 0.000256 512 180 680 73800 1.61133 1.88429 19.9304 100.111 123.609 123.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1130 3.2e-05 1024 430 600 358400 93.457 26.4883 191.833 825.347 1137.37 1137.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1110 0.000512 2048 310 1120 28800 2.87619 3.45075 41.7172 122.047 170.163 170.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1790 0.000256 512 480 800 64000 2.82813 1.69322 21.4173 51.9662 78.0317 78.1441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 870 0.000512 2048 70 1840 35200 3.45293 78.612 104.223 186.33 186.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1040 6.4e-05 4096 310 2640 227200 96.2111 55.509 1904.63 1668.7 3725.19 3725.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1940 0.000256 512 180 680 73600 1.608 1.88826 17.8433 101.413 122.824 122.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1130 3.2e-05 1024 430 624 397312 88.1204 26.8355 504.687 835.869 1455.76 1455.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1110 0.000512 2048 310 1104 29568 2.88746 3.47283 62.919 124.578 193.93 193.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1790 0.000256 512 480 816 66816 2.8 1.70755 32.448 52.5773 89.6574 89.7762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 870 0.000512 2048 70 1872 35776 3.49184 122.507 104.927 230.969 231.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1040 6.4e-05 4096 310 2640 228608 96.2655 55.5872 2931.49 1677.43 4760.93 4761.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1940 0.000256 512 180 672 74624 1.61219 1.89046 28.1188 101.487 133.19 133.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1130 3.2e-05 1024 430 624 393216 88.9248 26.923 466.411 835.822 1418.33 1418.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1110 0.000512 2048 310 1104 29440 2.89277 3.46365 110.212 124.53 241.174 241.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1790 0.000256 512 480 816 66560 2.80093 1.70582 21.0881 52.4312 78.1518 78.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 870 0.000512 2048 70 1872 35712 3.48029 78.8685 104.83 187.223 187.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1040 6.4e-05 4096 310 2640 228352 96.3632 55.5991 1943.57 1676.96 3772.63 3772.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1940 0.000256 512 180 672 74496 1.6073 1.88758 18.1816 101.425 123.173 123.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1130 3.2e-05 1024 430 624 380928 89.2197 26.4479 548.027 824.855 1488.8 1488.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1110 0.000512 2048 310 1104 29376 2.88522 3.45498 110.343 122.48 239.234 239.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1790 0.000256 512 480 816 66048 2.80451 1.69734 17.3692 52.2764 74.2756 74.3878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 870 0.000512 2048 70 1872 35712 3.48966 65.2759 104.91 173.719 173.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1040 6.4e-05 4096 310 2640 228096 96.2325 55.5786 2241.34 1674.36 4067.65 4067.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1940 0.000256 512 180 672 74496 1.60755 1.88826 14.7538 101.449 119.771 119.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1130 3.2e-05 1024 430 624 399360 88.3506 26.9594 312.343 838.611 1266.52 1266.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1110 0.000512 2048 310 1104 29520 2.89792 3.47395 60.0917 123.744 190.282 190.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1790 0.000256 512 480 816 66880 2.81466 1.71034 31.3597 52.5858 88.599 88.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 870 0.000512 2048 70 1872 35760 3.48794 118.053 104.905 226.487 226.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1040 6.4e-05 4096 310 2640 228480 96.7589 55.7184 2827.37 1677.02 4657.02 4657.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1940 0.000256 512 180 672 74560 1.61286 1.89296 26.4957 101.495 131.572 131.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1130 3.2e-05 1024 430 624 399360 88.2942 26.9391 206.163 837.853 1159.52 1159.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1110 0.000512 2048 310 1104 29440 2.8888 3.46931 39.8163 124.576 170.826 170.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1790 0.000256 512 480 816 65920 2.80048 1.69962 20.5435 52.1446 77.3218 77.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 870 0.000512 2048 70 1872 35680 3.47872 77.4533 104.696 185.675 185.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1040 6.4e-05 4096 310 2640 228480 96.4207 55.6717 1850.95 1675.61 3678.8 3678.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1940 0.000256 512 180 672 74400 1.60915 1.89235 17.4534 101.366 122.397 122.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1130 3.2e-05 1024 430 624 384000 88.6209 26.6739 163.218 824.964 1103.73 1103.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1110 0.000512 2048 310 1104 29280 2.8969 3.46912 32.5617 122.618 161.616 161.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1790 0.000256 512 480 816 66240 2.81754 1.70874 17.2784 52.4184 74.3477 74.4594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 870 0.000512 2048 70 1872 35640 3.47782 63.1809 104.8 171.503 171.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1040 6.4e-05 4096 310 2640 227520 96.8561 55.7322 1503.06 1675.7 3331.49 3331.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1940 0.000256 512 180 672 74400 1.61805 1.89005 14.537 101.493 119.613 119.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1130 3.2e-05 1024 430 624 393216 88.2565 26.7786 436.729 832.341 1384.37 1384.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1110 0.000512 2048 310 1104 29568 2.88653 3.47568 84.3676 123.235 214.039 214.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1790 0.000256 512 480 816 66816 2.80509 1.70701 43.4436 52.4534 100.535 100.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 870 0.000512 2048 70 1872 35760 3.49046 164.799 104.827 273.165 273.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1040 6.4e-05 4096 310 2640 228480 96.3736 55.6692 3923.67 1674.98 5750.84 5750.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1940 0.000256 512 180 672 74592 1.54419 1.88864 38.7938 101.431 143.731 143.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1130 3.2e-05 1024 430 624 380928 88.971 27.4497 264.394 824.944 1206.03 1206.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1110 0.000512 2048 310 1104 29376 2.87539 3.46112 52.9272 123.29 182.63 182.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1790 0.000256 512 480 816 66048 2.80576 1.70035 27.8084 52.265 84.7133 84.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 870 0.000512 2048 70 1872 35712 3.49363 103.989 104.903 212.429 212.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1040 6.4e-05 4096 310 2640 228096 96.2134 55.5847 2469.13 1674.21 4295.29 4295.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1940 0.000256 512 180 672 74496 1.60544 1.88957 24.0271 101.437 129.034 129.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1130 3.2e-05 1024 430 624 368640 89.7653 26.409 207.559 816.654 1140.63 1140.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1110 0.000512 2048 310 1104 29376 2.88288 3.47341 42.5711 121.925 170.922 171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1790 0.000256 512 480 816 65664 2.79568 1.69174 22.6319 52.039 79.2889 79.3993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 870 0.000512 2048 70 1872 35568 3.47235 83.4314 104.64 191.589 191.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1040 6.4e-05 4096 310 2640 228096 96.4489 55.655 1989.16 1676.5 3817.9 3818.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1940 0.000256 512 180 672 74304 1.60563 1.88858 19.5188 101.346 124.432 124.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1130 3.2e-05 1024 430 624 368640 91.4276 26.4543 175.752 824.999 1118.88 1119.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1110 0.000512 2048 310 1104 29184 2.88256 3.47341 36.3843 122.507 165.322 165.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1790 0.000256 512 480 816 64512 2.80554 1.68618 18.7787 51.8218 75.2183 75.3316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 870 0.000512 2048 70 1872 35520 3.47136 70.6495 104.658 178.819 178.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1040 6.4e-05 4096 310 2640 227328 96.5588 55.5907 1674.48 1674.92 3501.68 3501.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1940 0.000256 512 180 672 74112 1.60413 1.8903 16.7121 101.247 121.526 121.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1130 3.2e-05 1024 430 624 394240 89.0931 26.9424 406.094 837.173 1359.57 1359.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1110 0.000512 2048 310 1104 29568 2.89997 3.4816 77.9391 124.746 209.141 209.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1790 0.000256 512 480 816 66752 2.81574 1.70992 40.5984 52.5037 97.762 97.8801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 870 0.000512 2048 70 1872 35728 3.48605 152.334 104.853 260.719 260.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1040 6.4e-05 4096 310 2640 228480 96.7359 55.6941 3624.3 1676.57 5453.45 5453.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1940 0.000256 512 180 672 74592 1.51962 1.89091 36.6043 101.491 141.583 141.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1130 3.2e-05 1024 430 624 387072 88.3622 26.5626 252.661 827.638 1195.47 1195.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1110 0.000512 2048 310 1104 29344 2.87776 3.46147 49.1963 122.431 178.04 178.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1790 0.000256 512 480 816 66304 2.82051 1.7088 26.4948 52.5625 83.719 83.8298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 870 0.000512 2048 70 1872 35616 3.47034 96.0716 104.704 204.287 204.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1040 6.4e-05 4096 310 2640 227584 96.5736 55.6673 2294.64 1674.49 4121.52 4121.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1940 0.000256 512 180 672 74368 1.60752 1.88826 23.0583 101.455 128.082 128.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1130 3.2e-05 1024 430 624 387072 90.3516 26.9384 207.001 836.736 1161.27 1161.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1110 0.000512 2048 310 1104 29232 2.87715 3.44474 40.5712 124.077 171.043 171.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1790 0.000256 512 480 816 65856 2.84051 1.71014 21.6648 52.552 78.8988 79.0062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 870 0.000512 2048 70 1872 35616 3.47955 79.2023 104.775 187.501 187.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1040 6.4e-05 4096 310 2640 227136 97.0188 55.7363 1882.41 1673.6 3708.9 3709.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1940 0.000256 512 180 672 74256 1.61114 1.89235 18.7533 101.453 123.782 123.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1130 3.2e-05 1024 430 624 372736 87.4114 26.2378 181.197 808.543 1103.64 1103.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1110 0.000512 2048 310 1104 29120 2.86883 3.44474 36.3089 120.553 163.246 163.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1790 0.000256 512 480 816 64512 2.81475 1.69005 19 52.0149 75.6469 75.7568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 870 0.000512 2048 70 1872 35392 3.46726 70.8405 104.395 178.746 178.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1040 6.4e-05 4096 310 2640 227584 96.3259 55.5909 1699.54 1675.17 3526.76 3526.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1940 0.000256 512 180 672 73920 1.60349 1.88634 16.6132 101.229 121.405 121.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1130 3.2e-05 1024 430 624 393216 88.7312 26.8512 389.41 835.236 1340.5 1340.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1110 0.000512 2048 310 1104 29440 2.88163 3.47546 75.1016 122.312 203.847 203.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1790 0.000256 512 480 816 66560 2.80522 1.70502 39.397 52.3914 96.4354 96.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 870 0.000512 2048 70 1872 35712 3.47789 144.46 104.76 252.745 252.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1040 6.4e-05 4096 310 2640 228352 96.3974 55.6112 3525.46 1675.78 5353.42 5353.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1940 0.000256 512 180 672 74496 1.60688 1.89101 34.4189 101.387 139.379 139.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1130 3.2e-05 1024 430 624 393216 88.8364 26.855 251.893 835.885 1203.72 1203.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1110 0.000512 2048 310 1104 29440 2.89107 3.48365 49.162 124.654 180.261 180.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1790 0.000256 512 480 816 66560 2.80246 1.70442 25.5676 52.4645 82.6677 82.7785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 870 0.000512 2048 70 1872 35584 3.4696 92.5804 104.655 200.749 200.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1040 6.4e-05 4096 310 2640 228352 96.3787 55.5938 2284.04 1677.29 4113.45 4113.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1940 0.000256 512 180 672 74240 1.60768 1.88826 22.0183 101.38 126.969 127.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1130 3.2e-05 1024 430 624 368640 91.4772 26.4538 198.905 824.819 1141.9 1142.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1110 0.000512 2048 310 1104 29184 2.88358 3.47168 41.4788 122.486 170.392 170.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1790 0.000256 512 480 816 64512 2.80717 1.68547 20.5505 51.8098 76.9833 77.0929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 870 0.000512 2048 70 1872 35520 3.4695 76.128 104.635 184.278 184.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1040 6.4e-05 4096 310 2640 227328 96.5538 55.596 1906.08 1674.56 3732.92 3733.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1940 0.000256 512 180 672 74112 1.60294 1.88144 18.4439 101.245 123.243 123.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1130 3.2e-05 1024 430 624 393216 88.8742 26.858 185.437 836.161 1137.6 1137.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1110 0.000512 2048 310 1104 28672 2.86154 3.43091 35.5553 119.551 161.472 161.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1790 0.000256 512 480 816 65536 2.84067 1.71008 18.5617 52.5676 75.8137 75.9337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 870 0.000512 2048 70 1872 35328 3.46685 67.2618 104.325 175.098 175.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1040 6.4e-05 4096 310 2640 227328 96.2949 55.5513 1681.58 1673.16 3506.73 3506.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1940 0.000256 512 180 672 74240 1.61165 1.89808 15.9507 101.469 121.007 121.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1130 3.2e-05 1024 430 624 387072 88.7448 27.3859 370.488 829.047 1315.92 1316.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1110 0.000512 2048 310 1104 29376 2.88589 3.46432 73.1988 122.8 202.42 202.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1790 0.000256 512 480 816 66240 2.80794 1.70598 38.7688 52.397 95.8071 95.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 870 0.000512 2048 70 1872 35712 3.47574 144.705 104.862 253.086 253.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1040 6.4e-05 4096 310 2640 228096 96.7965 55.6999 3482.08 1676.5 5311.21 5311.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1940 0.000256 512 180 672 74592 1.61517 1.8905 34.2923 101.494 139.364 139.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1130 3.2e-05 1024 430 624 368640 89.7895 26.271 248.337 816.766 1181.42 1181.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1110 0.000512 2048 310 1104 29376 2.88579 3.46714 51.4616 121.95 179.835 179.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1790 0.000256 512 480 816 65664 2.79251 1.69546 26.8677 52.0612 83.5463 83.6588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 870 0.000512 2048 70 1872 35568 3.47136 100.592 104.671 208.778 208.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1040 6.4e-05 4096 310 2640 228096 96.4721 55.6591 2402.96 1676.85 4232.08 4232.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1940 0.000256 512 180 672 74304 1.60563 1.8881 23.0714 101.353 127.989 128.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1130 3.2e-05 1024 430 624 359424 91.846 26.2935 205.678 816.416 1140.48 1140.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1110 0.000512 2048 310 1104 28944 2.8704 3.42902 43.1228 120.912 170.406 170.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1790 0.000256 512 480 816 65664 2.84042 1.71008 22.9501 52.4504 80.0773 80.1894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 870 0.000512 2048 70 1872 35424 3.46931 85.3279 104.389 193.231 193.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1040 6.4e-05 4096 310 2640 226368 96.9258 55.6585 2018.27 1669.77 3840.77 3840.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1940 0.000256 512 180 672 74304 1.6112 1.89091 19.4949 101.352 124.425 124.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1130 3.2e-05 1024 430 624 331776 91.881 25.866 189.311 792.048 1099.36 1099.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1110 0.000512 2048 310 1104 28800 2.86758 3.45398 43.4239 120.616 170.433 170.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1790 0.000256 512 480 816 64512 2.77443 1.67344 22.5216 51.3648 78.464 78.5775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 870 0.000512 2048 70 1872 35424 3.47341 85.4621 104.643 193.622 193.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1040 6.4e-05 4096 310 2640 225792 96.529 55.5233 2013.99 1671.14 3837.32 3837.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1940 0.000256 512 180 672 74304 1.60262 1.89098 19.1954 101.438 124.199 124.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1130 3.2e-05 1024 430 624 399360 88.2524 26.9375 378.128 837.818 1331.41 1331.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1110 0.000512 2048 310 1104 29440 2.88378 3.46931 72.9989 123.528 202.954 203.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1790 0.000256 512 480 816 65920 2.80365 1.70179 38.0382 52.1309 94.8116 94.9331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 870 0.000512 2048 70 1872 35680 3.48352 142.879 104.695 251.101 251.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1040 6.4e-05 4096 310 2640 228480 96.4167 55.6808 3460.61 1675.53 5288.39 5288.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1940 0.000256 512 180 672 74400 1.61085 1.89341 33.2687 101.369 138.221 138.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1130 3.2e-05 1024 430 624 389120 87.4272 26.4553 266.016 824.823 1204.98 1205.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1110 0.000512 2048 310 1104 29120 2.87891 3.4592 52.1018 122.234 180.751 180.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1790 0.000256 512 480 816 65280 2.78826 1.68355 27.2749 51.7961 83.6732 83.7816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 870 0.000512 2048 70 1872 35520 3.4713 101.936 104.554 210.003 210.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1040 6.4e-05 4096 310 2640 227840 96.4634 55.578 2450.74 1677.24 4280.16 4280.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1940 0.000256 512 180 672 74240 1.60154 1.8871 23.2502 101.351 128.162 128.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1130 3.2e-05 1024 430 624 368640 91.4537 26.4862 208.817 825.134 1152.13 1152.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1110 0.000512 2048 310 1104 28800 2.8616 3.41402 42.6374 121.611 170.594 170.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1790 0.000256 512 480 816 65280 2.79418 1.68621 22.5367 51.8676 79.0093 79.1208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 870 0.000512 2048 70 1872 35520 3.48064 84.5239 104.795 192.843 192.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1040 6.4e-05 4096 310 2640 226560 96.5342 55.5971 2001.27 1671.19 3824.73 3824.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1940 0.000256 512 180 672 73920 1.61178 1.89203 19.3718 101.417 124.362 124.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1130 3.2e-05 1024 430 624 368640 91.4484 26.4546 196.708 824.48 1139.35 1139.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1110 0.000512 2048 310 1104 28800 2.87008 3.43888 40.8534 122.784 170.023 170.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1790 0.000256 512 480 816 64000 2.82205 1.6896 20.9785 51.8644 77.4829 77.5946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 870 0.000512 2048 70 1872 35200 3.44691 78.9893 104.054 186.534 186.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1040 6.4e-05 4096 310 2640 225280 96.1831 55.3102 1857.82 1663.71 3673.16 3673.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1940 0.000256 512 180 672 73600 1.60358 1.88666 17.7092 101.209 122.482 122.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1130 3.2e-05 1024 430 600 385024 90.3091 26.8288 485.339 835.205 1437.93 1438.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1110 0.000512 2048 310 1150 29120 2.87773 3.47309 67.388 124.505 198.317 198.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1790 0.000256 512 480 800 67328 2.79389 1.70822 33.5055 52.5398 90.6814 90.7917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 870 0.000512 2048 70 1850 35808 3.4775 125.99 104.827 234.34 234.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1040 6.4e-05 4096 310 2650 227328 96.5592 55.5906 3046.09 1675.68 4874.06 4874.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1940 0.000256 512 180 650 74880 1.60768 1.89066 27.7342 101.46 132.765 132.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1130 3.2e-05 1024 430 600 385024 90.4803 26.837 450.829 835.166 1403.57 1403.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1110 0.000512 2048 310 1150 29056 2.89181 3.46819 114.214 124.441 245.088 245.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1790 0.000256 512 480 800 67072 2.79229 1.7039 21.7896 52.3882 78.8006 78.9197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 870 0.000512 2048 70 1850 35776 3.48397 80.5827 104.817 188.927 188.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1040 6.4e-05 4096 310 2650 227328 96.6931 55.5827 2012.71 1675.66 3840.77 3840.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1940 0.000256 512 180 650 74752 1.60547 1.88816 17.7828 101.398 122.743 122.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1130 3.2e-05 1024 430 600 368640 91.7299 26.4492 522.517 824.764 1465.71 1465.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1110 0.000512 2048 310 1150 28800 2.8815 3.45971 112.921 122.454 241.79 241.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1790 0.000256 512 480 800 66816 2.78813 1.69997 17.9359 52.2657 74.8141 74.9281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 870 0.000512 2048 70 1850 35712 3.47891 66.113 104.806 174.441 174.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1040 6.4e-05 4096 310 2650 226560 96.5783 55.5898 1663.15 1674.19 3489.65 3489.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1940 0.000256 512 180 650 74688 1.60768 1.8872 14.7237 101.456 119.746 119.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1130 3.2e-05 1024 430 600 389120 90.176 26.9537 302.286 838.531 1258.2 1258.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1110 0.000512 2048 310 1150 29120 2.89792 3.47786 62.3245 124.804 193.579 193.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1790 0.000256 512 480 800 67200 2.81206 1.71315 31.3396 52.5784 88.5696 88.6805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 870 0.000512 2048 70 1850 35800 3.48173 117.671 104.898 226.093 226.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1040 6.4e-05 4096 310 2650 227520 97.0262 55.7163 2834.4 1676.82 4664.11 4664.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1940 0.000256 512 180 650 74880 1.61286 1.89805 25.5708 101.509 130.662 130.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1130 3.2e-05 1024 430 600 389120 90.108 26.9414 195.298 837.986 1150.58 1150.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1110 0.000512 2048 310 1150 28960 2.88358 3.46112 40.2819 123.543 170.241 170.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1790 0.000256 512 480 800 66560 2.78883 1.69574 20.1464 52.1413 76.8989 77.0109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 870 0.000512 2048 70 1850 35760 3.48339 75.799 104.823 184.148 184.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1040 6.4e-05 4096 310 2650 227200 96.7454 55.6862 1819.66 1675.88 3648.11 3648.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1940 0.000256 512 180 650 74720 1.6128 1.88979 16.5695 101.382 121.526 121.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1130 3.2e-05 1024 430 600 368640 91.6437 26.5058 155.045 824.302 1097.74 1097.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1110 0.000512 2048 310 1150 29040 2.89382 3.47766 33.7948 122.552 162.792 162.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1790 0.000256 512 480 800 66240 2.81536 1.7087 17.024 52.3811 74.055 74.1686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 870 0.000512 2048 70 1850 35640 3.4697 62.9391 104.61 171.063 171.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1040 6.4e-05 4096 310 2650 226560 97.0116 55.7171 1510.01 1674.37 3337.24 3337.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1940 0.000256 512 180 650 74640 1.61792 1.89414 13.8964 101.473 118.954 119.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1130 3.2e-05 1024 430 600 368640 91.6741 26.4531 376.468 824.947 1319.79 1319.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1110 0.000512 2048 310 1150 28800 2.88358 3.45885 102.131 123.445 231.992 232.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1790 0.000256 512 480 800 65280 2.78534 1.68445 14.472 51.8061 70.8756 70.9939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 870 0.000512 2048 70 1850 35680 3.4816 54.3927 104.898 162.816 162.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1040 6.4e-05 4096 310 2650 226560 96.6079 55.5951 1364.11 1677.49 3193.94 3194.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1940 0.000256 512 180 650 74560 1.60163 1.88307 12.0944 101.446 117.1 117.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1130 3.2e-05 1024 430 600 380928 90.4672 26.8212 409.714 833.134 1360.39 1360.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1110 0.000512 2048 310 1150 29088 2.88941 3.47219 84.556 123.48 214.471 214.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1790 0.000256 512 480 800 67200 2.79059 1.70682 42.1826 52.5004 99.3089 99.4181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 870 0.000512 2048 70 1850 35808 3.49594 160.591 104.954 269.084 269.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1040 6.4e-05 4096 310 2650 227328 96.7265 55.6635 3854.92 1676.4 5683.85 5683.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1940 0.000256 512 180 650 74880 1.60858 1.8944 36.1344 101.517 141.302 141.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1130 3.2e-05 1024 430 600 368640 91.3901 26.4473 246.053 824.928 1189.08 1189.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1110 0.000512 2048 310 1150 28800 2.87539 3.46755 52.8533 121.203 180.473 180.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1790 0.000256 512 480 800 66816 2.79014 1.70189 26.8786 52.2764 83.7774 83.9045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 870 0.000512 2048 70 1850 35712 3.47859 100.196 104.823 208.543 208.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1040 6.4e-05 4096 310 2650 226560 96.6216 55.5878 2391.58 1674.55 4218.48 4218.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1940 0.000256 512 180 650 74688 1.60768 1.88877 22.2945 101.464 127.329 127.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1130 3.2e-05 1024 430 600 368640 89.922 26.2796 200.992 815.872 1133.34 1133.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1110 0.000512 2048 310 1150 28800 2.89162 3.47594 42.8435 121.838 171.126 171.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1790 0.000256 512 480 800 65664 2.8041 1.6935 21.8864 51.9964 78.5155 78.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 870 0.000512 2048 70 1850 35712 3.49171 81.5432 104.837 189.92 189.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1040 6.4e-05 4096 310 2650 226944 96.6698 55.657 1951.32 1675.05 3778.86 3778.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1940 0.000256 512 180 650 74592 1.60778 1.89024 18.1173 101.314 123.005 123.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1130 3.2e-05 1024 430 600 368640 91.4551 26.4499 171.415 824.271 1113.86 1114.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1110 0.000512 2048 310 1150 28800 2.87744 3.47248 36.9333 123.471 166.832 166.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1790 0.000256 512 480 800 66048 2.78061 1.68429 18.7779 51.7818 75.1567 75.2783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 870 0.000512 2048 70 1850 35520 3.47181 69.12 104.463 177.099 177.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1040 6.4e-05 4096 310 2650 225792 96.784 55.595 1652.89 1673.44 3478.86 3478.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1940 0.000256 512 180 650 74112 1.60214 1.88998 15.5561 101.217 120.343 120.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1130 3.2e-05 1024 430 600 387072 90.4076 26.9421 385.512 836.451 1339.59 1339.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1110 0.000512 2048 310 1150 29120 2.90144 3.48365 77.9511 124.656 209.068 209.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1790 0.000256 512 480 800 67200 2.8096 1.70938 39.0718 52.4642 96.1905 96.3183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 870 0.000512 2048 70 1850 35784 3.48605 146.807 104.811 255.148 255.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1040 6.4e-05 4096 310 2650 227136 97.0606 55.7075 3541.92 1675.15 5369.98 5370.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1940 0.000256 512 180 650 74816 1.61587 1.89472 34.2808 101.465 139.333 139.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1130 3.2e-05 1024 430 600 372736 91.1816 26.5605 235.215 827.63 1180.84 1181.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1110 0.000512 2048 310 1150 28896 2.86803 3.45786 49.6482 122.43 178.479 178.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1790 0.000256 512 480 800 67200 2.7984 1.70797 26.0458 52.5468 83.2252 83.3393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 870 0.000512 2048 70 1850 35728 3.47629 93.4921 104.901 201.913 201.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1040 6.4e-05 4096 310 2650 226688 96.832 55.6592 2249.56 1674.7 4076.9 4077.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1940 0.000256 512 180 650 74592 1.6079 1.88826 21.5454 101.476 126.59 126.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1130 3.2e-05 1024 430 600 387072 90.3889 26.9455 199.856 837.23 1154.67 1154.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1110 0.000512 2048 310 1150 28560 2.87949 3.44678 40.6201 123.077 170.096 170.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1790 0.000256 512 480 800 67200 2.81232 1.71427 21.1736 52.582 78.4136 78.5269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 870 0.000512 2048 70 1850 35616 3.47184 76.6935 104.736 184.947 185.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1040 6.4e-05 4096 310 2650 225792 97.1921 55.7345 1839.73 1674.59 3667.39 3667.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1940 0.000256 512 180 650 74592 1.61594 1.89296 17.5096 101.903 122.995 123.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1130 3.2e-05 1024 430 600 344064 92.8768 26.2348 160.205 808.621 1088.19 1088.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1110 0.000512 2048 310 1150 28672 2.86403 3.4519 36.7883 121.643 164.817 164.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1790 0.000256 512 480 800 66304 2.77741 1.6896 18.8355 52.0221 75.4507 75.5636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 870 0.000512 2048 70 1850 35616 3.47616 69.209 104.91 177.641 177.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1040 6.4e-05 4096 310 2650 225792 96.6415 55.5824 1655.04 1675.24 3482.63 3482.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1940 0.000256 512 180 650 73920 1.60426 1.88682 15.2899 101.243 120.1 120.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1130 3.2e-05 1024 430 600 385024 90.2683 26.8657 374.118 835.887 1327.39 1327.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1110 0.000512 2048 310 1150 29056 2.88563 3.46954 77.2567 124.496 208.179 208.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1790 0.000256 512 480 800 67072 2.79142 1.70387 39.0958 52.43 96.1495 96.2657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 870 0.000512 2048 70 1850 35776 3.48141 143.598 104.909 252.031 252.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1040 6.4e-05 4096 310 2650 227328 96.668 55.6012 3511.95 1677.15 5341.5 5341.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1940 0.000256 512 180 650 74752 1.60429 1.88659 32.4221 101.442 137.43 137.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1130 3.2e-05 1024 430 600 376832 92.0748 26.8428 237.481 835.804 1192.45 1192.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1110 0.000512 2048 310 1150 28928 2.8904 3.48819 50.6337 123.58 180.666 180.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1790 0.000256 512 480 800 66560 2.80365 1.7071 25.1679 52.468 82.2713 82.3834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 870 0.000512 2048 70 1850 35712 3.47965 92.9103 104.896 201.33 201.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1040 6.4e-05 4096 310 2650 227328 96.6801 55.5949 2275.97 1677.12 4105.49 4105.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1940 0.000256 512 180 650 74496 1.60605 1.88832 20.9798 101.916 126.464 126.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1130 3.2e-05 1024 430 600 368640 91.4668 26.4535 198.681 824.287 1141.16 1141.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1110 0.000512 2048 310 1150 28800 2.88768 3.47194 43.0095 122.416 171.864 171.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1790 0.000256 512 480 800 66048 2.77834 1.68902 21.3851 51.7787 77.766 77.8834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 870 0.000512 2048 70 1850 35520 3.46186 77.3448 104.461 185.314 185.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1040 6.4e-05 4096 310 2650 225792 96.8369 55.6052 1921.48 1673.48 3747.55 3747.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1940 0.000256 512 180 650 74112 1.6087 1.88989 17.6725 101.223 122.471 122.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1130 3.2e-05 1024 430 600 360448 95.2082 26.8531 171.709 836.181 1130.2 1130.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1110 0.000512 2048 310 1150 28160 2.85699 3.42112 37.4856 122.579 166.416 166.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1790 0.000256 512 480 800 65536 2.83533 1.70768 18.7241 52.56 75.9537 76.0627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 870 0.000512 2048 70 1850 35584 3.48118 67.6487 104.909 176.081 176.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1040 6.4e-05 4096 310 2650 225280 96.6751 55.5552 1705.51 1672.72 3530.6 3530.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1940 0.000256 512 180 650 74240 1.60954 1.8887 15.6588 101.48 120.711 120.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1130 3.2e-05 1024 430 600 377856 90.3625 26.6132 374.041 828.955 1320.22 1320.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1110 0.000512 2048 310 1150 28944 2.88608 3.4696 78.8965 123.844 209.167 209.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1790 0.000256 512 480 800 66816 2.79814 1.70246 40.0236 52.3871 97.0365 97.1463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 870 0.000512 2048 70 1850 35784 3.49168 149.817 104.937 258.289 258.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1040 6.4e-05 4096 310 2650 226944 96.9958 55.6914 3609.77 1676.32 5438.92 5439.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1940 0.000256 512 180 650 74880 1.61443 1.8944 33.0179 101.503 138.102 138.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1130 3.2e-05 1024 430 600 368640 89.7283 26.2758 260.426 816.677 1193.36 1193.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1110 0.000512 2048 310 1150 28800 2.89254 3.47133 55.8391 121.938 184.214 184.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1790 0.000256 512 480 800 65664 2.79322 1.68995 28.2319 52.0448 84.8877 84.9978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 870 0.000512 2048 70 1850 35712 3.48979 106.689 104.94 215.159 215.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1040 6.4e-05 4096 310 2650 226944 96.691 55.6422 2562.34 1676.7 4391.52 4391.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1940 0.000256 512 180 650 74592 1.60563 1.88771 23.2413 101.36 128.167 128.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1130 3.2e-05 1024 430 600 359424 91.9163 26.2985 210.083 816.089 1144.64 1144.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1110 0.000512 2048 310 1150 28512 2.86925 3.42605 45.5455 120.892 172.806 172.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1790 0.000256 512 480 800 65664 2.8352 1.71206 23.4015 52.438 80.5156 80.6257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 870 0.000512 2048 70 1850 35640 3.48979 87.7165 104.855 196.105 196.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1040 6.4e-05 4096 310 2650 224640 97.0659 55.636 2088.8 1669.51 3911.15 3911.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1940 0.000256 512 180 650 74304 1.60883 1.89539 19.1115 101.367 124.053 124.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1130 3.2e-05 1024 430 600 331776 91.8596 26.5346 185.699 791.576 1095.92 1096.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1110 0.000512 2048 310 1150 28224 2.87514 3.45507 44.177 119.432 170.008 170.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1790 0.000256 512 480 800 64512 2.77034 1.6777 21.6983 51.3346 77.6103 77.7232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 870 0.000512 2048 70 1850 35424 3.46477 82.7452 104.477 190.729 190.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1040 6.4e-05 4096 310 2650 225792 96.5193 55.5401 1989.81 1670.13 3812.14 3812.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1940 0.000256 512 180 650 74304 1.60874 1.89235 18.0193 101.418 123.01 123.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1130 3.2e-05 1024 430 600 322560 96.4094 26.2768 164.384 804.52 1091.85 1092.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1110 0.000512 2048 310 1150 28080 2.86106 3.40787 40.9698 118.503 165.813 165.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1790 0.000256 512 480 800 66240 2.83725 1.71005 21.1851 52.5745 78.4367 78.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 870 0.000512 2048 70 1850 35280 3.45907 76.2234 104.348 184.076 184.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1040 6.4e-05 4096 310 2650 224640 97.1747 55.6631 1806.74 1671.49 3631.21 3631.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1940 0.000256 512 180 650 74160 1.62765 1.89555 16.7595 101.499 121.854 121.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1130 3.2e-05 1024 430 600 389120 90.0968 26.9353 374.017 837.72 1329.03 1329.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1110 0.000512 2048 310 1150 28960 2.88768 3.47136 76.3809 123.503 206.321 206.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1790 0.000256 512 480 800 66560 2.79152 1.70435 38.8181 52.119 95.5685 95.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 870 0.000512 2048 70 1850 35760 3.48365 144.512 104.784 252.824 252.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1040 6.4e-05 4096 310 2650 227200 96.7382 55.6638 3498.46 1675.24 5326.26 5326.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1940 0.000256 512 180 650 74720 1.60794 1.89235 31.8785 101.391 136.845 136.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1130 3.2e-05 1024 430 600 368640 91.3474 26.452 245.348 824.24 1187.64 1187.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1110 0.000512 2048 310 1150 28800 2.87152 3.45907 52.6991 122.153 181.258 181.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1790 0.000256 512 480 800 65280 2.78771 1.68611 26.0711 51.7554 82.4267 82.5365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 870 0.000512 2048 70 1850 35680 3.48179 100.385 104.809 208.72 208.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1040 6.4e-05 4096 310 2650 226560 96.5911 55.5971 2392.92 1676.19 4221.45 4221.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1940 0.000256 512 180 650 74560 1.60426 1.93814 21.6287 101.325 126.569 126.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1130 3.2e-05 1024 430 600 368640 91.5162 26.5068 207.417 824.476 1150.17 1150.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1110 0.000512 2048 310 1150 28320 2.85901 3.42426 43.8734 122.592 172.821 172.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1790 0.000256 512 480 800 65280 2.79085 1.68854 22.4626 51.8253 78.8932 79.0054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 870 0.000512 2048 70 1850 35520 3.47536 84.3522 104.611 192.481 192.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1040 6.4e-05 4096 310 2650 224640 96.7978 55.6067 2032.95 1669.87 3855.36 3855.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1940 0.000256 512 180 650 74400 1.60758 1.8903 18.6646 101.392 123.627 123.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1130 3.2e-05 1024 430 600 368640 91.4602 26.9428 192.943 825.137 1136.73 1136.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1110 0.000512 2048 310 1150 28160 2.86394 3.43341 41.1841 121.873 169.429 169.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1790 0.000256 512 480 800 64000 2.8177 1.6896 20.6215 51.9082 77.1658 77.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 870 0.000512 2048 70 1850 35520 3.47546 78.0196 104.895 186.435 186.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1040 6.4e-05 4096 310 2650 222720 96.574 55.298 1840.84 1664.56 3657.41 3657.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1940 0.000256 512 180 650 74240 1.60074 1.88413 17.0521 101.266 121.872 121.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1130 3.2e-05 1024 430 600 358400 93.4193 26.5482 178.726 825.179 1124.12 1124.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1110 0.000512 2048 310 1150 28000 2.87539 3.44704 40.1116 123.081 169.588 169.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1790 0.000256 512 480 800 64000 2.83152 1.68909 19.7444 51.9564 76.3455 76.4539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 870 0.000512 2048 70 1850 35200 3.4489 73.7184 104.244 181.455 181.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1040 6.4e-05 4096 310 2650 224000 96.7864 55.5243 1787.47 1668.28 3608.2 3608.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1940 0.000256 512 180 650 74400 1.60701 1.89101 16.3391 101.423 121.335 121.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1130 3.2e-05 1024 430 600 372736 92.7185 26.8471 286.313 835.835 1241.97 1242.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1110 0.000512 2048 310 1140 29824 2.87949 3.47693 61.7162 123.538 191.683 191.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1790 0.000256 512 480 780 66560 2.81011 1.71008 29.9694 52.5785 87.1962 87.3138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 870 0.000512 2048 70 1860 35808 3.49344 116.54 104.953 225.031 225.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1040 6.4e-05 4096 310 2640 228864 96.2182 55.593 2825.69 1676.98 4654.63 4654.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1940 0.000256 512 180 660 74624 1.60893 1.88826 25.913 101.492 130.972 131.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1130 3.2e-05 1024 430 600 368640 93.9495 27.0356 394.921 835.092 1351.27 1351.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1110 0.000512 2048 310 1140 29696 2.89469 3.47117 102.331 124.464 233.237 233.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1790 0.000256 512 480 780 66048 2.82544 1.70368 19.7772 52.3848 76.8245 76.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 870 0.000512 2048 70 1860 35776 3.49162 76.8325 104.856 185.225 185.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1040 6.4e-05 4096 310 2640 228864 96.3026 55.5971 1901.38 1675.49 3728.93 3729.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1940 0.000256 512 180 660 74496 1.61091 1.88714 17.0907 101.386 122.05 122.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1130 3.2e-05 1024 430 600 356352 93.95 26.454 372.614 824.093 1317.38 1317.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1110 0.000512 2048 310 1140 29568 2.88893 3.45878 101.694 122.243 230.363 230.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1790 0.000256 512 480 780 66048 2.80832 1.69939 16.5212 52.2309 73.3938 73.5224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 870 0.000512 2048 70 1860 35712 3.47546 62.1441 104.76 170.426 170.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1040 6.4e-05 4096 310 2640 228096 96.1998 55.5892 1550.85 1672.83 3375.62 3375.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1940 0.000256 512 180 660 74496 1.60768 1.88656 14.3107 101.414 119.299 119.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1130 3.2e-05 1024 430 600 360448 95.7347 26.8448 458.318 835.302 1416.45 1416.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1110 0.000512 2048 310 1140 29696 2.90973 3.48419 102.584 123.776 232.828 232.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1790 0.000256 512 480 780 65536 2.83283 1.70451 14.1482 52.4327 71.2485 71.3613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 870 0.000512 2048 70 1860 35712 3.48979 54.0408 104.872 162.447 162.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1040 6.4e-05 4096 310 2640 228352 96.8094 55.5949 4909.38 1676.12 6738.06 6738.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1940 0.000256 512 180 660 74240 1.60778 1.88656 12.3755 101.35 117.293 117.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1130 3.2e-05 1024 430 600 373760 93.3336 26.962 400.542 838.766 1359.86 1360.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1110 0.000512 2048 310 1140 29760 2.89443 3.47075 84.8391 124.783 216.064 216.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1790 0.000256 512 480 780 66560 2.8232 1.71216 41.0201 52.5866 98.2675 98.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 870 0.000512 2048 70 1860 35800 3.49293 161.971 104.959 270.464 270.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1040 6.4e-05 4096 310 2640 228800 96.6713 55.7015 3871 1677.03 5700.54 5700.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1940 0.000256 512 180 660 74640 1.58445 1.89645 37.3318 101.503 142.388 142.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1130 3.2e-05 1024 430 600 368640 94.0996 26.9352 244.599 837.9 1203.79 1203.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1110 0.000512 2048 310 1140 29600 2.88589 3.46726 52.7671 123.523 182.716 182.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1790 0.000256 512 480 780 65920 2.79901 1.69984 26.2788 52.1352 83.0366 83.1495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 870 0.000512 2048 70 1860 35760 3.49024 100.776 104.858 209.168 209.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1040 6.4e-05 4096 310 2640 228480 96.433 55.6649 2404.98 1675.69 4232.91 4233.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1940 0.000256 512 180 660 74400 1.60973 1.88826 23.1937 101.378 128.146 128.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1130 3.2e-05 1024 430 600 353280 94.533 26.5055 192.063 824.318 1137.67 1137.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1110 0.000512 2048 310 1140 29520 2.89462 3.47523 42.8689 122.491 171.802 171.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1790 0.000256 512 480 780 66240 2.82262 1.70608 21.8059 52.3838 78.8504 78.9633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 870 0.000512 2048 70 1860 35640 3.4689 82.0366 104.654 190.203 190.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1040 6.4e-05 4096 310 2640 228480 96.619 55.7124 1959.52 1674.39 3786.39 3786.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1940 0.000256 512 180 660 74400 1.61258 1.89587 18.7579 101.463 123.802 123.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1130 3.2e-05 1024 430 600 348160 95.3121 26.4428 459.077 824.951 1406.04 1406.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1110 0.000512 2048 310 1140 29440 2.87338 3.45933 36.8276 122.246 165.481 165.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1790 0.000256 512 480 780 65280 2.78547 1.68918 18.2444 51.8031 74.6513 74.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 870 0.000512 2048 70 1860 35680 3.48579 69.5569 104.941 178.029 178.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1040 6.4e-05 4096 310 2640 227840 96.4457 55.5897 1747.96 1677.53 3577.67 3577.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1940 0.000256 512 180 660 74240 1.60624 1.88826 16.206 101.367 121.14 121.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1130 3.2e-05 1024 430 600 368640 93.0807 26.8236 363.069 832.337 1315.56 1315.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1110 0.000512 2048 310 1140 29760 2.88358 3.47299 77.8276 123.238 207.492 207.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1790 0.000256 512 480 780 66432 2.81632 1.70877 37.5277 52.4568 94.6344 94.7452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 870 0.000512 2048 70 1860 35760 3.47558 147.763 104.769 256.051 256.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1040 6.4e-05 4096 310 2640 228864 96.3044 55.6646 3556.19 1674.77 5383.08 5383.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1940 0.000256 512 180 660 74592 1.60816 1.89114 34.9473 101.437 139.956 140.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1130 3.2e-05 1024 430 600 356352 93.6412 27.714 220.673 824.744 1167.03 1167.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1110 0.000512 2048 310 1140 29568 2.87322 3.45498 49.2612 123.286 178.947 179.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1790 0.000256 512 480 780 66048 2.80253 1.69766 24.8652 52.2732 81.7668 81.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 870 0.000512 2048 70 1860 35712 3.47565 92.9137 104.842 201.275 201.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1040 6.4e-05 4096 310 2640 228096 96.1916 55.5925 2222.75 1674.33 4049 4049.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1940 0.000256 512 180 660 74496 1.60685 1.89168 22.0098 101.865 127.445 127.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1130 3.2e-05 1024 430 600 350208 93.3488 26.3741 177.148 815.98 1113.1 1113.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1110 0.000512 2048 310 1140 29664 2.88768 3.47162 40.45 121.848 168.728 168.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1790 0.000256 512 480 780 65664 2.79427 1.68992 20.2162 52.0012 76.8296 76.9413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 870 0.000512 2048 70 1860 35568 3.4671 76.2469 104.511 184.268 184.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1040 6.4e-05 4096 310 2640 228096 96.4423 55.6599 1826.74 1675.34 3654.32 3654.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1940 0.000256 512 180 660 74304 1.60538 1.88419 17.8938 101.309 122.763 122.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1130 3.2e-05 1024 430 600 344064 96.1146 26.5379 156.846 825.066 1104.81 1105.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1110 0.000512 2048 310 1140 29568 2.88058 3.47104 37.3612 123.594 167.379 167.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1790 0.000256 512 480 780 64512 2.80144 1.6855 17.8775 51.8274 74.3187 74.4304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 870 0.000512 2048 70 1860 35520 3.47078 69.016 104.616 177.144 177.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1040 6.4e-05 4096 310 2640 227328 96.5703 55.5948 1645.88 1675.09 3473.27 3473.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1940 0.000256 512 180 660 74112 1.60563 1.88621 15.5611 101.26 120.386 120.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1130 3.2e-05 1024 430 600 337920 97.4118 26.5787 133.915 824.357 1082.51 1082.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1110 0.000512 2048 310 1140 28800 2.8639 3.41958 30.6808 121.574 158.611 158.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1790 0.000256 512 480 780 65280 2.7967 1.6896 15.4945 51.8112 71.919 72.0298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 870 0.000512 2048 70 1860 35520 3.47651 59.624 104.646 167.79 167.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1040 6.4e-05 4096 310 2640 226560 96.4833 55.5916 1417.55 1669.8 3239.55 3239.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1940 0.000256 512 180 660 73920 1.61146 1.8927 13.8107 101.374 118.759 118.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1130 3.2e-05 1024 430 600 372736 93.382 26.9332 349.213 836.51 1306.29 1306.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1110 0.000512 2048 310 1140 29792 2.90109 3.47552 74.4966 124.658 205.602 205.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1790 0.000256 512 480 780 66304 2.82835 1.71008 36.9095 52.4616 94.0337 94.1463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 870 0.000512 2048 70 1860 35784 3.49104 141.646 104.856 250.035 250.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1040 6.4e-05 4096 310 2640 228928 96.5994 55.716 3403.89 1675.19 5231.53 5231.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1940 0.000256 512 180 660 74592 1.61283 1.89251 32.5661 101.45 137.591 137.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1130 3.2e-05 1024 430 600 358400 93.9326 26.9578 213.643 826.891 1161.69 1161.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1110 0.000512 2048 310 1140 29568 2.88106 3.46214 47.2412 122.343 176.002 176.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1790 0.000256 512 480 780 66304 2.82381 1.71046 23.7929 52.5079 80.9672 81.0903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 870 0.000512 2048 70 1860 35728 3.49552 90.3926 104.853 198.787 198.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1040 6.4e-05 4096 310 2640 228480 96.3422 55.6588 2158.21 1672.98 3983.34 3983.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1940 0.000256 512 180 660 74368 1.61162 1.89402 20.8199 101.414 125.815 125.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1130 3.2e-05 1024 430 600 365568 94.7036 26.9458 183.721 836.746 1142.39 1142.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1110 0.000512 2048 310 1140 29232 2.88608 3.4575 39.9542 123.009 169.388 169.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1790 0.000256 512 480 780 65856 2.84912 1.71434 20.1095 52.5558 77.3651 77.4861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 870 0.000512 2048 70 1860 35616 3.48042 75.2225 104.722 183.474 183.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1040 6.4e-05 4096 310 2640 228480 96.7065 55.7545 1816.2 1673.61 3642.43 3642.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1940 0.000256 512 180 660 74256 1.61642 1.89424 17.4738 101.46 122.521 122.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1130 3.2e-05 1024 430 600 344064 92.8994 26.2374 153.004 808.616 1081.01 1081.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1110 0.000512 2048 310 1140 29120 2.86691 3.4463 34.7485 120.594 161.729 161.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1790 0.000256 512 480 780 64512 2.81805 1.69165 17.3374 52.0192 73.9954 74.1048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 870 0.000512 2048 70 1860 35616 3.4857 66.4026 104.962 174.894 174.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1040 6.4e-05 4096 310 2640 227584 96.3098 55.5889 1584.97 1675.4 3412.41 3412.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1940 0.000256 512 180 660 73920 1.60262 1.88438 15.1551 101.538 120.254 120.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1130 3.2e-05 1024 430 600 358400 92.4208 26.7213 141.221 817.661 1078.29 1078.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1110 0.000512 2048 310 1140 29120 2.88646 3.47299 31.4501 121.768 159.653 159.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1790 0.000256 512 480 780 62720 2.83302 1.68301 15.1051 51.4234 71.1796 71.3007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 870 0.000512 2048 70 1860 35560 3.49722 58.4561 104.875 166.873 166.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1040 6.4e-05 4096 310 2640 226240 97.0521 55.7088 1395.85 1671.83 3220.59 3220.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1940 0.000256 512 180 660 73920 1.62294 1.89795 13.441 101.462 118.501 118.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1130 3.2e-05 1024 430 600 368640 93.6501 26.8372 329.069 835.779 1285.61 1285.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1110 0.000512 2048 310 1140 29696 2.8887 3.4775 70.8639 123.418 200.722 200.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1790 0.000256 512 480 780 66048 2.81376 1.70586 34.7565 52.4226 91.8413 91.9613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 870 0.000512 2048 70 1860 35776 3.49558 130.822 104.938 239.302 239.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1040 6.4e-05 4096 310 2640 228864 96.3447 55.6 3229.13 1676.82 5058.05 5058.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1940 0.000256 512 180 660 74496 1.60218 1.88634 31.314 101.429 136.311 136.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1130 3.2e-05 1024 430 600 360448 95.1911 26.8377 217.213 835.186 1174.68 1174.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1110 0.000512 2048 310 1140 29696 2.88886 3.49011 48.3718 124.56 179.385 179.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1790 0.000256 512 480 780 65536 2.82768 1.70758 23.3147 52.4283 80.407 80.5173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 870 0.000512 2048 70 1860 35712 3.49245 87.7443 104.855 196.133 196.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1040 6.4e-05 4096 310 2640 228352 96.403 55.5959 2206.59 1675.89 4034.61 4034.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1940 0.000256 512 180 660 74240 1.60576 1.88416 20.8535 101.341 125.757 125.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1130 3.2e-05 1024 430 600 344064 96.1127 26.4581 173.133 824.988 1120.94 1121.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1110 0.000512 2048 310 1140 29568 2.88176 3.46336 41.2217 122.503 170.142 170.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1790 0.000256 512 480 780 64512 2.80573 1.68224 19.3305 51.8206 75.7631 75.8749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 870 0.000512 2048 70 1860 35520 3.46522 72.6957 104.601 180.806 180.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1040 6.4e-05 4096 310 2640 227328 96.5769 55.6033 1823.71 1674.9 3650.94 3651.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1940 0.000256 512 180 660 74112 1.60461 1.88554 17.2832 101.257 122.104 122.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1130 3.2e-05 1024 430 600 360448 95.2478 26.8472 168.476 835.285 1126.11 1126.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1110 0.000512 2048 310 1140 29184 2.85917 3.42483 36.78 122.467 165.605 165.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1790 0.000256 512 480 780 65536 2.83987 1.70698 17.797 52.505 74.9733 75.0817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 870 0.000512 2048 70 1860 35584 3.49709 66.05 104.841 174.43 174.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1040 6.4e-05 4096 310 2640 227328 96.3369 55.5356 1684.81 1670.95 3507.77 3507.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1940 0.000256 512 180 660 74240 1.60768 1.89008 15.7849 101.425 120.78 120.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1130 3.2e-05 1024 430 600 327680 99.394 26.5365 140.225 825.239 1091.64 1091.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1110 0.000512 2048 310 1140 28800 2.8616 3.43846 34.2812 122.941 163.594 163.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1790 0.000256 512 480 780 64000 2.82445 1.692 16.3773 51.9111 72.9316 73.0437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 870 0.000512 2048 70 1860 35520 3.50112 60.1842 105.011 168.737 168.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1040 6.4e-05 4096 310 2640 225280 96.1292 55.293 1518.76 1664.8 3335.11 3335.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1940 0.000256 512 180 660 73600 1.60336 1.88602 14.3697 101.259 119.191 119.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1130 3.2e-05 1024 430 640 372736 92.7423 26.832 301.35 835.074 1256.25 1256.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1110 0.000512 2048 310 1152 29632 2.88963 3.47325 61.4667 124.484 192.388 192.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1790 0.000256 512 480 832 65792 2.8304 1.70803 31.3159 52.5303 88.5099 88.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 870 0.000512 2048 70 1856 35808 3.49248 115.065 104.836 223.436 223.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1040 6.4e-05 4096 310 2624 226816 96.5482 55.6051 2750.4 1675.43 4578.13 4578.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1940 0.000256 512 180 704 74432 1.6071 1.88851 27.4301 101.423 132.421 132.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1130 3.2e-05 1024 430 640 368640 93.9391 26.8357 407.285 835.303 1363.61 1363.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1110 0.000512 2048 310 1152 29568 2.89606 3.46931 99.9335 124.441 230.814 230.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1790 0.000256 512 480 832 65536 2.82378 1.70192 20.3121 52.3865 77.3523 77.4697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 870 0.000512 2048 70 1856 35776 3.48816 74.0986 104.836 182.467 182.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1040 6.4e-05 4096 310 2624 226816 96.6754 55.595 1825.21 1675.68 3653.29 3653.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1940 0.000256 512 180 704 74240 1.6049 1.88384 17.7587 101.36 122.68 122.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1130 3.2e-05 1024 430 640 356352 93.9262 26.4499 384.259 824.169 1329.06 1329.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1110 0.000512 2048 310 1152 29376 2.88358 3.45907 99.5078 122.302 228.229 228.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1790 0.000256 512 480 832 65280 2.81987 1.6984 17.056 52.2347 73.9347 74.0583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 870 0.000512 2048 70 1856 35712 3.47574 60.918 104.75 169.19 169.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1040 6.4e-05 4096 310 2624 225792 96.6588 55.5827 1511.3 1673 3336.68 3336.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1940 0.000256 512 180 704 74304 1.60525 1.88845 14.923 101.383 119.872 119.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1130 3.2e-05 1024 430 640 360448 95.8078 26.8349 473.726 835.306 1431.93 1432.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1110 0.000512 2048 310 1152 29440 2.90406 3.47824 99.9034 124.824 231.184 231.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1790 0.000256 512 480 832 65536 2.83235 1.70771 14.7675 52.4319 71.8684 71.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 870 0.000512 2048 70 1856 35712 3.496 52.957 104.847 161.344 161.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1040 6.4e-05 4096 310 2624 226304 96.8746 55.5868 1851.04 1676.06 3679.71 3679.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1940 0.000256 512 180 704 73984 1.60768 1.88518 12.7529 101.316 117.634 117.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1130 3.2e-05 1024 430 640 373760 93.3171 26.9578 408.429 838.523 1367.48 1367.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1110 0.000512 2048 310 1152 29600 2.89347 3.46931 82.2435 124.775 213.452 213.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1790 0.000256 512 480 832 65920 2.83318 1.71091 41.6501 52.5769 98.8999 99.0085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 870 0.000512 2048 70 1856 35800 3.49594 155.462 104.924 263.926 263.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1040 6.4e-05 4096 310 2624 226880 97.0073 55.7138 3690.47 1676.84 5520.17 5520.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1940 0.000256 512 180 704 74400 1.46022 1.89411 38.2521 101.468 143.146 143.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1130 3.2e-05 1024 430 640 368640 94.1303 26.9374 247.43 838.472 1207.23 1207.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1110 0.000512 2048 310 1152 29440 2.88534 3.46339 50.2866 123.604 180.316 180.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1790 0.000256 512 480 832 65280 2.81344 1.696 26.3627 52.1651 83.1667 83.2763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 870 0.000512 2048 70 1856 35760 3.49056 95.1427 104.913 203.59 203.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1040 6.4e-05 4096 310 2624 226560 96.7725 55.6771 2241.37 1676.83 4070.8 4070.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1940 0.000256 512 180 704 74240 1.60346 1.8857 23.8566 101.388 128.809 128.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1130 3.2e-05 1024 430 640 353280 94.5254 26.5135 195.537 824.311 1141.14 1141.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1110 0.000512 2048 310 1152 29520 2.89987 3.47088 41.8812 123.556 171.88 171.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1790 0.000256 512 480 832 65280 2.83939 1.70995 21.4356 52.3809 78.4892 78.5985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 870 0.000512 2048 70 1856 35640 3.46934 78.3596 104.636 186.51 186.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1040 6.4e-05 4096 310 2624 226560 96.9913 55.719 1858.31 1674.38 3685.53 3685.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1940 0.000256 512 180 704 74160 1.61187 1.89622 18.88 101.431 123.891 123.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1130 3.2e-05 1024 430 640 348160 95.291 26.5708 165.326 824.365 1111.79 1111.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1110 0.000512 2048 310 1152 29120 2.87402 3.4601 36.0511 123.238 165.692 165.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1790 0.000256 512 480 832 64000 2.80707 1.68755 18.6584 51.7641 75.0512 75.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 870 0.000512 2048 70 1856 35680 3.48954 67.4999 104.85 175.886 175.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1040 6.4e-05 4096 310 2624 226560 96.5592 55.5848 1593.77 1676.33 3422.38 3422.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1940 0.000256 512 180 704 73920 1.60586 1.88704 16.5987 101.294 121.459 121.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1130 3.2e-05 1024 430 640 358400 93.5455 26.525 523.713 824.218 1468.28 1468.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1110 0.000512 2048 310 1152 29200 2.89792 3.47939 139.435 123.524 269.416 269.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1790 0.000256 512 480 832 64000 2.83594 1.69142 16.8385 51.7854 73.2912 73.4099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 870 0.000512 2048 70 1856 35600 3.47917 61.1769 104.723 169.423 169.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1040 6.4e-05 4096 310 2624 225600 97.1423 55.7117 1546.64 1674.77 3374.42 3374.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1940 0.000256 512 180 704 73600 1.60598 1.88771 14.7716 101.209 119.553 119.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1130 3.2e-05 1024 430 640 368640 93.1003 26.8532 373.831 832.915 1326.97 1327.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1110 0.000512 2048 310 1152 29664 2.88947 3.47146 75.8449 123.317 205.603 205.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1790 0.000256 512 480 832 65664 2.83094 1.70992 38.344 52.4888 95.5087 95.6339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 870 0.000512 2048 70 1856 35808 3.49773 143.176 104.954 251.674 251.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1040 6.4e-05 4096 310 2624 226560 96.7398 55.6772 3393.4 1675.96 5221.93 5222.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1940 0.000256 512 180 704 74400 1.61174 1.89229 35.6295 101.457 140.669 140.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1130 3.2e-05 1024 430 640 356352 93.6361 26.5298 227.237 824.146 1171.8 1172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1110 0.000512 2048 310 1152 29376 2.87446 3.45712 47.1863 122.157 175.748 175.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1790 0.000256 512 480 832 65280 2.81792 1.69779 25.2139 52.2328 82.0889 82.2015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 870 0.000512 2048 70 1856 35712 3.4816 89.2703 104.748 197.544 197.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1040 6.4e-05 4096 310 2624 225792 96.6427 55.5898 2113.11 1672.97 3938.44 3938.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1940 0.000256 512 180 704 74304 1.60768 1.8903 22.5883 101.384 127.545 127.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1130 3.2e-05 1024 430 640 350208 93.3924 27.3981 181.815 816.106 1118.96 1119.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1110 0.000512 2048 310 1152 29376 2.89382 3.47267 38.7874 121.87 167.094 167.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1790 0.000256 512 480 832 64512 2.81882 1.69184 20.4135 52.0092 77.0641 77.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 870 0.000512 2048 70 1856 35712 3.48534 73.5472 104.89 181.966 182.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1040 6.4e-05 4096 310 2624 225792 96.8577 55.6444 1738.41 1675.52 3566.57 3566.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1940 0.000256 512 180 704 74016 1.60982 1.88963 18.2186 101.287 123.076 123.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1130 3.2e-05 1024 430 640 344064 96.1038 26.4577 159.033 824.313 1106.16 1106.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1110 0.000512 2048 310 1152 29184 2.88032 3.46554 35.4568 123.488 165.364 165.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1790 0.000256 512 480 832 64512 2.8017 1.68506 18.0998 51.7778 74.4972 74.6082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 870 0.000512 2048 70 1856 35520 3.47766 65.1127 104.493 173.127 173.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1040 6.4e-05 4096 310 2624 225792 96.7658 55.595 1548.23 1673.48 3374.21 3374.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1940 0.000256 512 180 704 73728 1.6057 1.88762 15.7727 101.186 120.524 120.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1130 3.2e-05 1024 430 640 337920 97.3675 26.4973 137.121 824.455 1085.69 1085.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1110 0.000512 2048 310 1152 28800 2.8631 3.42016 29.5968 122.64 158.592 158.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1790 0.000256 512 480 832 63360 2.83773 1.68787 15.6518 51.8135 72.1197 72.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 870 0.000512 2048 70 1856 35520 3.4775 57.5138 104.646 165.681 165.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1040 6.4e-05 4096 310 2624 224640 96.7775 55.5886 1350.32 1669.85 3172.67 3172.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1940 0.000256 512 180 704 73920 1.61382 1.89235 14.1637 101.351 119.092 119.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1130 3.2e-05 1024 430 640 372736 93.3691 26.9396 353.335 836.453 1310.34 1310.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1110 0.000512 2048 310 1152 29680 2.89978 3.47498 71.7332 123.608 201.787 201.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1790 0.000256 512 480 832 65856 2.83242 1.71187 37.1758 52.4595 94.3056 94.4173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 870 0.000512 2048 70 1856 35784 3.49251 134.974 104.835 243.346 243.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1040 6.4e-05 4096 310 2624 226688 97.0694 55.7036 3195.15 1675.13 5023.2 5023.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1940 0.000256 512 180 704 74368 1.61248 1.89107 33.1564 101.424 138.156 138.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1130 3.2e-05 1024 430 640 358400 93.9776 26.572 216.609 826.935 1164.36 1164.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1110 0.000512 2048 310 1152 29344 2.88093 3.46138 45.3419 122.349 174.112 174.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1790 0.000256 512 480 832 65408 2.83837 1.71424 23.9097 52.5053 81.1008 81.2191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 870 0.000512 2048 70 1856 35728 3.49168 85.4037 104.841 193.782 193.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1040 6.4e-05 4096 310 2624 225792 96.8362 55.6733 2027.22 1673.09 3852.98 3853.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1940 0.000256 512 180 704 74144 1.60944 1.89645 21.3419 101.393 126.316 126.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1130 3.2e-05 1024 430 640 365568 94.7445 26.9392 186.837 836.617 1145.39 1145.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1110 0.000512 2048 310 1152 29232 2.88154 3.45494 39.1696 124.056 169.635 169.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1790 0.000256 512 480 832 65856 2.83984 1.71213 20.4766 52.5378 77.6935 77.8064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 870 0.000512 2048 70 1856 35616 3.4744 72.149 104.69 180.358 180.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1040 6.4e-05 4096 310 2624 225792 97.1438 55.7327 1714.56 1673.35 3540.92 3541.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1940 0.000256 512 180 704 74256 1.61904 1.89424 17.6278 101.429 122.647 122.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1130 3.2e-05 1024 430 640 344064 92.8942 26.2331 156.775 807.882 1084.04 1084.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1110 0.000512 2048 310 1152 29120 2.86787 3.44474 33.757 120.497 160.64 160.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1790 0.000256 512 480 832 64512 2.81715 1.69382 17.761 51.9712 74.3658 74.4785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 870 0.000512 2048 70 1856 35616 3.4857 63.1116 104.848 171.49 171.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1040 6.4e-05 4096 310 2624 225792 96.6641 55.595 1502.98 1673.71 3329.09 3329.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1940 0.000256 512 180 704 73472 1.60339 1.88454 15.5282 101.165 120.255 120.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1130 3.2e-05 1024 430 640 358400 92.3422 26.3251 144.633 817.652 1081.2 1081.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1110 0.000512 2048 310 1152 29120 2.88803 3.46554 30.3817 121.783 158.589 158.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1790 0.000256 512 480 832 62720 2.82966 1.67878 15.4486 51.4165 71.5034 71.6167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 870 0.000512 2048 70 1856 35560 3.48496 56.4004 104.857 164.784 164.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1040 6.4e-05 4096 310 2624 224000 97.2743 55.6914 1329.21 1671.82 3154.13 3154.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1940 0.000256 512 180 704 73920 1.6168 1.89453 13.72 101.432 118.737 118.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1130 3.2e-05 1024 430 640 368640 93.6072 26.8352 347.075 835.653 1303.42 1303.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1110 0.000512 2048 310 1152 29568 2.87744 3.4697 70.6188 123.396 200.436 200.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1790 0.000256 512 480 832 65536 2.82192 1.70394 36.4944 52.4123 93.5575 93.6691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 870 0.000512 2048 70 1856 35776 3.48966 129.77 104.898 238.204 238.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1040 6.4e-05 4096 310 2624 226816 96.6533 55.5807 3165.03 1676.55 4993.97 4994.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1940 0.000256 512 180 704 74240 1.60931 2.48976 32.8135 101.395 138.378 138.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1130 3.2e-05 1024 430 640 360448 95.1807 26.8452 227.299 835.977 1185.56 1185.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1110 0.000512 2048 310 1152 29440 2.89475 3.48365 47.7436 123.608 177.803 177.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1790 0.000256 512 480 832 65536 2.82954 1.70835 24.2988 52.4824 81.4485 81.5583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 870 0.000512 2048 70 1856 35712 3.49184 85.1763 104.935 193.645 193.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1040 6.4e-05 4096 310 2624 226304 96.7687 55.5939 2131.89 1677.5 3961.9 3962.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1940 0.000256 512 180 704 73984 1.608 1.88781 21.4855 101.367 126.421 126.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1130 3.2e-05 1024 430 640 344064 96.103 26.4608 180.221 824.41 1127.45 1127.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1110 0.000512 2048 310 1152 29184 2.88563 3.46902 40.1352 122.434 168.998 169.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1790 0.000256 512 480 832 64512 2.80736 1.68464 20.0669 51.7853 76.4822 76.5891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 870 0.000512 2048 70 1856 35520 3.4711 70.0532 104.508 178.077 178.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1040 6.4e-05 4096 310 2624 225792 96.8276 55.607 1762.59 1673.9 3589.06 3589.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1940 0.000256 512 180 704 73728 1.60461 1.8832 17.9543 101.189 122.703 122.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1130 3.2e-05 1024 430 640 360448 95.2724 26.8407 173.603 836.325 1132.32 1132.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1110 0.000512 2048 310 1152 28672 2.86243 3.43142 35.6537 123.632 165.653 165.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1790 0.000256 512 480 832 65536 2.84477 1.70838 18.4374 52.5617 75.6865 75.8066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 870 0.000512 2048 70 1856 35584 3.49594 64.2135 104.933 172.69 172.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1040 6.4e-05 4096 310 2624 225280 96.677 55.5462 1618.37 1672.65 3443.39 3443.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1940 0.000256 512 180 704 73728 1.6136 1.89299 16.2783 101.448 121.309 121.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1130 3.2e-05 1024 430 640 327680 99.4374 26.4557 146.713 824.474 1097.33 1097.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1110 0.000512 2048 310 1152 28800 2.8672 3.43869 33.219 122.825 162.424 162.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1790 0.000256 512 480 832 64000 2.82285 1.6896 17.0892 51.8654 73.5897 73.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 870 0.000512 2048 70 1856 35520 3.49117 58.8597 104.844 167.238 167.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1040 6.4e-05 4096 310 2624 222720 96.5661 55.329 1470.76 1663.31 3286.1 3286.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1940 0.000256 512 180 704 73600 1.60394 1.88573 14.9333 101.182 119.676 119.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1130 3.2e-05 1024 430 640 294912 98.8752 25.8314 126.208 792.35 1043.51 1043.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1110 0.000512 2048 310 1152 28416 2.87008 3.45293 31.7228 119.336 157.456 157.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1790 0.000256 512 480 832 64512 2.81485 1.68755 16.2619 51.9537 72.848 72.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 870 0.000512 2048 70 1856 35328 3.46931 54.7246 104.601 162.84 162.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1040 6.4e-05 4096 310 2624 224256 96.5999 55.4176 1403.3 1667.88 3223.34 3223.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1940 0.000256 512 180 704 73728 1.60973 1.8903 14.2313 101.359 119.163 119.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1130 3.2e-05 1024 430 640 317440 104.066 26.9332 455.433 837.761 1424.45 1424.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1110 0.000512 2048 310 1152 28800 2.91197 3.4935 100.317 121.775 228.574 228.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1790 0.000256 512 480 896 63104 2.89808 1.72054 33.0141 52.5333 90.2988 90.4276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 870 0.000512 2048 70 1920 35728 3.48979 118.024 104.884 226.44 226.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1040 6.4e-05 4096 310 2688 225152 97.424 55.6626 5043.38 1675.94 6872.56 6872.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1940 0.000256 512 180 768 74240 1.61094 1.90054 28.9591 101.37 133.916 133.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1130 3.2e-05 1024 430 640 315392 103.147 26.8305 297.368 835.872 1263.47 1263.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1110 0.000512 2048 310 1152 28736 2.8856 3.47517 68.5265 124.575 199.537 199.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1790 0.000256 512 480 896 62976 2.89693 1.70678 36.4266 52.5774 93.7373 93.8475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 870 0.000512 2048 70 1920 35712 3.48893 133.084 104.976 241.59 241.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1040 6.4e-05 4096 310 2688 225024 96.904 55.5878 3104.34 1676.98 4933.96 4934.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1940 0.000256 512 180 768 74240 1.60458 1.89024 34.1281 101.426 139.123 139.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1130 3.2e-05 1024 430 640 311296 104.02 26.8417 190.353 835.112 1156.58 1156.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1110 0.000512 2048 310 1152 28672 2.8791 3.46522 45.0311 123.34 174.787 174.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1790 0.000256 512 480 896 62464 2.89738 1.7056 24.6165 52.3887 81.7327 81.8502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 870 0.000512 2048 70 1920 35648 3.47955 86.0579 104.794 194.376 194.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1040 6.4e-05 4096 310 2688 224768 97.0607 55.6042 1991.55 1675.56 3819.91 3820.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1940 0.000256 512 180 768 74112 1.60502 1.88826 22.1697 101.313 127.049 127.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1130 3.2e-05 1024 430 640 307200 103.116 26.6347 355.413 824.949 1310.37 1310.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1110 0.000512 2048 310 1152 28416 2.87802 3.45366 37.2909 122.295 165.991 166.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1790 0.000256 512 480 896 62208 2.88973 1.6975 20.3434 52.2806 77.3372 77.4472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 870 0.000512 2048 70 1920 35616 3.47728 69.8794 104.896 178.298 178.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1040 6.4e-05 4096 310 2688 224256 96.931 55.5887 1692.75 1674.61 3520.02 3520.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1940 0.000256 512 180 768 74112 1.60784 1.8927 18.0771 101.385 123.037 123.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1130 3.2e-05 1024 430 640 311296 104.194 26.8426 355.452 835.902 1322.65 1322.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1110 0.000512 2048 310 1152 28672 2.89792 3.47955 105.52 123.605 235.578 235.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1790 0.000256 512 480 896 62464 2.9057 1.70394 18.1772 52.4736 75.3837 75.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 870 0.000512 2048 70 1920 35584 3.47712 62.9105 104.876 171.309 171.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1040 6.4e-05 4096 310 2688 224256 97.0935 55.5833 1524.4 1677.36 3354.58 3354.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1940 0.000256 512 180 768 73984 1.60874 1.88819 15.8659 101.719 121.154 121.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1130 3.2e-05 1024 430 640 307200 103.111 26.4506 349.03 824.825 1303.67 1303.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1110 0.000512 2048 310 1152 28480 2.88358 3.45629 105.517 122.254 234.182 234.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1790 0.000256 512 480 896 61440 2.87766 1.68141 16.7608 51.7992 73.2441 73.3596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 870 0.000512 2048 70 1920 35520 3.48067 57.0371 104.777 165.337 165.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1040 6.4e-05 4096 310 2688 224000 97.0172 55.5841 1405.47 1677.25 3235.45 3235.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1940 0.000256 512 180 768 73920 1.60358 1.88429 14.6438 101.296 119.501 119.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1130 3.2e-05 1024 430 640 294912 105.104 26.4525 331.887 824.404 1288.1 1288.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1110 0.000512 2048 310 1152 28416 2.89411 3.46928 104.835 123.556 234.827 234.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1790 0.000256 512 480 896 61440 2.8769 1.68403 15.4604 51.7878 71.9356 72.0571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 870 0.000512 2048 70 1920 35520 3.48211 52.7973 104.805 161.127 161.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1040 6.4e-05 4096 310 2688 224256 97.0777 55.5933 1309.31 1673.73 3135.85 3135.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1940 0.000256 512 180 768 73728 1.60621 1.8855 13.3171 101.149 118.029 118.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1130 3.2e-05 1024 430 640 286720 103.87 26.2803 319.335 807.834 1257.58 1257.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1110 0.000512 2048 310 1152 28224 2.87514 3.44474 103.687 120.519 230.602 230.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1790 0.000256 512 480 896 60928 2.89866 1.6937 13.8308 51.9742 70.5236 70.6478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 870 0.000512 2048 70 1920 35392 3.4736 49.5698 104.529 157.617 157.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1040 6.4e-05 4096 310 2688 224000 96.9346 55.5972 1235.49 1673.6 3061.76 3061.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1940 0.000256 512 180 768 73472 1.60358 1.88256 12.5332 101.122 117.214 117.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1130 3.2e-05 1024 430 640 294912 107.539 26.8398 415.374 835.17 1385.17 1385.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1110 0.000512 2048 310 1152 28160 2.86938 3.42986 102.857 122.663 231.892 231.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1790 0.000256 512 480 896 61440 2.92995 1.70576 13.7558 52.5024 71.0275 71.1381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 870 0.000512 2048 70 1920 35328 3.47072 47.5566 104.42 155.491 155.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1040 6.4e-05 4096 310 2688 223232 97.162 55.5438 2043.81 1670.69 3867.35 3867.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1940 0.000256 512 180 768 73728 1.61178 1.89235 12.4033 101.349 117.332 117.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1130 3.2e-05 1024 430 600 344064 93.3942 27.0334 445.197 807.86 1373.73 1373.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1110 0.000512 2048 310 1140 29120 2.87635 3.44166 101.03 120.648 228.068 228.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1790 0.000256 512 480 780 64512 2.81638 1.69267 11.7844 51.9758 68.3956 68.5168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 870 0.000512 2048 70 1860 35616 3.49389 45.0707 104.854 153.462 153.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1040 6.4e-05 4096 310 2640 227584 96.6552 55.5851 4914.33 1673.68 6740.4 6740.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1940 0.000256 512 180 660 73920 1.59958 1.88211 10.1612 101.202 114.917 114.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1130 3.2e-05 1024 430 640 344064 93.4564 26.2431 459.154 807.836 1386.95 1387.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1110 0.000512 2048 310 1152 29120 2.88573 3.44707 98.2733 120.771 225.455 225.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1790 0.000256 512 480 832 64512 2.81654 1.6896 12.3685 51.9768 68.9804 69.0975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 870 0.000512 2048 70 1856 35616 3.48774 43.8099 104.838 152.18 152.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1040 6.4e-05 4096 310 2624 225792 97.02 55.5941 4822.12 1674 6648.88 6648.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1940 0.000256 512 180 704 73472 1.60211 1.88314 10.6396 101.165 115.363 115.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1130 3.2e-05 1024 430 600 358400 92.9017 26.3353 474.544 818.24 1412.29 1412.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1110 0.000512 2048 310 1150 28560 2.89782 3.468 104.693 119.862 231.003 231.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1790 0.000256 512 480 800 64960 2.7872 1.68067 12.2935 51.4576 68.3537 68.4854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 870 0.000512 2048 70 1850 35560 3.47898 45.1887 104.905 153.62 153.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1040 6.4e-05 4096 310 2650 226240 97.3676 55.6932 4989.23 1672.97 6815.42 6815.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1940 0.000256 512 180 650 74480 1.61792 1.89232 9.96714 101.515 115.066 115.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1130 3.2e-05 1024 430 624 358400 92.8466 26.3374 484.828 818.123 1422.39 1422.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1110 0.000512 2048 310 1104 29120 2.89997 3.46691 103.086 121.933 231.461 231.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1790 0.000256 512 480 816 64960 2.78851 1.6783 12.1895 51.4482 68.2298 68.3556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 870 0.000512 2048 70 1872 35280 3.45498 45.0512 104.238 152.787 152.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1040 6.4e-05 4096 310 2640 226240 97.4026 55.7035 4918.54 1672.75 6744.55 6744.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1940 0.000256 512 180 672 73920 1.61488 1.8937 10.3396 101.49 115.41 115.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1130 3.2e-05 1024 430 608 393216 89.902 26.8657 509.44 835.432 1461.93 1462.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1110 0.000512 2048 310 1120 29696 2.908 3.48336 100.131 121.594 228.196 228.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1790 0.000256 512 480 800 66560 2.81149 1.70416 13.7495 52.4149 70.82 70.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 870 0.000512 2048 70 1856 35712 3.49043 51.0114 104.812 159.359 159.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1040 6.4e-05 4096 310 2624 228352 96.8181 55.597 4842.82 1675.73 6671.12 6671.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1940 0.000256 512 180 672 74240 1.60902 1.88813 11.5028 101.323 116.406 116.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1130 3.2e-05 1024 430 608 368640 91.4159 26.4592 645.585 824.783 1588.5 1588.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1110 0.000512 2048 310 1120 28800 2.87194 3.45894 144.383 123.366 274.152 274.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1790 0.000256 512 480 800 65280 2.80525 1.6937 20.516 51.9739 77.1228 77.2256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 870 0.000512 2048 70 1856 35040 3.44883 77.3015 103.979 184.773 184.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1040 6.4e-05 4096 310 2624 226560 96.4807 55.5496 6899.24 1670.91 8722.32 8722.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1940 0.000256 512 180 672 72960 1.59744 1.87232 17.0459 101.698 122.288 122.366
