Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 24 16:48:59 2023
| Host         : LAPTOP-P1EPJJFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gesound/clock_50mHz/slow_clock_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: gesound/test_out/clk_counter_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_audio_input/sclk_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: naz/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: naz/naz_ld_display/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: naz/naz_seg_display/my_1KHz_clk/my_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: naz/naz_seg_display/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: szj/clock_50mHz/slow_clock_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: szj/test_out/clk_counter_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 500 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.148     -407.223                    126                 2812        0.097        0.000                      0                 2812        4.500        0.000                       0                  1392  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.148     -407.223                    126                 2812        0.097        0.000                      0                 2812        4.500        0.000                       0                  1392  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          126  Failing Endpoints,  Worst Slack       -7.148ns,  Total Violation     -407.223ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.148ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.066ns  (logic 9.374ns (54.927%)  route 7.692ns (45.073%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=2 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.571     5.092    arty/clock_IBUF_BUFG
    SLICE_X53Y4          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=5, routed)           0.612     6.160    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X53Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.284 f  arty/seg2[3]_i_12/O
                         net (fo=2, routed)           0.447     6.731    arty/seg2[3]_i_12_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.855 f  arty/charge[5]_i_2/O
                         net (fo=15, routed)          0.490     7.345    arty/charge[5]_i_2_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.469 f  arty/led[14]_i_2_rewire_replica/O
                         net (fo=1, routed)           0.162     7.631    arty/led[14]_i_2_n_0_repN
    SLICE_X54Y3          LUT1 (Prop_lut1_I0_O)        0.124     7.755 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.542     8.297    arty/railR1_i_7_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841    12.138 f  arty/railG2/P[8]
                         net (fo=13, routed)          0.967    13.105    arty/railG2_n_97
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    13.229 r  arty/railG[2]_i_59/O
                         net (fo=1, routed)           0.190    13.419    arty/railG[2]_i_59_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.926 r  arty/railG_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.926    arty/railG_reg[2]_i_27_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  arty/railG_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.040    arty/railG_reg[2]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.353 r  arty/railG_reg[2]_i_2/O[3]
                         net (fo=18, routed)          1.058    15.410    arty_n_199
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.306    15.716 r  railG[2]_i_117/O
                         net (fo=1, routed)           0.000    15.716    railG[2]_i_117_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.249 r  railG_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.249    railG_reg[2]_i_100_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.572 r  railG_reg[2]_i_81/O[1]
                         net (fo=4, routed)           0.488    17.061    railG_reg[2]_i_81_n_6
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.306    17.367 r  railG[2]_i_49/O
                         net (fo=1, routed)           0.353    17.720    railG[2]_i_49_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.246 r  railG_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.246    railG_reg[2]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.468 r  railG_reg[2]_i_4/O[0]
                         net (fo=3, routed)           0.935    19.403    arty/railG2_0[0]
    SLICE_X54Y8          LUT4 (Prop_lut4_I1_O)        0.299    19.702 r  arty/railG[2]_i_19/O
                         net (fo=1, routed)           0.000    19.702    arty/railG[2]_i_19_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.276 r  arty/railG_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.679    20.955    arty/railG_reg[2]_i_3_n_1
    SLICE_X50Y10         LUT6 (Prop_lut6_I3_O)        0.310    21.265 r  arty/railG[7]_i_2/O
                         net (fo=5, routed)           0.438    21.702    arty/railG[7]_i_2_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.124    21.826 r  arty/railG[6]_i_1/O
                         net (fo=2, routed)           0.332    22.158    arty/railG[6]_i_1_n_0
    SLICE_X50Y13         FDRE                                         r  arty/railB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.447    14.788    arty/clock_IBUF_BUFG
    SLICE_X50Y13         FDRE                                         r  arty/railB_reg[6]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)       -0.016    15.011    arty/railB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -22.158    
  -------------------------------------------------------------------
                         slack                                 -7.148    

Slack (VIOLATED) :        -7.100ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.051ns  (logic 9.400ns (55.128%)  route 7.651ns (44.872%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.571     5.092    arty/clock_IBUF_BUFG
    SLICE_X53Y4          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=5, routed)           0.612     6.160    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X53Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.284 f  arty/seg2[3]_i_12/O
                         net (fo=2, routed)           0.447     6.731    arty/seg2[3]_i_12_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.855 f  arty/charge[5]_i_2/O
                         net (fo=15, routed)          0.490     7.345    arty/charge[5]_i_2_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.469 f  arty/led[14]_i_2_rewire_replica/O
                         net (fo=1, routed)           0.162     7.631    arty/led[14]_i_2_n_0_repN
    SLICE_X54Y3          LUT1 (Prop_lut1_I0_O)        0.124     7.755 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.542     8.297    arty/railR1_i_7_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841    12.138 f  arty/railG2/P[8]
                         net (fo=13, routed)          0.967    13.105    arty/railG2_n_97
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    13.229 r  arty/railG[2]_i_59/O
                         net (fo=1, routed)           0.190    13.419    arty/railG[2]_i_59_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.926 r  arty/railG_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.926    arty/railG_reg[2]_i_27_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  arty/railG_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.040    arty/railG_reg[2]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.353 r  arty/railG_reg[2]_i_2/O[3]
                         net (fo=18, routed)          1.058    15.410    arty_n_199
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.306    15.716 r  railG[2]_i_117/O
                         net (fo=1, routed)           0.000    15.716    railG[2]_i_117_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.249 r  railG_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.249    railG_reg[2]_i_100_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.572 r  railG_reg[2]_i_81/O[1]
                         net (fo=4, routed)           0.488    17.061    railG_reg[2]_i_81_n_6
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.306    17.367 r  railG[2]_i_49/O
                         net (fo=1, routed)           0.353    17.720    railG[2]_i_49_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.246 r  railG_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.246    railG_reg[2]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.468 r  railG_reg[2]_i_4/O[0]
                         net (fo=3, routed)           0.935    19.403    arty/railG2_0[0]
    SLICE_X54Y8          LUT4 (Prop_lut4_I1_O)        0.299    19.702 r  arty/railG[2]_i_19/O
                         net (fo=1, routed)           0.000    19.702    arty/railG[2]_i_19_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.276 f  arty/railG_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.648    20.924    arty/railG_reg[2]_i_3_n_1
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.310    21.234 r  arty/railG[7]_i_5/O
                         net (fo=5, routed)           0.760    21.994    arty/railG[7]_i_5_n_0
    SLICE_X49Y12         LUT5 (Prop_lut5_I4_O)        0.150    22.144 r  arty/railG[5]_i_1/O
                         net (fo=2, routed)           0.000    22.144    arty/railG[5]_i_1_n_0
    SLICE_X49Y12         FDRE                                         r  arty/railB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.447    14.788    arty/clock_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  arty/railB_reg[5]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X49Y12         FDRE (Setup_fdre_C_D)        0.031    15.044    arty/railB_reg[5]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -22.144    
  -------------------------------------------------------------------
                         slack                                 -7.100    

Slack (VIOLATED) :        -7.099ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.051ns  (logic 9.400ns (55.128%)  route 7.651ns (44.872%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.571     5.092    arty/clock_IBUF_BUFG
    SLICE_X53Y4          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=5, routed)           0.612     6.160    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X53Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.284 f  arty/seg2[3]_i_12/O
                         net (fo=2, routed)           0.447     6.731    arty/seg2[3]_i_12_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.855 f  arty/charge[5]_i_2/O
                         net (fo=15, routed)          0.490     7.345    arty/charge[5]_i_2_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.469 f  arty/led[14]_i_2_rewire_replica/O
                         net (fo=1, routed)           0.162     7.631    arty/led[14]_i_2_n_0_repN
    SLICE_X54Y3          LUT1 (Prop_lut1_I0_O)        0.124     7.755 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.542     8.297    arty/railR1_i_7_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841    12.138 f  arty/railG2/P[8]
                         net (fo=13, routed)          0.967    13.105    arty/railG2_n_97
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    13.229 r  arty/railG[2]_i_59/O
                         net (fo=1, routed)           0.190    13.419    arty/railG[2]_i_59_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.926 r  arty/railG_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.926    arty/railG_reg[2]_i_27_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  arty/railG_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.040    arty/railG_reg[2]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.353 r  arty/railG_reg[2]_i_2/O[3]
                         net (fo=18, routed)          1.058    15.410    arty_n_199
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.306    15.716 r  railG[2]_i_117/O
                         net (fo=1, routed)           0.000    15.716    railG[2]_i_117_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.249 r  railG_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.249    railG_reg[2]_i_100_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.572 r  railG_reg[2]_i_81/O[1]
                         net (fo=4, routed)           0.488    17.061    railG_reg[2]_i_81_n_6
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.306    17.367 r  railG[2]_i_49/O
                         net (fo=1, routed)           0.353    17.720    railG[2]_i_49_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.246 r  railG_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.246    railG_reg[2]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.468 r  railG_reg[2]_i_4/O[0]
                         net (fo=3, routed)           0.935    19.403    arty/railG2_0[0]
    SLICE_X54Y8          LUT4 (Prop_lut4_I1_O)        0.299    19.702 r  arty/railG[2]_i_19/O
                         net (fo=1, routed)           0.000    19.702    arty/railG[2]_i_19_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.276 f  arty/railG_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.648    20.924    arty/railG_reg[2]_i_3_n_1
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.310    21.234 r  arty/railG[7]_i_5/O
                         net (fo=5, routed)           0.760    21.994    arty/railG[7]_i_5_n_0
    SLICE_X49Y12         LUT5 (Prop_lut5_I4_O)        0.150    22.144 r  arty/railG[5]_i_1/O
                         net (fo=2, routed)           0.000    22.144    arty/railG[5]_i_1_n_0
    SLICE_X49Y12         FDRE                                         r  arty/railG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.447    14.788    arty/clock_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  arty/railG_reg[5]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X49Y12         FDRE (Setup_fdre_C_D)        0.032    15.045    arty/railG_reg[5]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -22.144    
  -------------------------------------------------------------------
                         slack                                 -7.099    

Slack (VIOLATED) :        -7.012ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.980ns  (logic 9.400ns (55.359%)  route 7.580ns (44.641%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.571     5.092    arty/clock_IBUF_BUFG
    SLICE_X53Y4          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=5, routed)           0.612     6.160    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X53Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.284 f  arty/seg2[3]_i_12/O
                         net (fo=2, routed)           0.447     6.731    arty/seg2[3]_i_12_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.855 f  arty/charge[5]_i_2/O
                         net (fo=15, routed)          0.490     7.345    arty/charge[5]_i_2_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.469 f  arty/led[14]_i_2_rewire_replica/O
                         net (fo=1, routed)           0.162     7.631    arty/led[14]_i_2_n_0_repN
    SLICE_X54Y3          LUT1 (Prop_lut1_I0_O)        0.124     7.755 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.542     8.297    arty/railR1_i_7_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841    12.138 f  arty/railG2/P[8]
                         net (fo=13, routed)          0.967    13.105    arty/railG2_n_97
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    13.229 r  arty/railG[2]_i_59/O
                         net (fo=1, routed)           0.190    13.419    arty/railG[2]_i_59_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.926 r  arty/railG_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.926    arty/railG_reg[2]_i_27_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  arty/railG_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.040    arty/railG_reg[2]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.353 r  arty/railG_reg[2]_i_2/O[3]
                         net (fo=18, routed)          1.058    15.410    arty_n_199
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.306    15.716 r  railG[2]_i_117/O
                         net (fo=1, routed)           0.000    15.716    railG[2]_i_117_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.249 r  railG_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.249    railG_reg[2]_i_100_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.572 r  railG_reg[2]_i_81/O[1]
                         net (fo=4, routed)           0.488    17.061    railG_reg[2]_i_81_n_6
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.306    17.367 r  railG[2]_i_49/O
                         net (fo=1, routed)           0.353    17.720    railG[2]_i_49_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.246 r  railG_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.246    railG_reg[2]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.468 r  railG_reg[2]_i_4/O[0]
                         net (fo=3, routed)           0.935    19.403    arty/railG2_0[0]
    SLICE_X54Y8          LUT4 (Prop_lut4_I1_O)        0.299    19.702 r  arty/railG[2]_i_19/O
                         net (fo=1, routed)           0.000    19.702    arty/railG[2]_i_19_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.276 r  arty/railG_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.679    20.955    arty/railG_reg[2]_i_3_n_1
    SLICE_X50Y10         LUT6 (Prop_lut6_I3_O)        0.310    21.265 r  arty/railG[7]_i_2/O
                         net (fo=5, routed)           0.658    21.922    arty/railG[7]_i_2_n_0
    SLICE_X51Y10         LUT4 (Prop_lut4_I0_O)        0.150    22.072 r  arty/railG[4]_i_1/O
                         net (fo=2, routed)           0.000    22.072    arty/railG[4]_i_1_n_0
    SLICE_X51Y10         FDRE                                         r  arty/railB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.450    14.791    arty/clock_IBUF_BUFG
    SLICE_X51Y10         FDRE                                         r  arty/railB_reg[4]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X51Y10         FDRE (Setup_fdre_C_D)        0.031    15.061    arty/railB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -22.072    
  -------------------------------------------------------------------
                         slack                                 -7.012    

Slack (VIOLATED) :        -7.011ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.980ns  (logic 9.400ns (55.359%)  route 7.580ns (44.641%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.571     5.092    arty/clock_IBUF_BUFG
    SLICE_X53Y4          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=5, routed)           0.612     6.160    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X53Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.284 f  arty/seg2[3]_i_12/O
                         net (fo=2, routed)           0.447     6.731    arty/seg2[3]_i_12_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.855 f  arty/charge[5]_i_2/O
                         net (fo=15, routed)          0.490     7.345    arty/charge[5]_i_2_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.469 f  arty/led[14]_i_2_rewire_replica/O
                         net (fo=1, routed)           0.162     7.631    arty/led[14]_i_2_n_0_repN
    SLICE_X54Y3          LUT1 (Prop_lut1_I0_O)        0.124     7.755 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.542     8.297    arty/railR1_i_7_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841    12.138 f  arty/railG2/P[8]
                         net (fo=13, routed)          0.967    13.105    arty/railG2_n_97
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    13.229 r  arty/railG[2]_i_59/O
                         net (fo=1, routed)           0.190    13.419    arty/railG[2]_i_59_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.926 r  arty/railG_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.926    arty/railG_reg[2]_i_27_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  arty/railG_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.040    arty/railG_reg[2]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.353 r  arty/railG_reg[2]_i_2/O[3]
                         net (fo=18, routed)          1.058    15.410    arty_n_199
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.306    15.716 r  railG[2]_i_117/O
                         net (fo=1, routed)           0.000    15.716    railG[2]_i_117_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.249 r  railG_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.249    railG_reg[2]_i_100_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.572 r  railG_reg[2]_i_81/O[1]
                         net (fo=4, routed)           0.488    17.061    railG_reg[2]_i_81_n_6
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.306    17.367 r  railG[2]_i_49/O
                         net (fo=1, routed)           0.353    17.720    railG[2]_i_49_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.246 r  railG_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.246    railG_reg[2]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.468 r  railG_reg[2]_i_4/O[0]
                         net (fo=3, routed)           0.935    19.403    arty/railG2_0[0]
    SLICE_X54Y8          LUT4 (Prop_lut4_I1_O)        0.299    19.702 r  arty/railG[2]_i_19/O
                         net (fo=1, routed)           0.000    19.702    arty/railG[2]_i_19_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.276 r  arty/railG_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.679    20.955    arty/railG_reg[2]_i_3_n_1
    SLICE_X50Y10         LUT6 (Prop_lut6_I3_O)        0.310    21.265 r  arty/railG[7]_i_2/O
                         net (fo=5, routed)           0.658    21.922    arty/railG[7]_i_2_n_0
    SLICE_X51Y10         LUT4 (Prop_lut4_I0_O)        0.150    22.072 r  arty/railG[4]_i_1/O
                         net (fo=2, routed)           0.000    22.072    arty/railG[4]_i_1_n_0
    SLICE_X51Y10         FDRE                                         r  arty/railG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.450    14.791    arty/clock_IBUF_BUFG
    SLICE_X51Y10         FDRE                                         r  arty/railG_reg[4]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X51Y10         FDRE (Setup_fdre_C_D)        0.032    15.062    arty/railG_reg[4]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -22.072    
  -------------------------------------------------------------------
                         slack                                 -7.011    

Slack (VIOLATED) :        -7.010ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.978ns  (logic 9.400ns (55.365%)  route 7.578ns (44.635%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.571     5.092    arty/clock_IBUF_BUFG
    SLICE_X53Y4          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=5, routed)           0.612     6.160    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X53Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.284 f  arty/seg2[3]_i_12/O
                         net (fo=2, routed)           0.447     6.731    arty/seg2[3]_i_12_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.855 f  arty/charge[5]_i_2/O
                         net (fo=15, routed)          0.490     7.345    arty/charge[5]_i_2_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.469 f  arty/led[14]_i_2_rewire_replica/O
                         net (fo=1, routed)           0.162     7.631    arty/led[14]_i_2_n_0_repN
    SLICE_X54Y3          LUT1 (Prop_lut1_I0_O)        0.124     7.755 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.542     8.297    arty/railR1_i_7_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841    12.138 f  arty/railG2/P[8]
                         net (fo=13, routed)          0.967    13.105    arty/railG2_n_97
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    13.229 r  arty/railG[2]_i_59/O
                         net (fo=1, routed)           0.190    13.419    arty/railG[2]_i_59_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.926 r  arty/railG_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.926    arty/railG_reg[2]_i_27_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  arty/railG_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.040    arty/railG_reg[2]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.353 r  arty/railG_reg[2]_i_2/O[3]
                         net (fo=18, routed)          1.058    15.410    arty_n_199
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.306    15.716 r  railG[2]_i_117/O
                         net (fo=1, routed)           0.000    15.716    railG[2]_i_117_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.249 r  railG_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.249    railG_reg[2]_i_100_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.572 r  railG_reg[2]_i_81/O[1]
                         net (fo=4, routed)           0.488    17.061    railG_reg[2]_i_81_n_6
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.306    17.367 r  railG[2]_i_49/O
                         net (fo=1, routed)           0.353    17.720    railG[2]_i_49_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.246 r  railG_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.246    railG_reg[2]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.468 r  railG_reg[2]_i_4/O[0]
                         net (fo=3, routed)           0.935    19.403    arty/railG2_0[0]
    SLICE_X54Y8          LUT4 (Prop_lut4_I1_O)        0.299    19.702 r  arty/railG[2]_i_19/O
                         net (fo=1, routed)           0.000    19.702    arty/railG[2]_i_19_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.276 r  arty/railG_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.679    20.955    arty/railG_reg[2]_i_3_n_1
    SLICE_X50Y10         LUT6 (Prop_lut6_I3_O)        0.310    21.265 r  arty/railG[7]_i_2/O
                         net (fo=5, routed)           0.656    21.920    arty/railG[7]_i_2_n_0
    SLICE_X51Y10         LUT4 (Prop_lut4_I0_O)        0.150    22.070 r  arty/railG[7]_i_1/O
                         net (fo=2, routed)           0.000    22.070    arty/railG[7]_i_1_n_0
    SLICE_X51Y10         FDRE                                         r  arty/railB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.450    14.791    arty/clock_IBUF_BUFG
    SLICE_X51Y10         FDRE                                         r  arty/railB_reg[7]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X51Y10         FDRE (Setup_fdre_C_D)        0.031    15.061    arty/railB_reg[7]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -22.070    
  -------------------------------------------------------------------
                         slack                                 -7.010    

Slack (VIOLATED) :        -7.009ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.978ns  (logic 9.400ns (55.365%)  route 7.578ns (44.635%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.571     5.092    arty/clock_IBUF_BUFG
    SLICE_X53Y4          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=5, routed)           0.612     6.160    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X53Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.284 f  arty/seg2[3]_i_12/O
                         net (fo=2, routed)           0.447     6.731    arty/seg2[3]_i_12_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.855 f  arty/charge[5]_i_2/O
                         net (fo=15, routed)          0.490     7.345    arty/charge[5]_i_2_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.469 f  arty/led[14]_i_2_rewire_replica/O
                         net (fo=1, routed)           0.162     7.631    arty/led[14]_i_2_n_0_repN
    SLICE_X54Y3          LUT1 (Prop_lut1_I0_O)        0.124     7.755 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.542     8.297    arty/railR1_i_7_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841    12.138 f  arty/railG2/P[8]
                         net (fo=13, routed)          0.967    13.105    arty/railG2_n_97
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    13.229 r  arty/railG[2]_i_59/O
                         net (fo=1, routed)           0.190    13.419    arty/railG[2]_i_59_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.926 r  arty/railG_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.926    arty/railG_reg[2]_i_27_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  arty/railG_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.040    arty/railG_reg[2]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.353 r  arty/railG_reg[2]_i_2/O[3]
                         net (fo=18, routed)          1.058    15.410    arty_n_199
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.306    15.716 r  railG[2]_i_117/O
                         net (fo=1, routed)           0.000    15.716    railG[2]_i_117_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.249 r  railG_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.249    railG_reg[2]_i_100_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.572 r  railG_reg[2]_i_81/O[1]
                         net (fo=4, routed)           0.488    17.061    railG_reg[2]_i_81_n_6
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.306    17.367 r  railG[2]_i_49/O
                         net (fo=1, routed)           0.353    17.720    railG[2]_i_49_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.246 r  railG_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.246    railG_reg[2]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.468 r  railG_reg[2]_i_4/O[0]
                         net (fo=3, routed)           0.935    19.403    arty/railG2_0[0]
    SLICE_X54Y8          LUT4 (Prop_lut4_I1_O)        0.299    19.702 r  arty/railG[2]_i_19/O
                         net (fo=1, routed)           0.000    19.702    arty/railG[2]_i_19_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.276 r  arty/railG_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.679    20.955    arty/railG_reg[2]_i_3_n_1
    SLICE_X50Y10         LUT6 (Prop_lut6_I3_O)        0.310    21.265 r  arty/railG[7]_i_2/O
                         net (fo=5, routed)           0.656    21.920    arty/railG[7]_i_2_n_0
    SLICE_X51Y10         LUT4 (Prop_lut4_I0_O)        0.150    22.070 r  arty/railG[7]_i_1/O
                         net (fo=2, routed)           0.000    22.070    arty/railG[7]_i_1_n_0
    SLICE_X51Y10         FDRE                                         r  arty/railG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.450    14.791    arty/clock_IBUF_BUFG
    SLICE_X51Y10         FDRE                                         r  arty/railG_reg[7]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X51Y10         FDRE (Setup_fdre_C_D)        0.032    15.062    arty/railG_reg[7]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -22.070    
  -------------------------------------------------------------------
                         slack                                 -7.009    

Slack (VIOLATED) :        -6.936ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.937ns  (logic 9.367ns (55.306%)  route 7.570ns (44.694%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.571     5.092    arty/clock_IBUF_BUFG
    SLICE_X53Y4          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=5, routed)           0.612     6.160    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X53Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.284 f  arty/seg2[3]_i_12/O
                         net (fo=2, routed)           0.447     6.731    arty/seg2[3]_i_12_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.855 f  arty/charge[5]_i_2/O
                         net (fo=15, routed)          0.490     7.345    arty/charge[5]_i_2_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.469 f  arty/led[14]_i_2_rewire_replica/O
                         net (fo=1, routed)           0.162     7.631    arty/led[14]_i_2_n_0_repN
    SLICE_X54Y3          LUT1 (Prop_lut1_I0_O)        0.124     7.755 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.542     8.297    arty/railR1_i_7_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841    12.138 f  arty/railG2/P[8]
                         net (fo=13, routed)          0.967    13.105    arty/railG2_n_97
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    13.229 r  arty/railG[2]_i_59/O
                         net (fo=1, routed)           0.190    13.419    arty/railG[2]_i_59_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.926 r  arty/railG_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.926    arty/railG_reg[2]_i_27_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  arty/railG_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.040    arty/railG_reg[2]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.353 r  arty/railG_reg[2]_i_2/O[3]
                         net (fo=18, routed)          1.058    15.410    arty_n_199
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.306    15.716 r  railG[2]_i_117/O
                         net (fo=1, routed)           0.000    15.716    railG[2]_i_117_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.249 r  railG_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.249    railG_reg[2]_i_100_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.572 r  railG_reg[2]_i_81/O[1]
                         net (fo=4, routed)           0.488    17.061    railG_reg[2]_i_81_n_6
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.306    17.367 r  railG[2]_i_49/O
                         net (fo=1, routed)           0.353    17.720    railG[2]_i_49_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.246 r  railG_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.246    railG_reg[2]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.468 r  railG_reg[2]_i_4/O[0]
                         net (fo=3, routed)           0.935    19.403    arty/railG2_0[0]
    SLICE_X54Y8          LUT4 (Prop_lut4_I1_O)        0.299    19.702 r  arty/railG[2]_i_19/O
                         net (fo=1, routed)           0.000    19.702    arty/railG[2]_i_19_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.276 r  arty/railG_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.679    20.955    arty/railG_reg[2]_i_3_n_1
    SLICE_X50Y10         LUT6 (Prop_lut6_I3_O)        0.310    21.265 r  arty/railG[7]_i_2/O
                         net (fo=5, routed)           0.647    21.912    arty/railG[7]_i_2_n_0
    SLICE_X52Y12         LUT3 (Prop_lut3_I2_O)        0.117    22.029 r  arty/railG[3]_i_1/O
                         net (fo=2, routed)           0.000    22.029    arty/railG[3]_i_1_n_0
    SLICE_X52Y12         FDRE                                         r  arty/railB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.448    14.789    arty/clock_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  arty/railB_reg[3]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X52Y12         FDRE (Setup_fdre_C_D)        0.065    15.093    arty/railB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -22.029    
  -------------------------------------------------------------------
                         slack                                 -6.936    

Slack (VIOLATED) :        -6.923ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.937ns  (logic 9.367ns (55.306%)  route 7.570ns (44.694%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.571     5.092    arty/clock_IBUF_BUFG
    SLICE_X53Y4          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=5, routed)           0.612     6.160    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X53Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.284 f  arty/seg2[3]_i_12/O
                         net (fo=2, routed)           0.447     6.731    arty/seg2[3]_i_12_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.855 f  arty/charge[5]_i_2/O
                         net (fo=15, routed)          0.490     7.345    arty/charge[5]_i_2_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.469 f  arty/led[14]_i_2_rewire_replica/O
                         net (fo=1, routed)           0.162     7.631    arty/led[14]_i_2_n_0_repN
    SLICE_X54Y3          LUT1 (Prop_lut1_I0_O)        0.124     7.755 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.542     8.297    arty/railR1_i_7_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841    12.138 f  arty/railG2/P[8]
                         net (fo=13, routed)          0.967    13.105    arty/railG2_n_97
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    13.229 r  arty/railG[2]_i_59/O
                         net (fo=1, routed)           0.190    13.419    arty/railG[2]_i_59_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.926 r  arty/railG_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.926    arty/railG_reg[2]_i_27_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  arty/railG_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.040    arty/railG_reg[2]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.353 r  arty/railG_reg[2]_i_2/O[3]
                         net (fo=18, routed)          1.058    15.410    arty_n_199
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.306    15.716 r  railG[2]_i_117/O
                         net (fo=1, routed)           0.000    15.716    railG[2]_i_117_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.249 r  railG_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.249    railG_reg[2]_i_100_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.572 r  railG_reg[2]_i_81/O[1]
                         net (fo=4, routed)           0.488    17.061    railG_reg[2]_i_81_n_6
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.306    17.367 r  railG[2]_i_49/O
                         net (fo=1, routed)           0.353    17.720    railG[2]_i_49_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.246 r  railG_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.246    railG_reg[2]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.468 r  railG_reg[2]_i_4/O[0]
                         net (fo=3, routed)           0.935    19.403    arty/railG2_0[0]
    SLICE_X54Y8          LUT4 (Prop_lut4_I1_O)        0.299    19.702 r  arty/railG[2]_i_19/O
                         net (fo=1, routed)           0.000    19.702    arty/railG[2]_i_19_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.276 r  arty/railG_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.679    20.955    arty/railG_reg[2]_i_3_n_1
    SLICE_X50Y10         LUT6 (Prop_lut6_I3_O)        0.310    21.265 r  arty/railG[7]_i_2/O
                         net (fo=5, routed)           0.647    21.912    arty/railG[7]_i_2_n_0
    SLICE_X52Y12         LUT3 (Prop_lut3_I2_O)        0.117    22.029 r  arty/railG[3]_i_1/O
                         net (fo=2, routed)           0.000    22.029    arty/railG[3]_i_1_n_0
    SLICE_X52Y12         FDRE                                         r  arty/railG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.448    14.789    arty/clock_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  arty/railG_reg[3]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X52Y12         FDRE (Setup_fdre_C_D)        0.078    15.106    arty/railG_reg[3]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -22.029    
  -------------------------------------------------------------------
                         slack                                 -6.923    

Slack (VIOLATED) :        -6.922ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.875ns  (logic 9.313ns (55.189%)  route 7.562ns (44.811%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.571     5.092    arty/clock_IBUF_BUFG
    SLICE_X53Y4          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=5, routed)           0.612     6.160    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X53Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.284 f  arty/seg2[3]_i_12/O
                         net (fo=2, routed)           0.447     6.731    arty/seg2[3]_i_12_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.855 f  arty/charge[5]_i_2/O
                         net (fo=15, routed)          0.490     7.345    arty/charge[5]_i_2_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.469 f  arty/led[14]_i_2_rewire_replica/O
                         net (fo=1, routed)           0.162     7.631    arty/led[14]_i_2_n_0_repN
    SLICE_X54Y3          LUT1 (Prop_lut1_I0_O)        0.124     7.755 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.542     8.297    arty/railR1_i_7_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841    12.138 r  arty/railR1/P[8]
                         net (fo=13, routed)          1.324    13.462    arty/railR1_n_97
    SLICE_X55Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.586 r  arty/railR[2]_i_63/O
                         net (fo=1, routed)           0.000    13.586    arty/railR[2]_i_63_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.136 r  arty/railR_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.136    arty/railR_reg[2]_i_27_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.250 r  arty/railR_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.250    arty/railR_reg[2]_i_5_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.364 r  arty/railR_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.364    arty/railR_reg[2]_i_2_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.603 r  arty/railR_reg[7]_i_5/O[2]
                         net (fo=17, routed)          0.729    15.332    arty/railR_reg[7]_i_5_n_5
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.302    15.634 r  arty/railR[2]_i_97/O
                         net (fo=1, routed)           0.472    16.105    arty/railR[2]_i_97_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.631 r  arty/railR_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.631    arty/railR_reg[2]_i_72_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.853 r  arty/railR_reg[2]_i_45/O[0]
                         net (fo=3, routed)           0.606    17.459    arty/railR_reg[2]_i_45_n_7
    SLICE_X59Y10         LUT3 (Prop_lut3_I0_O)        0.299    17.758 r  arty/railR[2]_i_37/O
                         net (fo=1, routed)           0.334    18.092    arty/railR[2]_i_37_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.477 r  arty/railR_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.477    arty/railR_reg[2]_i_14_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.811 r  arty/railR_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.837    19.648    arty/railR_reg[2]_i_3_n_6
    SLICE_X56Y10         LUT4 (Prop_lut4_I3_O)        0.303    19.951 r  arty/railR[2]_i_25/O
                         net (fo=1, routed)           0.000    19.951    arty/railR[2]_i_25_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.525 r  arty/railR_reg[2]_i_4/CO[2]
                         net (fo=4, routed)           0.581    21.106    arty/railR_reg[2]_i_4_n_1
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.310    21.416 r  arty/railR[7]_i_6/O
                         net (fo=5, routed)           0.427    21.843    arty/railR[7]_i_6_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.124    21.967 r  arty/railR[7]_i_2/O
                         net (fo=1, routed)           0.000    21.967    arty/railR[7]_i_2_n_0
    SLICE_X57Y13         FDRE                                         r  arty/railR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        1.448    14.789    arty/clock_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  arty/railR_reg[7]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y13         FDRE (Setup_fdre_C_D)        0.031    15.045    arty/railR_reg[7]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -21.967    
  -------------------------------------------------------------------
                         slack                                 -6.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gesound/clock_698Hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gesound/clock_698Hz/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.565     1.448    gesound/clock_698Hz/clock_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  gesound/clock_698Hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  gesound/clock_698Hz/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.738    gesound/clock_698Hz/count_reg[22]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  gesound/clock_698Hz/count_reg[20]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.894    gesound/clock_698Hz/count_reg[20]_i_1__17_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  gesound/clock_698Hz/count_reg[24]_i_1__17/O[0]
                         net (fo=1, routed)           0.000     1.947    gesound/clock_698Hz/count_reg[24]_i_1__17_n_7
    SLICE_X46Y50         FDRE                                         r  gesound/clock_698Hz/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.833     1.960    gesound/clock_698Hz/clock_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  gesound/clock_698Hz/count_reg[24]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.850    gesound/clock_698Hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 gesound/clock_440Hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gesound/clock_440Hz/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.095%)  route 0.118ns (24.905%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.564     1.447    gesound/clock_440Hz/clock_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  gesound/clock_440Hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gesound/clock_440Hz/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    gesound/clock_440Hz/count_reg[23]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  gesound/clock_440Hz/count_reg[20]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     1.866    gesound/clock_440Hz/count_reg[20]_i_1__16_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  gesound/clock_440Hz/count_reg[24]_i_1__16/O[0]
                         net (fo=1, routed)           0.000     1.920    gesound/clock_440Hz/count_reg[24]_i_1__16_n_7
    SLICE_X43Y50         FDRE                                         r  gesound/clock_440Hz/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.832     1.959    gesound/clock_440Hz/clock_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  gesound/clock_440Hz/count_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    gesound/clock_440Hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 naz/my_20KHz_clk/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            naz/my_20KHz_clk/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.564     1.447    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  naz/my_20KHz_clk/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  naz/my_20KHz_clk/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    naz/my_20KHz_clk/count_reg[19]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  naz/my_20KHz_clk/count_reg[16]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.868    naz/my_20KHz_clk/count_reg[16]_i_1__10_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  naz/my_20KHz_clk/count_reg[20]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.922    naz/my_20KHz_clk/count_reg[20]_i_1__10_n_7
    SLICE_X33Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.830     1.958    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    naz/my_20KHz_clk/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 win_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (41.003%)  route 0.268ns (58.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.551     1.434    clock_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  win_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  win_state_reg[1]/Q
                         net (fo=27, routed)          0.268     1.843    win_state_reg_n_0_[1]
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.888 r  seg_active[3]_i_1/O
                         net (fo=1, routed)           0.000     1.888    p_1_in[3]
    SLICE_X35Y25         FDRE                                         r  seg_active_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.815     1.942    clock_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  seg_active_reg[3]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.091     1.784    seg_active_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 win_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.913%)  route 0.269ns (59.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.551     1.434    clock_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  win_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  win_state_reg[1]/Q
                         net (fo=27, routed)          0.269     1.844    win_state_reg_n_0_[1]
    SLICE_X35Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.889 r  seg_active[6]_i_1/O
                         net (fo=1, routed)           0.000     1.889    p_1_in[6]
    SLICE_X35Y25         FDRE                                         r  seg_active_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.815     1.942    clock_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  seg_active_reg[6]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.092     1.785    seg_active_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 gesound/clock_698Hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gesound/clock_698Hz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.565     1.448    gesound/clock_698Hz/clock_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  gesound/clock_698Hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  gesound/clock_698Hz/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.738    gesound/clock_698Hz/count_reg[22]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  gesound/clock_698Hz/count_reg[20]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.894    gesound/clock_698Hz/count_reg[20]_i_1__17_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  gesound/clock_698Hz/count_reg[24]_i_1__17/O[2]
                         net (fo=1, routed)           0.000     1.960    gesound/clock_698Hz/count_reg[24]_i_1__17_n_5
    SLICE_X46Y50         FDRE                                         r  gesound/clock_698Hz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.833     1.960    gesound/clock_698Hz/clock_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  gesound/clock_698Hz/count_reg[26]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.850    gesound/clock_698Hz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 gesound/clock_440Hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gesound/clock_440Hz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.661%)  route 0.118ns (24.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.564     1.447    gesound/clock_440Hz/clock_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  gesound/clock_440Hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gesound/clock_440Hz/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    gesound/clock_440Hz/count_reg[23]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  gesound/clock_440Hz/count_reg[20]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     1.866    gesound/clock_440Hz/count_reg[20]_i_1__16_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  gesound/clock_440Hz/count_reg[24]_i_1__16/O[2]
                         net (fo=1, routed)           0.000     1.931    gesound/clock_440Hz/count_reg[24]_i_1__16_n_5
    SLICE_X43Y50         FDRE                                         r  gesound/clock_440Hz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.832     1.959    gesound/clock_440Hz/clock_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  gesound/clock_440Hz/count_reg[26]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    gesound/clock_440Hz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 naz/my_20KHz_clk/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            naz/my_20KHz_clk/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.564     1.447    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  naz/my_20KHz_clk/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  naz/my_20KHz_clk/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    naz/my_20KHz_clk/count_reg[19]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  naz/my_20KHz_clk/count_reg[16]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.868    naz/my_20KHz_clk/count_reg[16]_i_1__10_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  naz/my_20KHz_clk/count_reg[20]_i_1__10/O[2]
                         net (fo=1, routed)           0.000     1.933    naz/my_20KHz_clk/count_reg[20]_i_1__10_n_5
    SLICE_X33Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.830     1.958    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    naz/my_20KHz_clk/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk6p25m_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.564     1.447    clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  clk6p25m_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m_count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.721    clk6p25m_count_reg_n_0_[23]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clk6p25m_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    clk6p25m_count_reg[24]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  clk6p25m_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    data0[25]
    SLICE_X28Y50         FDRE                                         r  clk6p25m_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.832     1.959    clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  clk6p25m_count_reg[25]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk6p25m_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clk6p25m_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.564     1.447    clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  clk6p25m_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m_count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.721    clk6p25m_count_reg_n_0_[23]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clk6p25m_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    clk6p25m_count_reg[24]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  clk6p25m_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    data0[27]
    SLICE_X28Y50         FDRE                                         r  clk6p25m_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1391, routed)        0.832     1.959    clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  clk6p25m_count_reg[27]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk6p25m_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y40   JA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35   JA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35   JA_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y18   JB1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y18   JB4_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   an_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   an_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   an_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   naz/naz_seg_display/my_1KHz_clk/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   naz/naz_seg_display/my_1KHz_clk/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   naz/naz_seg_display/my_1KHz_clk/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   naz/naz_seg_display/my_1KHz_clk/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   naz/naz_seg_display/my_1KHz_clk/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   naz/naz_seg_display/my_1KHz_clk/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   naz/naz_seg_display/my_1KHz_clk/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   naz/naz_seg_display/my_1KHz_clk/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y7    arty/lost_reg_rep__1_replica_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   naz/naz_seg_display/my_1KHz_clk/my_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   naz/naz_seg_display/my_1KHz_clk/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   naz/naz_seg_display/my_1KHz_clk/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   naz/naz_seg_display/my_1KHz_clk/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y13   arty/lost_reg_rep__2_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y22   arty/ballX_reg[1]_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   naz/naz_seg_display/my_1KHz_clk/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   naz/naz_seg_display/my_1KHz_clk/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   naz/naz_seg_display/my_1KHz_clk/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   arty/ballX_reg[0]_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   arty/ballX_reg[0]_replica_2/C



