============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  02:22:07 pm
  Module:                 ripple_carry_adder_16bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Path Delay Check
     Startpoint: (F) B[1]
       Endpoint: (R) S[15]

                   Capture    Launch  
      Path Delay:+    2310         -  
      Drv Adjust:+       0         0  
         Arrival:=    2310            
                                      
   Required Time:=    2310            
       Data Path:-    2309            
           Slack:=       1            

Exceptions/Constraints:
  max_delay             2310            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  B[1]                                -       -       F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g20/X                               -       A->X    F     sky130_fd_sc_hd__clkbuf_1      1  5.6    62   325     325    (-,-) 
  full_adder_loop[1].FA/g216/Y        -       A->Y    R     sky130_fd_sc_hd__inv_2         3 10.3    56    72     397    (-,-) 
  full_adder_loop[1].FA/g2__219/X     -       A->X    R     sky130_fd_sc_hd__or2_1         1  5.9    68   114     511    (-,-) 
  full_adder_loop[1].FA/g192__6260/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_2       2  7.8    45    58     569    (-,-) 
  full_adder_loop[2].FA/g124__1705/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_2       1  5.9    54    58     628    (-,-) 
  full_adder_loop[2].FA/g122__1617/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_2       2  7.8    43    54     682    (-,-) 
  full_adder_loop[3].FA/g124__5115/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_2       1  5.9    53    57     740    (-,-) 
  full_adder_loop[3].FA/g122__6131/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_2       2  7.8    42    54     794    (-,-) 
  full_adder_loop[4].FA/g124__2883/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_2       1  5.9    51    57     851    (-,-) 
  full_adder_loop[4].FA/g122__9315/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_2       2  7.8    42    54     905    (-,-) 
  full_adder_loop[5].FA/g124__2398/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_2       1  5.9    51    57     962    (-,-) 
  full_adder_loop[5].FA/g122__6417/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_2       2 11.8    56    65    1028    (-,-) 
  full_adder_loop[6].FA/g124__6783/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    64    1092    (-,-) 
  full_adder_loop[6].FA/g122__8428/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50    1142    (-,-) 
  full_adder_loop[7].FA/g124__8246/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1200    (-,-) 
  full_adder_loop[7].FA/g122__1705/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50    1250    (-,-) 
  full_adder_loop[8].FA/g121__7482/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1307    (-,-) 
  full_adder_loop[8].FA/g119__5115/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50    1357    (-,-) 
  full_adder_loop[9].FA/g121__2883/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1415    (-,-) 
  full_adder_loop[9].FA/g119__9945/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50    1465    (-,-) 
  full_adder_loop[10].FA/g121__2398/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1522    (-,-) 
  full_adder_loop[10].FA/g119__6417/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50    1573    (-,-) 
  full_adder_loop[11].FA/g121__5526/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1630    (-,-) 
  full_adder_loop[11].FA/g119__4319/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50    1680    (-,-) 
  full_adder_loop[12].FA/g121__1705/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1737    (-,-) 
  full_adder_loop[12].FA/g119__1617/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50    1788    (-,-) 
  full_adder_loop[13].FA/g121__1881/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1845    (-,-) 
  full_adder_loop[13].FA/g119__7098/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       2  8.3    33    45    1890    (-,-) 
  full_adder_loop[14].FA/g122__9945/Y -       A->Y    R     sky130_fd_sc_hd__nand2_2       1  5.9    52    53    1943    (-,-) 
  full_adder_loop[14].FA/g120__6161/Y -       A->Y    F     sky130_fd_sc_hd__nand2_2       3 13.0    62    69    2012    (-,-) 
  full_adder_loop[15].FA/g115__6417/X -       A2_N->X R     sky130_fd_sc_hd__a2bb2o_4      1 51.3   168   297    2309    (-,-) 
  S[15]                               <<<     -       R     (port)                         -    -     -     0    2309    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------

