============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:14:37 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7459 ps) Setup Check with Pin buffer_count_reg[1]/CK->D
          Group: in2reg
     Startpoint: (F) start_over
          Clock: (R) clk
       Endpoint: (R) buffer_count_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0           20     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000           20     
                                              
             Setup:-     107                  
       Uncertainty:-      50                  
     Required Time:=    9843                  
      Launch Clock:-      20                  
       Input Delay:-    2000                  
         Data Path:-     364                  
             Slack:=    7459                  

Exceptions/Constraints:
  input_delay             2000            proj.sdc_line_15_3_1 

#---------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  start_over            -       -     F     (arrival)             4    59     0    2020 
  g200/Y                -       A->Y  R     INV_X2M_A9TL         17   275   178    2198 
  g157__8428/Y          -       A->Y  R     AND2_X1M_A9TL         1    84   186    2384 
  buffer_count_reg[1]/D -       -     R     DFFRPQN_X1M_A9TL      1     -     0    2384 
#---------------------------------------------------------------------------------------

