Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 22 17:15:08 2023
| Host         : fedora running 64-bit Fedora release 34 (Thirty Four)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.422        0.000                      0                  279        0.180        0.000                      0                  279       49.500        0.000                       0                   143  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              94.422        0.000                      0                  279        0.180        0.000                      0                  279       49.500        0.000                       0                   143  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       94.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.422ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 2.425ns (45.113%)  route 2.950ns (54.887%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 105.106 - 100.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.866     5.628    clock_IBUF_BUFG
    SLICE_X108Y54        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  FSM_sequential_state_reg[3]/Q
                         net (fo=60, routed)          2.000     8.146    state[3]
    SLICE_X106Y43        LUT2 (Prop_lut2_I0_O)        0.124     8.270 r  v006_j[3]_i_4/O
                         net (fo=1, routed)           0.000     8.270    v006_j[3]_i_4_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.820    v006_j_reg[3]_i_2_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.934 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.934    v006_j_reg[7]_i_2_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.048    v006_j_reg[11]_i_2_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.162    v006_j_reg[15]_i_2_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.276 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.276    v006_j_reg[19]_i_2_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  v006_j_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    v006_j_reg[23]_i_2_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.504 r  v006_j_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.505    v006_j_reg[27]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.727 r  v006_j_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.950    10.677    in10[28]
    SLICE_X105Y46        LUT2 (Prop_lut2_I1_O)        0.327    11.004 r  v006_j[28]_i_1/O
                         net (fo=1, routed)           0.000    11.004    v006_j[28]_i_1_n_0
    SLICE_X105Y46        FDRE                                         r  v006_j_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.623   105.106    clock_IBUF_BUFG
    SLICE_X105Y46        FDRE                                         r  v006_j_reg[28]/C
                         clock pessimism              0.280   105.386    
                         clock uncertainty           -0.035   105.350    
    SLICE_X105Y46        FDRE (Setup_fdre_C_D)        0.075   105.425    v006_j_reg[28]
  -------------------------------------------------------------------
                         required time                        105.425    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                 94.422    

Slack (MET) :             94.431ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 2.328ns (43.376%)  route 3.039ns (56.624%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 105.107 - 100.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.866     5.628    clock_IBUF_BUFG
    SLICE_X108Y54        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  FSM_sequential_state_reg[3]/Q
                         net (fo=60, routed)          2.000     8.146    state[3]
    SLICE_X106Y43        LUT2 (Prop_lut2_I0_O)        0.124     8.270 r  v006_j[3]_i_4/O
                         net (fo=1, routed)           0.000     8.270    v006_j[3]_i_4_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.820    v006_j_reg[3]_i_2_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.934 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.934    v006_j_reg[7]_i_2_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.048    v006_j_reg[11]_i_2_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.162    v006_j_reg[15]_i_2_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.276 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.276    v006_j_reg[19]_i_2_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  v006_j_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    v006_j_reg[23]_i_2_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.629 r  v006_j_reg[27]_i_2/O[2]
                         net (fo=1, routed)           1.039    10.668    in10[26]
    SLICE_X105Y49        LUT2 (Prop_lut2_I1_O)        0.327    10.995 r  v006_j[26]_i_1/O
                         net (fo=1, routed)           0.000    10.995    v006_j[26]_i_1_n_0
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624   105.107    clock_IBUF_BUFG
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[26]/C
                         clock pessimism              0.280   105.387    
                         clock uncertainty           -0.035   105.351    
    SLICE_X105Y49        FDRE (Setup_fdre_C_D)        0.075   105.426    v006_j_reg[26]
  -------------------------------------------------------------------
                         required time                        105.426    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                 94.431    

Slack (MET) :             94.445ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.267ns (42.712%)  route 3.041ns (57.288%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 105.106 - 100.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.866     5.628    clock_IBUF_BUFG
    SLICE_X108Y54        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  FSM_sequential_state_reg[3]/Q
                         net (fo=60, routed)          2.000     8.146    state[3]
    SLICE_X106Y43        LUT2 (Prop_lut2_I0_O)        0.124     8.270 r  v006_j[3]_i_4/O
                         net (fo=1, routed)           0.000     8.270    v006_j[3]_i_4_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.820    v006_j_reg[3]_i_2_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.934 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.934    v006_j_reg[7]_i_2_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.048    v006_j_reg[11]_i_2_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.162    v006_j_reg[15]_i_2_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.276 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.276    v006_j_reg[19]_i_2_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.589 r  v006_j_reg[23]_i_2/O[3]
                         net (fo=1, routed)           1.041    10.630    in10[23]
    SLICE_X105Y46        LUT2 (Prop_lut2_I1_O)        0.306    10.936 r  v006_j[23]_i_1/O
                         net (fo=1, routed)           0.000    10.936    v006_j[23]_i_1_n_0
    SLICE_X105Y46        FDRE                                         r  v006_j_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.623   105.106    clock_IBUF_BUFG
    SLICE_X105Y46        FDRE                                         r  v006_j_reg[23]/C
                         clock pessimism              0.280   105.386    
                         clock uncertainty           -0.035   105.350    
    SLICE_X105Y46        FDRE (Setup_fdre_C_D)        0.031   105.381    v006_j_reg[23]
  -------------------------------------------------------------------
                         required time                        105.381    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                 94.445    

Slack (MET) :             94.457ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 2.313ns (43.307%)  route 3.028ns (56.693%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 105.107 - 100.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.866     5.628    clock_IBUF_BUFG
    SLICE_X108Y54        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  FSM_sequential_state_reg[3]/Q
                         net (fo=60, routed)          2.000     8.146    state[3]
    SLICE_X106Y43        LUT2 (Prop_lut2_I0_O)        0.124     8.270 r  v006_j[3]_i_4/O
                         net (fo=1, routed)           0.000     8.270    v006_j[3]_i_4_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.820    v006_j_reg[3]_i_2_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.934 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.934    v006_j_reg[7]_i_2_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.048    v006_j_reg[11]_i_2_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.162    v006_j_reg[15]_i_2_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.276 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.276    v006_j_reg[19]_i_2_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.610 r  v006_j_reg[23]_i_2/O[1]
                         net (fo=1, routed)           1.028    10.638    in10[21]
    SLICE_X105Y48        LUT2 (Prop_lut2_I1_O)        0.331    10.969 r  v006_j[21]_i_1/O
                         net (fo=1, routed)           0.000    10.969    v006_j[21]_i_1_n_0
    SLICE_X105Y48        FDRE                                         r  v006_j_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624   105.107    clock_IBUF_BUFG
    SLICE_X105Y48        FDRE                                         r  v006_j_reg[21]/C
                         clock pessimism              0.280   105.387    
                         clock uncertainty           -0.035   105.351    
    SLICE_X105Y48        FDRE (Setup_fdre_C_D)        0.075   105.426    v006_j_reg[21]
  -------------------------------------------------------------------
                         required time                        105.426    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                 94.457    

Slack (MET) :             94.459ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 2.521ns (47.221%)  route 2.818ns (52.779%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 105.107 - 100.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.866     5.628    clock_IBUF_BUFG
    SLICE_X108Y54        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  FSM_sequential_state_reg[3]/Q
                         net (fo=60, routed)          2.000     8.146    state[3]
    SLICE_X106Y43        LUT2 (Prop_lut2_I0_O)        0.124     8.270 r  v006_j[3]_i_4/O
                         net (fo=1, routed)           0.000     8.270    v006_j[3]_i_4_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.820    v006_j_reg[3]_i_2_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.934 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.934    v006_j_reg[7]_i_2_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.048    v006_j_reg[11]_i_2_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.162    v006_j_reg[15]_i_2_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.276 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.276    v006_j_reg[19]_i_2_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  v006_j_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    v006_j_reg[23]_i_2_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.504 r  v006_j_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.505    v006_j_reg[27]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.818 r  v006_j_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.817    10.635    in10[31]
    SLICE_X105Y49        LUT2 (Prop_lut2_I1_O)        0.332    10.967 r  v006_j[31]_i_2/O
                         net (fo=1, routed)           0.000    10.967    v006_j[31]_i_2_n_0
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624   105.107    clock_IBUF_BUFG
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[31]/C
                         clock pessimism              0.280   105.387    
                         clock uncertainty           -0.035   105.351    
    SLICE_X105Y49        FDRE (Setup_fdre_C_D)        0.075   105.426    v006_j_reg[31]
  -------------------------------------------------------------------
                         required time                        105.426    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                 94.459    

Slack (MET) :             94.540ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 2.153ns (41.295%)  route 3.061ns (58.705%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 105.107 - 100.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.866     5.628    clock_IBUF_BUFG
    SLICE_X108Y54        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  FSM_sequential_state_reg[3]/Q
                         net (fo=60, routed)          2.000     8.146    state[3]
    SLICE_X106Y43        LUT2 (Prop_lut2_I0_O)        0.124     8.270 r  v006_j[3]_i_4/O
                         net (fo=1, routed)           0.000     8.270    v006_j[3]_i_4_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.820    v006_j_reg[3]_i_2_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.934 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.934    v006_j_reg[7]_i_2_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.048    v006_j_reg[11]_i_2_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.162    v006_j_reg[15]_i_2_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.475 r  v006_j_reg[19]_i_2/O[3]
                         net (fo=1, routed)           1.061    10.536    in10[19]
    SLICE_X105Y49        LUT2 (Prop_lut2_I1_O)        0.306    10.842 r  v006_j[19]_i_1/O
                         net (fo=1, routed)           0.000    10.842    v006_j[19]_i_1_n_0
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624   105.107    clock_IBUF_BUFG
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[19]/C
                         clock pessimism              0.280   105.387    
                         clock uncertainty           -0.035   105.351    
    SLICE_X105Y49        FDRE (Setup_fdre_C_D)        0.031   105.382    v006_j_reg[19]
  -------------------------------------------------------------------
                         required time                        105.382    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                 94.540    

Slack (MET) :             94.545ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 2.169ns (41.628%)  route 3.041ns (58.372%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 105.107 - 100.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.866     5.628    clock_IBUF_BUFG
    SLICE_X108Y54        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  FSM_sequential_state_reg[3]/Q
                         net (fo=60, routed)          2.000     8.146    state[3]
    SLICE_X106Y43        LUT2 (Prop_lut2_I0_O)        0.124     8.270 r  v006_j[3]_i_4/O
                         net (fo=1, routed)           0.000     8.270    v006_j[3]_i_4_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.820    v006_j_reg[3]_i_2_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.934 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.934    v006_j_reg[7]_i_2_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.048    v006_j_reg[11]_i_2_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.162    v006_j_reg[15]_i_2_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.276 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.276    v006_j_reg[19]_i_2_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.498 r  v006_j_reg[23]_i_2/O[0]
                         net (fo=1, routed)           1.042    10.540    in10[20]
    SLICE_X105Y49        LUT2 (Prop_lut2_I1_O)        0.299    10.839 r  v006_j[20]_i_1/O
                         net (fo=1, routed)           0.000    10.839    v006_j[20]_i_1_n_0
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624   105.107    clock_IBUF_BUFG
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[20]/C
                         clock pessimism              0.280   105.387    
                         clock uncertainty           -0.035   105.351    
    SLICE_X105Y49        FDRE (Setup_fdre_C_D)        0.032   105.383    v006_j_reg[20]
  -------------------------------------------------------------------
                         required time                        105.383    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                 94.545    

Slack (MET) :             94.597ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 2.312ns (44.457%)  route 2.889ns (55.543%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 105.107 - 100.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.866     5.628    clock_IBUF_BUFG
    SLICE_X108Y54        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  FSM_sequential_state_reg[3]/Q
                         net (fo=60, routed)          2.000     8.146    state[3]
    SLICE_X106Y43        LUT2 (Prop_lut2_I0_O)        0.124     8.270 r  v006_j[3]_i_4/O
                         net (fo=1, routed)           0.000     8.270    v006_j[3]_i_4_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.820    v006_j_reg[3]_i_2_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.934 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.934    v006_j_reg[7]_i_2_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.048    v006_j_reg[11]_i_2_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.162    v006_j_reg[15]_i_2_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.276 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.276    v006_j_reg[19]_i_2_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  v006_j_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    v006_j_reg[23]_i_2_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.612 r  v006_j_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.889    10.501    in10[24]
    SLICE_X105Y48        LUT2 (Prop_lut2_I1_O)        0.328    10.829 r  v006_j[24]_i_1/O
                         net (fo=1, routed)           0.000    10.829    v006_j[24]_i_1_n_0
    SLICE_X105Y48        FDRE                                         r  v006_j_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624   105.107    clock_IBUF_BUFG
    SLICE_X105Y48        FDRE                                         r  v006_j_reg[24]/C
                         clock pessimism              0.280   105.387    
                         clock uncertainty           -0.035   105.351    
    SLICE_X105Y48        FDRE (Setup_fdre_C_D)        0.075   105.426    v006_j_reg[24]
  -------------------------------------------------------------------
                         required time                        105.426    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                 94.597    

Slack (MET) :             94.625ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 2.428ns (46.938%)  route 2.745ns (53.062%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 105.107 - 100.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.866     5.628    clock_IBUF_BUFG
    SLICE_X108Y54        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  FSM_sequential_state_reg[3]/Q
                         net (fo=60, routed)          2.000     8.146    state[3]
    SLICE_X106Y43        LUT2 (Prop_lut2_I0_O)        0.124     8.270 r  v006_j[3]_i_4/O
                         net (fo=1, routed)           0.000     8.270    v006_j[3]_i_4_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.820    v006_j_reg[3]_i_2_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.934 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.934    v006_j_reg[7]_i_2_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.048    v006_j_reg[11]_i_2_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.162    v006_j_reg[15]_i_2_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.276 r  v006_j_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.276    v006_j_reg[19]_i_2_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  v006_j_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    v006_j_reg[23]_i_2_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.724 r  v006_j_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.745    10.469    in10[25]
    SLICE_X105Y49        LUT2 (Prop_lut2_I1_O)        0.332    10.801 r  v006_j[25]_i_1/O
                         net (fo=1, routed)           0.000    10.801    v006_j[25]_i_1_n_0
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624   105.107    clock_IBUF_BUFG
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[25]/C
                         clock pessimism              0.280   105.387    
                         clock uncertainty           -0.035   105.351    
    SLICE_X105Y49        FDRE (Setup_fdre_C_D)        0.075   105.426    v006_j_reg[25]
  -------------------------------------------------------------------
                         required time                        105.426    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                 94.625    

Slack (MET) :             94.650ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v006_j_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 2.055ns (40.278%)  route 3.047ns (59.722%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 105.107 - 100.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.866     5.628    clock_IBUF_BUFG
    SLICE_X108Y54        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  FSM_sequential_state_reg[3]/Q
                         net (fo=60, routed)          2.000     8.146    state[3]
    SLICE_X106Y43        LUT2 (Prop_lut2_I0_O)        0.124     8.270 r  v006_j[3]_i_4/O
                         net (fo=1, routed)           0.000     8.270    v006_j[3]_i_4_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  v006_j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.820    v006_j_reg[3]_i_2_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.934 r  v006_j_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.934    v006_j_reg[7]_i_2_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  v006_j_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.048    v006_j_reg[11]_i_2_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  v006_j_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.162    v006_j_reg[15]_i_2_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.384 r  v006_j_reg[19]_i_2/O[0]
                         net (fo=1, routed)           1.047    10.431    in10[16]
    SLICE_X105Y49        LUT2 (Prop_lut2_I1_O)        0.299    10.730 r  v006_j[16]_i_1/O
                         net (fo=1, routed)           0.000    10.730    v006_j[16]_i_1_n_0
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.624   105.107    clock_IBUF_BUFG
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[16]/C
                         clock pessimism              0.280   105.387    
                         clock uncertainty           -0.035   105.351    
    SLICE_X105Y49        FDRE (Setup_fdre_C_D)        0.029   105.380    v006_j_reg[16]
  -------------------------------------------------------------------
                         required time                        105.380    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                 94.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 v006_j_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tempint001_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.252ns (42.908%)  route 0.335ns (57.092%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.638     1.735    clock_IBUF_BUFG
    SLICE_X106Y51        FDRE                                         r  v006_j_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.141     1.876 f  v006_j_reg[18]/Q
                         net (fo=2, routed)           0.335     2.211    v006_j[18]
    SLICE_X108Y47        LUT1 (Prop_lut1_I0_O)        0.045     2.256 r  tempint001[20]_i_4/O
                         net (fo=1, routed)           0.000     2.256    p_0_in[18]
    SLICE_X108Y47        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.322 r  tempint001_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.322    minusOp[18]
    SLICE_X108Y47        FDRE                                         r  tempint001_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.911     2.105    clock_IBUF_BUFG
    SLICE_X108Y47        FDRE                                         r  tempint001_reg[18]/C
                         clock pessimism             -0.097     2.008    
    SLICE_X108Y47        FDRE (Hold_fdre_C_D)         0.134     2.142    tempint001_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 v006_j_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tempint001_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.292ns (46.060%)  route 0.342ns (53.940%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.613     1.710    clock_IBUF_BUFG
    SLICE_X105Y49        FDRE                                         r  v006_j_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.128     1.838 f  v006_j_reg[31]/Q
                         net (fo=2, routed)           0.342     2.180    v006_j[31]
    SLICE_X108Y50        LUT1 (Prop_lut1_I0_O)        0.099     2.279 r  tempint001[31]_i_4/O
                         net (fo=1, routed)           0.000     2.279    p_0_in[31]
    SLICE_X108Y50        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.344 r  tempint001_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.344    minusOp[31]
    SLICE_X108Y50        FDRE                                         r  tempint001_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.908     2.102    clock_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  tempint001_reg[31]/C
                         clock pessimism             -0.097     2.005    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.134     2.139    tempint001_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 v006_j_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tempint001_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.252ns (69.172%)  route 0.112ns (30.828%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.639     1.736    clock_IBUF_BUFG
    SLICE_X107Y45        FDRE                                         r  v006_j_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDRE (Prop_fdre_C_Q)         0.141     1.877 f  v006_j_reg[10]/Q
                         net (fo=2, routed)           0.112     1.989    v006_j[10]
    SLICE_X108Y45        LUT1 (Prop_lut1_I0_O)        0.045     2.034 r  tempint001[12]_i_4/O
                         net (fo=1, routed)           0.000     2.034    p_0_in[10]
    SLICE_X108Y45        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.100 r  tempint001_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.100    minusOp[10]
    SLICE_X108Y45        FDRE                                         r  tempint001_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.910     2.104    clock_IBUF_BUFG
    SLICE_X108Y45        FDRE                                         r  tempint001_reg[10]/C
                         clock pessimism             -0.352     1.752    
    SLICE_X108Y45        FDRE (Hold_fdre_C_D)         0.134     1.886    tempint001_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 var1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            var1_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.638     1.735    clock_IBUF_BUFG
    SLICE_X108Y52        FDRE                                         r  var1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        FDRE (Prop_fdre_C_Q)         0.164     1.899 r  var1_reg/Q
                         net (fo=5, routed)           0.161     2.060    var1_reg_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I5_O)        0.045     2.105 r  var1_i_1/O
                         net (fo=1, routed)           0.000     2.105    var1_i_1_n_0
    SLICE_X108Y52        FDRE                                         r  var1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.908     2.102    clock_IBUF_BUFG
    SLICE_X108Y52        FDRE                                         r  var1_reg/C
                         clock pessimism             -0.367     1.735    
    SLICE_X108Y52        FDRE (Hold_fdre_C_D)         0.121     1.856    var1_reg
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v006_j_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tempint001_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.428ns (62.489%)  route 0.257ns (37.511%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.613     1.710    clock_IBUF_BUFG
    SLICE_X105Y48        FDRE                                         r  v006_j_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y48        FDRE (Prop_fdre_C_Q)         0.128     1.838 f  v006_j_reg[24]/Q
                         net (fo=2, routed)           0.256     2.094    v006_j[24]
    SLICE_X108Y48        LUT1 (Prop_lut1_I0_O)        0.098     2.192 r  tempint001[24]_i_2/O
                         net (fo=1, routed)           0.000     2.192    p_0_in[24]
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.301 r  tempint001_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.301    tempint001_reg[24]_i_1_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.341 r  tempint001_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.342    tempint001_reg[28]_i_1_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.395 r  tempint001_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.395    minusOp[29]
    SLICE_X108Y50        FDRE                                         r  tempint001_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.908     2.102    clock_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  tempint001_reg[29]/C
                         clock pessimism             -0.097     2.005    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.134     2.139    tempint001_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            var82_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.710%)  route 0.181ns (49.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.637     1.734    clock_IBUF_BUFG
    SLICE_X106Y53        FDRE                                         r  FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y53        FDRE (Prop_fdre_C_Q)         0.141     1.875 r  FSM_sequential_state_reg[4]/Q
                         net (fo=20, routed)          0.181     2.056    state[4]
    SLICE_X107Y53        LUT6 (Prop_lut6_I3_O)        0.045     2.101 r  var82_i_1/O
                         net (fo=1, routed)           0.000     2.101    var82_i_1_n_0
    SLICE_X107Y53        FDRE                                         r  var82_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.907     2.101    clock_IBUF_BUFG
    SLICE_X107Y53        FDRE                                         r  var82_reg/C
                         clock pessimism             -0.354     1.747    
    SLICE_X107Y53        FDRE (Hold_fdre_C_D)         0.092     1.839    var82_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            busy_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.189ns (45.869%)  route 0.223ns (54.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.638     1.735    clock_IBUF_BUFG
    SLICE_X110Y54        FDRE                                         r  done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDRE (Prop_fdre_C_Q)         0.141     1.876 f  done_int_reg/Q
                         net (fo=5, routed)           0.223     2.099    done_OBUF
    SLICE_X112Y52        LUT4 (Prop_lut4_I0_O)        0.048     2.147 r  busy_i_2/O
                         net (fo=1, routed)           0.000     2.147    busy_i_2_n_0
    SLICE_X112Y52        FDRE                                         r  busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.911     2.105    clock_IBUF_BUFG
    SLICE_X112Y52        FDRE                                         r  busy_reg/C
                         clock pessimism             -0.353     1.752    
    SLICE_X112Y52        FDRE (Hold_fdre_C_D)         0.133     1.885    busy_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 v006_j_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tempint001_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.337ns (50.126%)  route 0.335ns (49.874%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.638     1.735    clock_IBUF_BUFG
    SLICE_X106Y51        FDRE                                         r  v006_j_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.141     1.876 f  v006_j_reg[18]/Q
                         net (fo=2, routed)           0.335     2.211    v006_j[18]
    SLICE_X108Y47        LUT1 (Prop_lut1_I0_O)        0.045     2.256 r  tempint001[20]_i_4/O
                         net (fo=1, routed)           0.000     2.256    p_0_in[18]
    SLICE_X108Y47        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.151     2.407 r  tempint001_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.407    minusOp[19]
    SLICE_X108Y47        FDRE                                         r  tempint001_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.911     2.105    clock_IBUF_BUFG
    SLICE_X108Y47        FDRE                                         r  tempint001_reg[19]/C
                         clock pessimism             -0.097     2.008    
    SLICE_X108Y47        FDRE (Hold_fdre_C_D)         0.134     2.142    tempint001_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 index000_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index000_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.641     1.738    clock_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  index000_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.164     1.902 f  index000_reg[0]/Q
                         net (fo=4, routed)           0.188     2.089    index000[0]
    SLICE_X112Y47        LUT2 (Prop_lut2_I1_O)        0.045     2.134 r  index000[0]_i_1/O
                         net (fo=1, routed)           0.000     2.134    index000[0]_i_1_n_0
    SLICE_X112Y47        FDRE                                         r  index000_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.912     2.106    clock_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  index000_reg[0]/C
                         clock pessimism             -0.368     1.738    
    SLICE_X112Y47        FDRE (Hold_fdre_C_D)         0.120     1.858    index000_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 var82_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_sequential_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.932%)  route 0.228ns (55.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.637     1.734    clock_IBUF_BUFG
    SLICE_X107Y53        FDRE                                         r  var82_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y53        FDRE (Prop_fdre_C_Q)         0.141     1.875 f  var82_reg/Q
                         net (fo=7, routed)           0.228     2.103    var82_reg_n_0
    SLICE_X108Y53        LUT6 (Prop_lut6_I4_O)        0.045     2.148 r  FSM_sequential_state[7]_i_3/O
                         net (fo=1, routed)           0.000     2.148    FSM_sequential_state[7]_i_3_n_0
    SLICE_X108Y53        FDRE                                         r  FSM_sequential_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.907     2.101    clock_IBUF_BUFG
    SLICE_X108Y53        FDRE                                         r  FSM_sequential_state_reg[7]/C
                         clock pessimism             -0.351     1.750    
    SLICE_X108Y53        FDRE (Hold_fdre_C_D)         0.121     1.871    FSM_sequential_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y50  index000_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X110Y52  index000_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X110Y52  index000_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X110Y47  index000_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y50  index000_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y51  index000_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y50  index000_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X110Y52  index000_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y50  index000_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X108Y53  FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X108Y54  FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X106Y53  FSM_sequential_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X106Y54  FSM_sequential_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X108Y54  FSM_sequential_state_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X108Y53  FSM_sequential_state_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y53  var82_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y50  index000_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y52  index000_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y52  index000_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y47  index000_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y47  index000_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y47  index000_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y47  index000_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y47  index000_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y47  index000_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y47  index000_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y47  index000_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X104Y48  index001_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X104Y48  index001_reg[22]/C



