<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7')">rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.26</td>
<td class="s7 cl rt"><a href="mod1522.html#Line" > 74.03</a></td>
<td class="s4 cl rt"><a href="mod1522.html#Cond" > 47.06</a></td>
<td class="s9 cl rt"><a href="mod1522.html#Toggle" > 96.18</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1522.html#Branch" > 59.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1522.html#inst_tag_110730"  onclick="showContent('inst_tag_110730')">config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ispreq</a></td>
<td class="s4 cl rt"> 44.92</td>
<td class="s7 cl rt"><a href="mod1522.html#inst_tag_110730_Line" > 72.73</a></td>
<td class="s4 cl rt"><a href="mod1522.html#inst_tag_110730_Cond" > 47.06</a></td>
<td class="s0 cl rt"><a href="mod1522.html#inst_tag_110730_Toggle" >  1.22</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1522.html#inst_tag_110730_Branch" > 58.70</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1522.html#inst_tag_110731"  onclick="showContent('inst_tag_110731')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></td>
<td class="s6 cl rt"> 69.26</td>
<td class="s7 cl rt"><a href="mod1522.html#inst_tag_110731_Line" > 74.03</a></td>
<td class="s4 cl rt"><a href="mod1522.html#inst_tag_110731_Cond" > 47.06</a></td>
<td class="s9 cl rt"><a href="mod1522.html#inst_tag_110731_Toggle" > 96.18</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1522.html#inst_tag_110731_Branch" > 59.78</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_110730'>
<hr>
<a name="inst_tag_110730"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_110730" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ispreq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.92</td>
<td class="s7 cl rt"><a href="mod1522.html#inst_tag_110730_Line" > 72.73</a></td>
<td class="s4 cl rt"><a href="mod1522.html#inst_tag_110730_Cond" > 47.06</a></td>
<td class="s0 cl rt"><a href="mod1522.html#inst_tag_110730_Toggle" >  1.22</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1522.html#inst_tag_110730_Branch" > 58.70</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.04</td>
<td class="s7 cl rt"> 75.58</td>
<td class="s4 cl rt"> 47.06</td>
<td class="s0 cl rt">  4.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.22</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 24.72</td>
<td class="s5 cl rt"> 54.76</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.73</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.41</td>
<td class="wht cl rt"></td>
<td><a href="mod562.html#inst_tag_33236" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1915.html#inst_tag_175980" id="tag_urg_inst_175980">uc55defb2b</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567.html#inst_tag_33257" id="tag_urg_inst_33257">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod568.html#inst_tag_33303" id="tag_urg_inst_33303">ud101</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod990.html#inst_tag_70991" id="tag_urg_inst_70991">ud99</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_5.html#inst_tag_261813" id="tag_urg_inst_261813">ursrrrg</a></td>
<td class="s7 cl rt"> 78.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod275.html#inst_tag_17827" id="tag_urg_inst_17827">ursrsrg</a></td>
<td class="s7 cl rt"> 78.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod275.html#inst_tag_17826" id="tag_urg_inst_17826">ursrsrg28</a></td>
<td class="s7 cl rt"> 78.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_110731'>
<hr>
<a name="inst_tag_110731"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_110731" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.26</td>
<td class="s7 cl rt"><a href="mod1522.html#inst_tag_110731_Line" > 74.03</a></td>
<td class="s4 cl rt"><a href="mod1522.html#inst_tag_110731_Cond" > 47.06</a></td>
<td class="s9 cl rt"><a href="mod1522.html#inst_tag_110731_Toggle" > 96.18</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1522.html#inst_tag_110731_Branch" > 59.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.83</td>
<td class="s7 cl rt"> 76.74</td>
<td class="s4 cl rt"> 47.06</td>
<td class="s8 cl rt"> 89.26</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.24</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.27</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 89.61</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.48</td>
<td class="wht cl rt"></td>
<td><a href="mod839.html#inst_tag_61193" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1915.html#inst_tag_175982" id="tag_urg_inst_175982">uc55defb2b</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567.html#inst_tag_33259" id="tag_urg_inst_33259">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod568.html#inst_tag_33308" id="tag_urg_inst_33308">ud101</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod990.html#inst_tag_70992" id="tag_urg_inst_70992">ud99</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_5.html#inst_tag_261834" id="tag_urg_inst_261834">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod275.html#inst_tag_17832" id="tag_urg_inst_17832">ursrsrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod275.html#inst_tag_17831" id="tag_urg_inst_17831">ursrsrg28</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1522.html" >rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>77</td><td>57</td><td>74.03</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118221</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>118226</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118231</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118237</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>118254</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118289</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118308</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118315</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118320</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118326</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118334</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118339</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118345</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118351</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118357</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118363</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118375</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118381</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
118220                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118221     1/1          		if ( ! Sys_Clk_RstN )
118222     1/1          			Reg_Cmd &lt;= #1.0 ( 7'b0 );
118223     1/1          		else if ( CmdCe )
118224     <font color = "red">0/1     ==>  			Reg_Cmd &lt;= #1.0 ( CmdRx );</font>
                        MISSING_ELSE
118225                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118226     1/1          		if ( ! Sys_Clk_RstN )
118227     1/1          			First &lt;= #1.0 ( 1'b1 );
118228     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
118229     1/1          			First &lt;= #1.0 ( Rx_Req_Last );
                        MISSING_ELSE
118230                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118231     1/1          		if ( ! Sys_Clk_RstN )
118232     1/1          			Ratio &lt;= #1.0 ( 1'b0 );
118233     1/1          		else if ( StrmCe )
118234     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
118235                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t1 ud( .I( 1'b1 - Ratio ) , .O( StrmInc ) );
118236                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118237     1/1          		if ( ! Sys_Clk_RstN )
118238     1/1          			Cnt &lt;= #1.0 ( 1'b0 );
118239     1/1          		else if ( CntEn )
118240     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + StrmInc );</font>
                        MISSING_ELSE
118241                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg28(
118242                  		.Clk( Sys_Clk )
118243                  	,	.Clk_ClkS( Sys_Clk_ClkS )
118244                  	,	.Clk_En( Sys_Clk_En )
118245                  	,	.Clk_EnS( Sys_Clk_EnS )
118246                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
118247                  	,	.Clk_RstN( Sys_Clk_RstN )
118248                  	,	.Clk_Tm( Sys_Clk_Tm )
118249                  	,	.O( Reg_Vld )
118250                  	,	.Reset( RegSel &amp; Tx_Req_Rdy )
118251                  	,	.Set( CntEn &amp; CntClr )
118252                  	);
118253                  	always @( Tx_Req_Rdy  or u_6dba  or u_8cbf ) begin
118254     1/1          		case ( u_6dba )
118255     <font color = "red">0/1     ==>  			2'b11 : Rx_Req_Rdy = u_8cbf ;</font>
118256     <font color = "red">0/1     ==>  			2'b10 : Rx_Req_Rdy = 1'b1 ;</font>
118257     <font color = "red">0/1     ==>  			2'b01 : Rx_Req_Rdy = 1'b0 ;</font>
118258     1/1          			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
                        MISSING_DEFAULT
118259                  		endcase
118260                  	end
118261                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
118262                  		.Clk( Sys_Clk )
118263                  	,	.Clk_ClkS( Sys_Clk_ClkS )
118264                  	,	.Clk_En( Sys_Clk_En )
118265                  	,	.Clk_EnS( Sys_Clk_EnS )
118266                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
118267                  	,	.Clk_RstN( Sys_Clk_RstN )
118268                  	,	.Clk_Tm( Sys_Clk_Tm )
118269                  	,	.O( PreStrm )
118270                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
118271                  	,	.Set( StrmCe )
118272                  	);
118273                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
118274                  		.Clk( Sys_Clk )
118275                  	,	.Clk_ClkS( Sys_Clk_ClkS )
118276                  	,	.Clk_En( Sys_Clk_En )
118277                  	,	.Clk_EnS( Sys_Clk_EnS )
118278                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
118279                  	,	.Clk_RstN( Sys_Clk_RstN )
118280                  	,	.Clk_Tm( Sys_Clk_Tm )
118281                  	,	.O( RegSel )
118282                  	,	.Reset( Tx_Req_Vld &amp; Tx_Req_Rdy &amp; Tx_Req_Last )
118283                  	,	.Set( CmdCe )
118284                  	);
118285                  	assign Sys_Pwr_Idle = ~ ( PreStrm | RegSel );
118286                  	assign Sys_Pwr_WakeUp = 1'b0;
118287                  	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
118288                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118289     1/1          		if ( ! Sys_Clk_RstN )
118290     1/1          			Reg_Addr &lt;= #1.0 ( 32'b0 );
118291     1/1          		else if ( CmdCe )
118292     <font color = "red">0/1     ==>  			Reg_Addr &lt;= #1.0 ( Rx_Req_Addr );</font>
                        MISSING_ELSE
118293                  	assign u_2393 = Rx_Req_Data;
118294                  	assign u_828c = u_2393 [63:32];
118295                  	assign upreStrm_AddrLsb = u_828c [18:12];
118296                  	assign StrmAddr = upreStrm_AddrLsb;
118297                  	assign MuxSel_0 = Mask &amp; Addr;
118298                  	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
118299                  	assign BeClr = RegSel &amp; Tx_Req_Vld &amp; Tx_Req_Rdy;
118300                  	assign DRegCeCom = CntEn &amp; ( ~ First | Rx_Req_Opc == 3'b100 );
118301                  	assign DRegCe =
118302                  			{ 2 { DRegCeCom }  }
118303                  		&amp;	( Ratio ? { { 1 { u_c5 [1] } } , { 1 { u_c5 [0] } } } : { 2 { u_2156 }  } );
118304                  	assign Reg_Be = { RegBe1_0 , RegBe1_1 };
118305                  	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
118306                  	rsnoc_z_T_C_S_C_L_R_C_55defb2b_1 uc55defb2b( .I( StrmInc ) , .O( Mask ) );
118307                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118308     1/1          		if ( ! Sys_Clk_RstN )
118309     1/1          			Addr &lt;= #1.0 ( 1'b0 );
118310     1/1          		else if ( StrmCe )
118311     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [2] );</font>
                        MISSING_ELSE
118312                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud99( .O( u_2156 ) );
118313                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud101( .I( Cnt ) , .O( u_c5 ) );
118314                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118315     1/1          		if ( ! Sys_Clk_RstN )
118316     1/1          			RegBe1_0 &lt;= #1.0 ( 4'b0 );
118317     1/1          		else if ( DRegCe [0] | BeClr )
118318     <font color = "red">0/1     ==>  			RegBe1_0 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [0] ) }  } );</font>
                        MISSING_ELSE
118319                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118320     1/1          		if ( ! Sys_Clk_RstN )
118321     1/1          			RegBe1_1 &lt;= #1.0 ( 4'b0 );
118322     1/1          		else if ( DRegCe [1] | BeClr )
118323     <font color = "red">0/1     ==>  			RegBe1_1 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [1] ) }  } );</font>
                        MISSING_ELSE
118324                  	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
118325                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118326     1/1          		if ( ! Sys_Clk_RstN )
118327     1/1          			Reg_BurstType &lt;= #1.0 ( 1'b0 );
118328     1/1          		else if ( CmdCe )
118329     <font color = "red">0/1     ==>  			Reg_BurstType &lt;= #1.0 ( Rx_Req_BurstType );</font>
                        MISSING_ELSE
118330                  	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
118331                  	assign Reg_Data = { RegData1_0 , RegData1_1 };
118332                  	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
118333                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118334     1/1          		if ( ! Sys_Clk_RstN )
118335     1/1          			RegData1_0 &lt;= #1.0 ( 32'b0 );
118336     1/1          		else if ( DRegCe [0] )
118337     <font color = "red">0/1     ==>  			RegData1_0 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
118338                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118339     1/1          		if ( ! Sys_Clk_RstN )
118340     1/1          			RegData1_1 &lt;= #1.0 ( 32'b0 );
118341     1/1          		else if ( DRegCe [1] )
118342     <font color = "red">0/1     ==>  			RegData1_1 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
118343                  	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
118344                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118345     1/1          		if ( ! Sys_Clk_RstN )
118346     1/1          			Reg_Len1 &lt;= #1.0 ( 6'b0 );
118347     1/1          		else if ( CmdCe )
118348     <font color = "red">0/1     ==>  			Reg_Len1 &lt;= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );</font>
                        MISSING_ELSE
118349                  	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
118350                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118351     1/1          		if ( ! Sys_Clk_RstN )
118352     1/1          			Reg_Lock &lt;= #1.0 ( 1'b0 );
118353     1/1          		else if ( CmdCe )
118354     <font color = "red">0/1     ==>  			Reg_Lock &lt;= #1.0 ( Rx_Req_Lock );</font>
                        MISSING_ELSE
118355                  	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
118356                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118357     1/1          		if ( ! Sys_Clk_RstN )
118358     1/1          			Reg_Opc &lt;= #1.0 ( 3'b0 );
118359     1/1          		else if ( CmdCe )
118360     <font color = "red">0/1     ==>  			Reg_Opc &lt;= #1.0 ( Rx_Req_Opc );</font>
                        MISSING_ELSE
118361                  	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
118362                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118363     1/1          		if ( ! Sys_Clk_RstN )
118364     1/1          			Reg_SeqId &lt;= #1.0 ( 4'b0 );
118365     1/1          		else if ( CmdCe )
118366     <font color = "red">0/1     ==>  			Reg_SeqId &lt;= #1.0 ( Rx_Req_SeqId );</font>
                        MISSING_ELSE
118367                  	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
118368                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118369     1/1          		if ( ! Sys_Clk_RstN )
118370     1/1          			Reg_SeqUnOrdered &lt;= #1.0 ( 1'b0 );
118371     1/1          		else if ( CmdCe )
118372     <font color = "red">0/1     ==>  			Reg_SeqUnOrdered &lt;= #1.0 ( Rx_Req_SeqUnOrdered );</font>
                        MISSING_ELSE
118373                  	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
118374                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118375     1/1          		if ( ! Sys_Clk_RstN )
118376     1/1          			Reg_SeqUnique &lt;= #1.0 ( 1'b0 );
118377     1/1          		else if ( CmdCe )
118378     <font color = "red">0/1     ==>  			Reg_SeqUnique &lt;= #1.0 ( Rx_Req_SeqUnique );</font>
                        MISSING_ELSE
118379                  	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
118380                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118381     1/1          		if ( ! Sys_Clk_RstN )
118382     1/1          			Reg_User &lt;= #1.0 ( 8'b0 );
118383     1/1          		else if ( CmdCe )
118384     <font color = "red">0/1     ==>  			Reg_User &lt;= #1.0 ( Rx_Req_User );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1522.html" >rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118215
 EXPRESSION (RegSel ? Reg_Vld : (((~Narrow) &amp; Rx_Req_Vld)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118217
 EXPRESSION (RegSel ? Reg_Last : Rx_Req_Last)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118219
 EXPRESSION (RegSel ? Reg_Cmd : CmdRx)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118287
 EXPRESSION (RegSel ? Reg_Addr : Rx_Req_Addr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118298
 EXPRESSION (MuxSel_0 ? Rx_Req_Be[3:0] : Rx_Req_Be[7:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118305
 EXPRESSION (RegSel ? Reg_Be : Rx_Req_Be)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118324
 EXPRESSION (RegSel ? Reg_BurstType : Rx_Req_BurstType)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118330
 EXPRESSION (MuxSel_0 ? Rx_Req_Data[31:0] : Rx_Req_Data[63:32])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118332
 EXPRESSION (RegSel ? Reg_Data : Rx_Req_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118343
 EXPRESSION (RegSel ? Reg_Len1 : Rx_Req_Len1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118348
 EXPRESSION (Ratio ? ({1'b0, Rx_Req_Len1[5:1]}) : Rx_Req_Len1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118349
 EXPRESSION (RegSel ? Reg_Lock : Rx_Req_Lock)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118355
 EXPRESSION (RegSel ? Reg_Opc : Rx_Req_Opc)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118361
 EXPRESSION (RegSel ? Reg_SeqId : Rx_Req_SeqId)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118367
 EXPRESSION (RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118373
 EXPRESSION (RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118379
 EXPRESSION (RegSel ? Reg_User : Rx_Req_User)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1522.html" >rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">28</td>
<td class="rt">70.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">576</td>
<td class="rt">554</td>
<td class="rt">96.18 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">278</td>
<td class="rt">96.53 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">276</td>
<td class="rt">95.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">28</td>
<td class="rt">70.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">576</td>
<td class="rt">554</td>
<td class="rt">96.18 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">278</td>
<td class="rt">96.53 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">276</td>
<td class="rt">95.83 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1522.html" >rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">92</td>
<td class="rt">55</td>
<td class="rt">59.78 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118215</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118217</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118219</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118287</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118298</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118305</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118324</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118330</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118332</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118343</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118349</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118355</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118361</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118367</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118373</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118379</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118221</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">118226</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118231</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118237</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">118254</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118289</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118308</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118315</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118320</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118326</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118334</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118339</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">118345</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118351</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118357</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118363</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118381</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118215     	assign Tx_Req_Vld = RegSel ? Reg_Vld : ~ Narrow & Rx_Req_Vld;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118217     	assign Tx_Req_Last = RegSel ? Reg_Last : Rx_Req_Last;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118219     	assign CmdTx = RegSel ? Reg_Cmd : CmdRx;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118287     	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118298     	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118305     	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118324     	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118330     	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118332     	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118343     	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118349     	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118355     	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118361     	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118367     	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
           	                                    <font color = "red">-1-</font>  
           	                                    <font color = "red">==></font>  
           	                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118373     	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118379     	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118221     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118222     			Reg_Cmd <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
118223     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118224     			Reg_Cmd <= #1.0 ( CmdRx );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118226     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118227     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
118228     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "green">-2-</font>  
118229     			First <= #1.0 ( Rx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118231     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118232     			Ratio <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118233     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
118234     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118237     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118238     			Cnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118239     		else if ( CntEn )
           		     <font color = "red">-2-</font>  
118240     			Cnt <= #1.0 ( ~ { 1 { CntClr }  } & Cnt + StrmInc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118254     		case ( u_6dba )
           		<font color = "red">-1-</font>  
118255     			2'b11 : Rx_Req_Rdy = u_8cbf ;
           <font color = "red">			==></font>
118256     			2'b10 : Rx_Req_Rdy = 1'b1 ;
           <font color = "red">			==></font>
118257     			2'b01 : Rx_Req_Rdy = 1'b0 ;
           <font color = "red">			==></font>
118258     			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118289     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118290     			Reg_Addr <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
118291     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118292     			Reg_Addr <= #1.0 ( Rx_Req_Addr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118308     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118309     			Addr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118310     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
118311     			Addr <= #1.0 ( StrmAddr [2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118315     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118316     			RegBe1_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
118317     		else if ( DRegCe [0] | BeClr )
           		     <font color = "red">-2-</font>  
118318     			RegBe1_0 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [0] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118320     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118321     			RegBe1_1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
118322     		else if ( DRegCe [1] | BeClr )
           		     <font color = "red">-2-</font>  
118323     			RegBe1_1 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [1] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118326     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118327     			Reg_BurstType <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118328     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118329     			Reg_BurstType <= #1.0 ( Rx_Req_BurstType );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118334     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118335     			RegData1_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
118336     		else if ( DRegCe [0] )
           		     <font color = "red">-2-</font>  
118337     			RegData1_0 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118339     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118340     			RegData1_1 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
118341     		else if ( DRegCe [1] )
           		     <font color = "red">-2-</font>  
118342     			RegData1_1 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118345     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118346     			Reg_Len1 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
118347     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118348     			Reg_Len1 <= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118351     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118352     			Reg_Lock <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118353     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118354     			Reg_Lock <= #1.0 ( Rx_Req_Lock );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118357     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118358     			Reg_Opc <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
118359     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118360     			Reg_Opc <= #1.0 ( Rx_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118363     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118364     			Reg_SeqId <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
118365     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118366     			Reg_SeqId <= #1.0 ( Rx_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118369     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118370     			Reg_SeqUnOrdered <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118371     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118372     			Reg_SeqUnOrdered <= #1.0 ( Rx_Req_SeqUnOrdered );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118375     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118376     			Reg_SeqUnique <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118377     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118378     			Reg_SeqUnique <= #1.0 ( Rx_Req_SeqUnique );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118381     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118382     			Reg_User <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
118383     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118384     			Reg_User <= #1.0 ( Rx_Req_User );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_110730'>
<a name="inst_tag_110730_Line"></a>
<b>Line Coverage for Instance : <a href="mod1522.html#inst_tag_110730" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>77</td><td>56</td><td>72.73</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118221</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118226</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118231</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118237</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>118254</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118289</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118308</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118315</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118320</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118326</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118334</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118339</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118345</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118351</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118357</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118363</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118375</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118381</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
118220                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118221     1/1          		if ( ! Sys_Clk_RstN )
118222     1/1          			Reg_Cmd &lt;= #1.0 ( 7'b0 );
118223     1/1          		else if ( CmdCe )
118224     <font color = "red">0/1     ==>  			Reg_Cmd &lt;= #1.0 ( CmdRx );</font>
                        MISSING_ELSE
118225                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118226     1/1          		if ( ! Sys_Clk_RstN )
118227     1/1          			First &lt;= #1.0 ( 1'b1 );
118228     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
118229     <font color = "red">0/1     ==>  			First &lt;= #1.0 ( Rx_Req_Last );</font>
                        MISSING_ELSE
118230                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118231     1/1          		if ( ! Sys_Clk_RstN )
118232     1/1          			Ratio &lt;= #1.0 ( 1'b0 );
118233     1/1          		else if ( StrmCe )
118234     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
118235                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t1 ud( .I( 1'b1 - Ratio ) , .O( StrmInc ) );
118236                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118237     1/1          		if ( ! Sys_Clk_RstN )
118238     1/1          			Cnt &lt;= #1.0 ( 1'b0 );
118239     1/1          		else if ( CntEn )
118240     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + StrmInc );</font>
                        MISSING_ELSE
118241                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg28(
118242                  		.Clk( Sys_Clk )
118243                  	,	.Clk_ClkS( Sys_Clk_ClkS )
118244                  	,	.Clk_En( Sys_Clk_En )
118245                  	,	.Clk_EnS( Sys_Clk_EnS )
118246                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
118247                  	,	.Clk_RstN( Sys_Clk_RstN )
118248                  	,	.Clk_Tm( Sys_Clk_Tm )
118249                  	,	.O( Reg_Vld )
118250                  	,	.Reset( RegSel &amp; Tx_Req_Rdy )
118251                  	,	.Set( CntEn &amp; CntClr )
118252                  	);
118253                  	always @( Tx_Req_Rdy  or u_6dba  or u_8cbf ) begin
118254     1/1          		case ( u_6dba )
118255     <font color = "red">0/1     ==>  			2'b11 : Rx_Req_Rdy = u_8cbf ;</font>
118256     <font color = "red">0/1     ==>  			2'b10 : Rx_Req_Rdy = 1'b1 ;</font>
118257     <font color = "red">0/1     ==>  			2'b01 : Rx_Req_Rdy = 1'b0 ;</font>
118258     1/1          			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
                        MISSING_DEFAULT
118259                  		endcase
118260                  	end
118261                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
118262                  		.Clk( Sys_Clk )
118263                  	,	.Clk_ClkS( Sys_Clk_ClkS )
118264                  	,	.Clk_En( Sys_Clk_En )
118265                  	,	.Clk_EnS( Sys_Clk_EnS )
118266                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
118267                  	,	.Clk_RstN( Sys_Clk_RstN )
118268                  	,	.Clk_Tm( Sys_Clk_Tm )
118269                  	,	.O( PreStrm )
118270                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
118271                  	,	.Set( StrmCe )
118272                  	);
118273                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
118274                  		.Clk( Sys_Clk )
118275                  	,	.Clk_ClkS( Sys_Clk_ClkS )
118276                  	,	.Clk_En( Sys_Clk_En )
118277                  	,	.Clk_EnS( Sys_Clk_EnS )
118278                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
118279                  	,	.Clk_RstN( Sys_Clk_RstN )
118280                  	,	.Clk_Tm( Sys_Clk_Tm )
118281                  	,	.O( RegSel )
118282                  	,	.Reset( Tx_Req_Vld &amp; Tx_Req_Rdy &amp; Tx_Req_Last )
118283                  	,	.Set( CmdCe )
118284                  	);
118285                  	assign Sys_Pwr_Idle = ~ ( PreStrm | RegSel );
118286                  	assign Sys_Pwr_WakeUp = 1'b0;
118287                  	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
118288                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118289     1/1          		if ( ! Sys_Clk_RstN )
118290     1/1          			Reg_Addr &lt;= #1.0 ( 32'b0 );
118291     1/1          		else if ( CmdCe )
118292     <font color = "red">0/1     ==>  			Reg_Addr &lt;= #1.0 ( Rx_Req_Addr );</font>
                        MISSING_ELSE
118293                  	assign u_2393 = Rx_Req_Data;
118294                  	assign u_828c = u_2393 [63:32];
118295                  	assign upreStrm_AddrLsb = u_828c [18:12];
118296                  	assign StrmAddr = upreStrm_AddrLsb;
118297                  	assign MuxSel_0 = Mask &amp; Addr;
118298                  	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
118299                  	assign BeClr = RegSel &amp; Tx_Req_Vld &amp; Tx_Req_Rdy;
118300                  	assign DRegCeCom = CntEn &amp; ( ~ First | Rx_Req_Opc == 3'b100 );
118301                  	assign DRegCe =
118302                  			{ 2 { DRegCeCom }  }
118303                  		&amp;	( Ratio ? { { 1 { u_c5 [1] } } , { 1 { u_c5 [0] } } } : { 2 { u_2156 }  } );
118304                  	assign Reg_Be = { RegBe1_0 , RegBe1_1 };
118305                  	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
118306                  	rsnoc_z_T_C_S_C_L_R_C_55defb2b_1 uc55defb2b( .I( StrmInc ) , .O( Mask ) );
118307                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118308     1/1          		if ( ! Sys_Clk_RstN )
118309     1/1          			Addr &lt;= #1.0 ( 1'b0 );
118310     1/1          		else if ( StrmCe )
118311     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [2] );</font>
                        MISSING_ELSE
118312                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud99( .O( u_2156 ) );
118313                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud101( .I( Cnt ) , .O( u_c5 ) );
118314                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118315     1/1          		if ( ! Sys_Clk_RstN )
118316     1/1          			RegBe1_0 &lt;= #1.0 ( 4'b0 );
118317     1/1          		else if ( DRegCe [0] | BeClr )
118318     <font color = "red">0/1     ==>  			RegBe1_0 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [0] ) }  } );</font>
                        MISSING_ELSE
118319                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118320     1/1          		if ( ! Sys_Clk_RstN )
118321     1/1          			RegBe1_1 &lt;= #1.0 ( 4'b0 );
118322     1/1          		else if ( DRegCe [1] | BeClr )
118323     <font color = "red">0/1     ==>  			RegBe1_1 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [1] ) }  } );</font>
                        MISSING_ELSE
118324                  	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
118325                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118326     1/1          		if ( ! Sys_Clk_RstN )
118327     1/1          			Reg_BurstType &lt;= #1.0 ( 1'b0 );
118328     1/1          		else if ( CmdCe )
118329     <font color = "red">0/1     ==>  			Reg_BurstType &lt;= #1.0 ( Rx_Req_BurstType );</font>
                        MISSING_ELSE
118330                  	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
118331                  	assign Reg_Data = { RegData1_0 , RegData1_1 };
118332                  	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
118333                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118334     1/1          		if ( ! Sys_Clk_RstN )
118335     1/1          			RegData1_0 &lt;= #1.0 ( 32'b0 );
118336     1/1          		else if ( DRegCe [0] )
118337     <font color = "red">0/1     ==>  			RegData1_0 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
118338                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118339     1/1          		if ( ! Sys_Clk_RstN )
118340     1/1          			RegData1_1 &lt;= #1.0 ( 32'b0 );
118341     1/1          		else if ( DRegCe [1] )
118342     <font color = "red">0/1     ==>  			RegData1_1 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
118343                  	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
118344                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118345     1/1          		if ( ! Sys_Clk_RstN )
118346     1/1          			Reg_Len1 &lt;= #1.0 ( 6'b0 );
118347     1/1          		else if ( CmdCe )
118348     <font color = "red">0/1     ==>  			Reg_Len1 &lt;= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );</font>
                        MISSING_ELSE
118349                  	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
118350                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118351     1/1          		if ( ! Sys_Clk_RstN )
118352     1/1          			Reg_Lock &lt;= #1.0 ( 1'b0 );
118353     1/1          		else if ( CmdCe )
118354     <font color = "red">0/1     ==>  			Reg_Lock &lt;= #1.0 ( Rx_Req_Lock );</font>
                        MISSING_ELSE
118355                  	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
118356                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118357     1/1          		if ( ! Sys_Clk_RstN )
118358     1/1          			Reg_Opc &lt;= #1.0 ( 3'b0 );
118359     1/1          		else if ( CmdCe )
118360     <font color = "red">0/1     ==>  			Reg_Opc &lt;= #1.0 ( Rx_Req_Opc );</font>
                        MISSING_ELSE
118361                  	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
118362                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118363     1/1          		if ( ! Sys_Clk_RstN )
118364     1/1          			Reg_SeqId &lt;= #1.0 ( 4'b0 );
118365     1/1          		else if ( CmdCe )
118366     <font color = "red">0/1     ==>  			Reg_SeqId &lt;= #1.0 ( Rx_Req_SeqId );</font>
                        MISSING_ELSE
118367                  	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
118368                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118369     1/1          		if ( ! Sys_Clk_RstN )
118370     1/1          			Reg_SeqUnOrdered &lt;= #1.0 ( 1'b0 );
118371     1/1          		else if ( CmdCe )
118372     <font color = "red">0/1     ==>  			Reg_SeqUnOrdered &lt;= #1.0 ( Rx_Req_SeqUnOrdered );</font>
                        MISSING_ELSE
118373                  	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
118374                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118375     1/1          		if ( ! Sys_Clk_RstN )
118376     1/1          			Reg_SeqUnique &lt;= #1.0 ( 1'b0 );
118377     1/1          		else if ( CmdCe )
118378     <font color = "red">0/1     ==>  			Reg_SeqUnique &lt;= #1.0 ( Rx_Req_SeqUnique );</font>
                        MISSING_ELSE
118379                  	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
118380                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118381     1/1          		if ( ! Sys_Clk_RstN )
118382     1/1          			Reg_User &lt;= #1.0 ( 8'b0 );
118383     1/1          		else if ( CmdCe )
118384     <font color = "red">0/1     ==>  			Reg_User &lt;= #1.0 ( Rx_Req_User );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_110730_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1522.html#inst_tag_110730" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118215
 EXPRESSION (RegSel ? Reg_Vld : (((~Narrow) &amp; Rx_Req_Vld)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118217
 EXPRESSION (RegSel ? Reg_Last : Rx_Req_Last)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118219
 EXPRESSION (RegSel ? Reg_Cmd : CmdRx)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118287
 EXPRESSION (RegSel ? Reg_Addr : Rx_Req_Addr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118298
 EXPRESSION (MuxSel_0 ? Rx_Req_Be[3:0] : Rx_Req_Be[7:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118305
 EXPRESSION (RegSel ? Reg_Be : Rx_Req_Be)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118324
 EXPRESSION (RegSel ? Reg_BurstType : Rx_Req_BurstType)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118330
 EXPRESSION (MuxSel_0 ? Rx_Req_Data[31:0] : Rx_Req_Data[63:32])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118332
 EXPRESSION (RegSel ? Reg_Data : Rx_Req_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118343
 EXPRESSION (RegSel ? Reg_Len1 : Rx_Req_Len1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118348
 EXPRESSION (Ratio ? ({1'b0, Rx_Req_Len1[5:1]}) : Rx_Req_Len1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118349
 EXPRESSION (RegSel ? Reg_Lock : Rx_Req_Lock)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118355
 EXPRESSION (RegSel ? Reg_Opc : Rx_Req_Opc)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118361
 EXPRESSION (RegSel ? Reg_SeqId : Rx_Req_SeqId)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118367
 EXPRESSION (RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118373
 EXPRESSION (RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118379
 EXPRESSION (RegSel ? Reg_User : Rx_Req_User)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_110730_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1522.html#inst_tag_110730" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">576</td>
<td class="rt">7</td>
<td class="rt">1.22  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">4</td>
<td class="rt">1.39  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">3</td>
<td class="rt">1.04  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">576</td>
<td class="rt">7</td>
<td class="rt">1.22  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">4</td>
<td class="rt">1.39  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">3</td>
<td class="rt">1.04  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_110730_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1522.html#inst_tag_110730" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">92</td>
<td class="rt">54</td>
<td class="rt">58.70 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118215</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118217</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118219</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118287</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118298</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118305</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118324</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118330</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118332</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118343</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118349</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118355</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118361</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118367</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118373</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118379</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118221</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118226</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118231</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118237</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">118254</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118289</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118308</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118315</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118320</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118326</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118334</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118339</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">118345</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118351</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118357</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118363</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118381</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118215     	assign Tx_Req_Vld = RegSel ? Reg_Vld : ~ Narrow & Rx_Req_Vld;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118217     	assign Tx_Req_Last = RegSel ? Reg_Last : Rx_Req_Last;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118219     	assign CmdTx = RegSel ? Reg_Cmd : CmdRx;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118287     	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118298     	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118305     	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118324     	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118330     	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118332     	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118343     	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118349     	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118355     	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118361     	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118367     	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
           	                                    <font color = "red">-1-</font>  
           	                                    <font color = "red">==></font>  
           	                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118373     	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118379     	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118221     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118222     			Reg_Cmd <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
118223     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118224     			Reg_Cmd <= #1.0 ( CmdRx );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118226     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118227     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
118228     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "red">-2-</font>  
118229     			First <= #1.0 ( Rx_Req_Last );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118231     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118232     			Ratio <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118233     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
118234     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118237     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118238     			Cnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118239     		else if ( CntEn )
           		     <font color = "red">-2-</font>  
118240     			Cnt <= #1.0 ( ~ { 1 { CntClr }  } & Cnt + StrmInc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118254     		case ( u_6dba )
           		<font color = "red">-1-</font>  
118255     			2'b11 : Rx_Req_Rdy = u_8cbf ;
           <font color = "red">			==></font>
118256     			2'b10 : Rx_Req_Rdy = 1'b1 ;
           <font color = "red">			==></font>
118257     			2'b01 : Rx_Req_Rdy = 1'b0 ;
           <font color = "red">			==></font>
118258     			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118289     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118290     			Reg_Addr <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
118291     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118292     			Reg_Addr <= #1.0 ( Rx_Req_Addr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118308     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118309     			Addr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118310     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
118311     			Addr <= #1.0 ( StrmAddr [2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118315     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118316     			RegBe1_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
118317     		else if ( DRegCe [0] | BeClr )
           		     <font color = "red">-2-</font>  
118318     			RegBe1_0 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [0] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118320     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118321     			RegBe1_1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
118322     		else if ( DRegCe [1] | BeClr )
           		     <font color = "red">-2-</font>  
118323     			RegBe1_1 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [1] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118326     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118327     			Reg_BurstType <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118328     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118329     			Reg_BurstType <= #1.0 ( Rx_Req_BurstType );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118334     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118335     			RegData1_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
118336     		else if ( DRegCe [0] )
           		     <font color = "red">-2-</font>  
118337     			RegData1_0 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118339     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118340     			RegData1_1 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
118341     		else if ( DRegCe [1] )
           		     <font color = "red">-2-</font>  
118342     			RegData1_1 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118345     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118346     			Reg_Len1 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
118347     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118348     			Reg_Len1 <= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118351     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118352     			Reg_Lock <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118353     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118354     			Reg_Lock <= #1.0 ( Rx_Req_Lock );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118357     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118358     			Reg_Opc <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
118359     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118360     			Reg_Opc <= #1.0 ( Rx_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118363     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118364     			Reg_SeqId <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
118365     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118366     			Reg_SeqId <= #1.0 ( Rx_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118369     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118370     			Reg_SeqUnOrdered <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118371     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118372     			Reg_SeqUnOrdered <= #1.0 ( Rx_Req_SeqUnOrdered );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118375     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118376     			Reg_SeqUnique <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118377     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118378     			Reg_SeqUnique <= #1.0 ( Rx_Req_SeqUnique );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118381     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118382     			Reg_User <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
118383     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118384     			Reg_User <= #1.0 ( Rx_Req_User );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_110731'>
<a name="inst_tag_110731_Line"></a>
<b>Line Coverage for Instance : <a href="mod1522.html#inst_tag_110731" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>77</td><td>57</td><td>74.03</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118221</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>118226</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118231</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118237</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>118254</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118289</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118308</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118315</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118320</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118326</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118334</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118339</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118345</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118351</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118357</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118363</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118375</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118381</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
118220                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118221     1/1          		if ( ! Sys_Clk_RstN )
118222     1/1          			Reg_Cmd &lt;= #1.0 ( 7'b0 );
118223     1/1          		else if ( CmdCe )
118224     <font color = "red">0/1     ==>  			Reg_Cmd &lt;= #1.0 ( CmdRx );</font>
                        MISSING_ELSE
118225                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118226     1/1          		if ( ! Sys_Clk_RstN )
118227     1/1          			First &lt;= #1.0 ( 1'b1 );
118228     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
118229     1/1          			First &lt;= #1.0 ( Rx_Req_Last );
                        MISSING_ELSE
118230                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118231     1/1          		if ( ! Sys_Clk_RstN )
118232     1/1          			Ratio &lt;= #1.0 ( 1'b0 );
118233     1/1          		else if ( StrmCe )
118234     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
118235                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t1 ud( .I( 1'b1 - Ratio ) , .O( StrmInc ) );
118236                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118237     1/1          		if ( ! Sys_Clk_RstN )
118238     1/1          			Cnt &lt;= #1.0 ( 1'b0 );
118239     1/1          		else if ( CntEn )
118240     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + StrmInc );</font>
                        MISSING_ELSE
118241                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg28(
118242                  		.Clk( Sys_Clk )
118243                  	,	.Clk_ClkS( Sys_Clk_ClkS )
118244                  	,	.Clk_En( Sys_Clk_En )
118245                  	,	.Clk_EnS( Sys_Clk_EnS )
118246                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
118247                  	,	.Clk_RstN( Sys_Clk_RstN )
118248                  	,	.Clk_Tm( Sys_Clk_Tm )
118249                  	,	.O( Reg_Vld )
118250                  	,	.Reset( RegSel &amp; Tx_Req_Rdy )
118251                  	,	.Set( CntEn &amp; CntClr )
118252                  	);
118253                  	always @( Tx_Req_Rdy  or u_6dba  or u_8cbf ) begin
118254     1/1          		case ( u_6dba )
118255     <font color = "red">0/1     ==>  			2'b11 : Rx_Req_Rdy = u_8cbf ;</font>
118256     <font color = "red">0/1     ==>  			2'b10 : Rx_Req_Rdy = 1'b1 ;</font>
118257     <font color = "red">0/1     ==>  			2'b01 : Rx_Req_Rdy = 1'b0 ;</font>
118258     1/1          			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
                        MISSING_DEFAULT
118259                  		endcase
118260                  	end
118261                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
118262                  		.Clk( Sys_Clk )
118263                  	,	.Clk_ClkS( Sys_Clk_ClkS )
118264                  	,	.Clk_En( Sys_Clk_En )
118265                  	,	.Clk_EnS( Sys_Clk_EnS )
118266                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
118267                  	,	.Clk_RstN( Sys_Clk_RstN )
118268                  	,	.Clk_Tm( Sys_Clk_Tm )
118269                  	,	.O( PreStrm )
118270                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
118271                  	,	.Set( StrmCe )
118272                  	);
118273                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
118274                  		.Clk( Sys_Clk )
118275                  	,	.Clk_ClkS( Sys_Clk_ClkS )
118276                  	,	.Clk_En( Sys_Clk_En )
118277                  	,	.Clk_EnS( Sys_Clk_EnS )
118278                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
118279                  	,	.Clk_RstN( Sys_Clk_RstN )
118280                  	,	.Clk_Tm( Sys_Clk_Tm )
118281                  	,	.O( RegSel )
118282                  	,	.Reset( Tx_Req_Vld &amp; Tx_Req_Rdy &amp; Tx_Req_Last )
118283                  	,	.Set( CmdCe )
118284                  	);
118285                  	assign Sys_Pwr_Idle = ~ ( PreStrm | RegSel );
118286                  	assign Sys_Pwr_WakeUp = 1'b0;
118287                  	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
118288                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118289     1/1          		if ( ! Sys_Clk_RstN )
118290     1/1          			Reg_Addr &lt;= #1.0 ( 32'b0 );
118291     1/1          		else if ( CmdCe )
118292     <font color = "red">0/1     ==>  			Reg_Addr &lt;= #1.0 ( Rx_Req_Addr );</font>
                        MISSING_ELSE
118293                  	assign u_2393 = Rx_Req_Data;
118294                  	assign u_828c = u_2393 [63:32];
118295                  	assign upreStrm_AddrLsb = u_828c [18:12];
118296                  	assign StrmAddr = upreStrm_AddrLsb;
118297                  	assign MuxSel_0 = Mask &amp; Addr;
118298                  	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
118299                  	assign BeClr = RegSel &amp; Tx_Req_Vld &amp; Tx_Req_Rdy;
118300                  	assign DRegCeCom = CntEn &amp; ( ~ First | Rx_Req_Opc == 3'b100 );
118301                  	assign DRegCe =
118302                  			{ 2 { DRegCeCom }  }
118303                  		&amp;	( Ratio ? { { 1 { u_c5 [1] } } , { 1 { u_c5 [0] } } } : { 2 { u_2156 }  } );
118304                  	assign Reg_Be = { RegBe1_0 , RegBe1_1 };
118305                  	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
118306                  	rsnoc_z_T_C_S_C_L_R_C_55defb2b_1 uc55defb2b( .I( StrmInc ) , .O( Mask ) );
118307                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118308     1/1          		if ( ! Sys_Clk_RstN )
118309     1/1          			Addr &lt;= #1.0 ( 1'b0 );
118310     1/1          		else if ( StrmCe )
118311     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [2] );</font>
                        MISSING_ELSE
118312                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud99( .O( u_2156 ) );
118313                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud101( .I( Cnt ) , .O( u_c5 ) );
118314                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118315     1/1          		if ( ! Sys_Clk_RstN )
118316     1/1          			RegBe1_0 &lt;= #1.0 ( 4'b0 );
118317     1/1          		else if ( DRegCe [0] | BeClr )
118318     <font color = "red">0/1     ==>  			RegBe1_0 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [0] ) }  } );</font>
                        MISSING_ELSE
118319                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118320     1/1          		if ( ! Sys_Clk_RstN )
118321     1/1          			RegBe1_1 &lt;= #1.0 ( 4'b0 );
118322     1/1          		else if ( DRegCe [1] | BeClr )
118323     <font color = "red">0/1     ==>  			RegBe1_1 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [1] ) }  } );</font>
                        MISSING_ELSE
118324                  	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
118325                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118326     1/1          		if ( ! Sys_Clk_RstN )
118327     1/1          			Reg_BurstType &lt;= #1.0 ( 1'b0 );
118328     1/1          		else if ( CmdCe )
118329     <font color = "red">0/1     ==>  			Reg_BurstType &lt;= #1.0 ( Rx_Req_BurstType );</font>
                        MISSING_ELSE
118330                  	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
118331                  	assign Reg_Data = { RegData1_0 , RegData1_1 };
118332                  	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
118333                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118334     1/1          		if ( ! Sys_Clk_RstN )
118335     1/1          			RegData1_0 &lt;= #1.0 ( 32'b0 );
118336     1/1          		else if ( DRegCe [0] )
118337     <font color = "red">0/1     ==>  			RegData1_0 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
118338                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118339     1/1          		if ( ! Sys_Clk_RstN )
118340     1/1          			RegData1_1 &lt;= #1.0 ( 32'b0 );
118341     1/1          		else if ( DRegCe [1] )
118342     <font color = "red">0/1     ==>  			RegData1_1 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
118343                  	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
118344                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118345     1/1          		if ( ! Sys_Clk_RstN )
118346     1/1          			Reg_Len1 &lt;= #1.0 ( 6'b0 );
118347     1/1          		else if ( CmdCe )
118348     <font color = "red">0/1     ==>  			Reg_Len1 &lt;= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );</font>
                        MISSING_ELSE
118349                  	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
118350                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118351     1/1          		if ( ! Sys_Clk_RstN )
118352     1/1          			Reg_Lock &lt;= #1.0 ( 1'b0 );
118353     1/1          		else if ( CmdCe )
118354     <font color = "red">0/1     ==>  			Reg_Lock &lt;= #1.0 ( Rx_Req_Lock );</font>
                        MISSING_ELSE
118355                  	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
118356                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118357     1/1          		if ( ! Sys_Clk_RstN )
118358     1/1          			Reg_Opc &lt;= #1.0 ( 3'b0 );
118359     1/1          		else if ( CmdCe )
118360     <font color = "red">0/1     ==>  			Reg_Opc &lt;= #1.0 ( Rx_Req_Opc );</font>
                        MISSING_ELSE
118361                  	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
118362                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118363     1/1          		if ( ! Sys_Clk_RstN )
118364     1/1          			Reg_SeqId &lt;= #1.0 ( 4'b0 );
118365     1/1          		else if ( CmdCe )
118366     <font color = "red">0/1     ==>  			Reg_SeqId &lt;= #1.0 ( Rx_Req_SeqId );</font>
                        MISSING_ELSE
118367                  	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
118368                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118369     1/1          		if ( ! Sys_Clk_RstN )
118370     1/1          			Reg_SeqUnOrdered &lt;= #1.0 ( 1'b0 );
118371     1/1          		else if ( CmdCe )
118372     <font color = "red">0/1     ==>  			Reg_SeqUnOrdered &lt;= #1.0 ( Rx_Req_SeqUnOrdered );</font>
                        MISSING_ELSE
118373                  	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
118374                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118375     1/1          		if ( ! Sys_Clk_RstN )
118376     1/1          			Reg_SeqUnique &lt;= #1.0 ( 1'b0 );
118377     1/1          		else if ( CmdCe )
118378     <font color = "red">0/1     ==>  			Reg_SeqUnique &lt;= #1.0 ( Rx_Req_SeqUnique );</font>
                        MISSING_ELSE
118379                  	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
118380                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118381     1/1          		if ( ! Sys_Clk_RstN )
118382     1/1          			Reg_User &lt;= #1.0 ( 8'b0 );
118383     1/1          		else if ( CmdCe )
118384     <font color = "red">0/1     ==>  			Reg_User &lt;= #1.0 ( Rx_Req_User );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_110731_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1522.html#inst_tag_110731" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118215
 EXPRESSION (RegSel ? Reg_Vld : (((~Narrow) &amp; Rx_Req_Vld)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118217
 EXPRESSION (RegSel ? Reg_Last : Rx_Req_Last)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118219
 EXPRESSION (RegSel ? Reg_Cmd : CmdRx)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118287
 EXPRESSION (RegSel ? Reg_Addr : Rx_Req_Addr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118298
 EXPRESSION (MuxSel_0 ? Rx_Req_Be[3:0] : Rx_Req_Be[7:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118305
 EXPRESSION (RegSel ? Reg_Be : Rx_Req_Be)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118324
 EXPRESSION (RegSel ? Reg_BurstType : Rx_Req_BurstType)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118330
 EXPRESSION (MuxSel_0 ? Rx_Req_Data[31:0] : Rx_Req_Data[63:32])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118332
 EXPRESSION (RegSel ? Reg_Data : Rx_Req_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118343
 EXPRESSION (RegSel ? Reg_Len1 : Rx_Req_Len1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118348
 EXPRESSION (Ratio ? ({1'b0, Rx_Req_Len1[5:1]}) : Rx_Req_Len1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118349
 EXPRESSION (RegSel ? Reg_Lock : Rx_Req_Lock)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118355
 EXPRESSION (RegSel ? Reg_Opc : Rx_Req_Opc)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118361
 EXPRESSION (RegSel ? Reg_SeqId : Rx_Req_SeqId)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118367
 EXPRESSION (RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118373
 EXPRESSION (RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118379
 EXPRESSION (RegSel ? Reg_User : Rx_Req_User)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_110731_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1522.html#inst_tag_110731" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">28</td>
<td class="rt">70.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">576</td>
<td class="rt">554</td>
<td class="rt">96.18 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">278</td>
<td class="rt">96.53 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">276</td>
<td class="rt">95.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">28</td>
<td class="rt">70.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">576</td>
<td class="rt">554</td>
<td class="rt">96.18 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">278</td>
<td class="rt">96.53 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">276</td>
<td class="rt">95.83 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_110731_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1522.html#inst_tag_110731" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">92</td>
<td class="rt">55</td>
<td class="rt">59.78 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118215</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118217</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118219</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118287</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118298</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118305</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118324</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118330</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118332</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118343</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118349</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118355</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118361</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118367</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118373</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118379</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118221</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">118226</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118231</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118237</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">118254</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118289</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118308</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118315</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118320</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118326</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118334</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118339</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">118345</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118351</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118357</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118363</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118381</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118215     	assign Tx_Req_Vld = RegSel ? Reg_Vld : ~ Narrow & Rx_Req_Vld;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118217     	assign Tx_Req_Last = RegSel ? Reg_Last : Rx_Req_Last;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118219     	assign CmdTx = RegSel ? Reg_Cmd : CmdRx;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118287     	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118298     	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118305     	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118324     	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118330     	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118332     	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118343     	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118349     	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118355     	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118361     	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118367     	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
           	                                    <font color = "red">-1-</font>  
           	                                    <font color = "red">==></font>  
           	                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118373     	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118379     	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118221     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118222     			Reg_Cmd <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
118223     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118224     			Reg_Cmd <= #1.0 ( CmdRx );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118226     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118227     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
118228     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "green">-2-</font>  
118229     			First <= #1.0 ( Rx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118231     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118232     			Ratio <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118233     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
118234     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118237     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118238     			Cnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118239     		else if ( CntEn )
           		     <font color = "red">-2-</font>  
118240     			Cnt <= #1.0 ( ~ { 1 { CntClr }  } & Cnt + StrmInc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118254     		case ( u_6dba )
           		<font color = "red">-1-</font>  
118255     			2'b11 : Rx_Req_Rdy = u_8cbf ;
           <font color = "red">			==></font>
118256     			2'b10 : Rx_Req_Rdy = 1'b1 ;
           <font color = "red">			==></font>
118257     			2'b01 : Rx_Req_Rdy = 1'b0 ;
           <font color = "red">			==></font>
118258     			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118289     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118290     			Reg_Addr <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
118291     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118292     			Reg_Addr <= #1.0 ( Rx_Req_Addr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118308     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118309     			Addr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118310     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
118311     			Addr <= #1.0 ( StrmAddr [2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118315     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118316     			RegBe1_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
118317     		else if ( DRegCe [0] | BeClr )
           		     <font color = "red">-2-</font>  
118318     			RegBe1_0 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [0] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118320     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118321     			RegBe1_1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
118322     		else if ( DRegCe [1] | BeClr )
           		     <font color = "red">-2-</font>  
118323     			RegBe1_1 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [1] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118326     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118327     			Reg_BurstType <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118328     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118329     			Reg_BurstType <= #1.0 ( Rx_Req_BurstType );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118334     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118335     			RegData1_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
118336     		else if ( DRegCe [0] )
           		     <font color = "red">-2-</font>  
118337     			RegData1_0 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118339     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118340     			RegData1_1 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
118341     		else if ( DRegCe [1] )
           		     <font color = "red">-2-</font>  
118342     			RegData1_1 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118345     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118346     			Reg_Len1 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
118347     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118348     			Reg_Len1 <= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118351     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118352     			Reg_Lock <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118353     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118354     			Reg_Lock <= #1.0 ( Rx_Req_Lock );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118357     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118358     			Reg_Opc <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
118359     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118360     			Reg_Opc <= #1.0 ( Rx_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118363     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118364     			Reg_SeqId <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
118365     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118366     			Reg_SeqId <= #1.0 ( Rx_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118369     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118370     			Reg_SeqUnOrdered <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118371     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118372     			Reg_SeqUnOrdered <= #1.0 ( Rx_Req_SeqUnOrdered );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118375     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118376     			Reg_SeqUnique <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118377     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118378     			Reg_SeqUnique <= #1.0 ( Rx_Req_SeqUnique );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118381     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118382     			Reg_User <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
118383     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
118384     			Reg_User <= #1.0 ( Rx_Req_User );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_110730">
    <li>
      <a href="#inst_tag_110730_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_110730_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_110730_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_110730_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_110731">
    <li>
      <a href="#inst_tag_110731_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_110731_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_110731_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_110731_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
