{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543897789388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543897789389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 12:29:49 2018 " "Processing started: Tue Dec 04 12:29:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543897789389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543897789389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd1602 -c lcd1602 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543897789389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1543897789587 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "esp8266_encode.v(35) " "Verilog HDL information at esp8266_encode.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1543897789613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sig sig esp8266_encode.v(3) " "Verilog HDL Declaration information at esp8266_encode.v(3): object \"Sig\" differs only in case from object \"sig\" in the same scope" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543897789614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_send data_send esp8266_encode.v(4) " "Verilog HDL Declaration information at esp8266_encode.v(4): object \"Data_send\" differs only in case from object \"data_send\" in the same scope" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543897789614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/esp8266_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file source/esp8266_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 esp8266_encode " "Found entity 1: esp8266_encode" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897789615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897789615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/esp8266_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file source/esp8266_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 esp8266_decode " "Found entity 1: esp8266_decode" {  } { { "source/esp8266_decode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897789617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897789617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clk_set.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clk_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_set " "Found entity 1: clk_set" {  } { { "source/clk_set.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/clk_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897789619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897789619 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd1602.v(498) " "Verilog HDL warning at lcd1602.v(498): extended using \"x\" or \"z\"" {  } { { "source/lcd1602.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/lcd1602.v" 498 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543897789622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd1602.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd1602 " "Found entity 1: lcd1602" {  } { { "source/lcd1602.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/lcd1602.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897789622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897789622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "source/uart_tx.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897789625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897789625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "source/uart_rx.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897789627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897789627 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "top top.v(6) " "Verilog Module Declaration warning at top.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"top\"" {  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897789628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/top.v 1 1 " "Found 1 design units, including 1 entities, in source file source/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897789628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897789628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/receivemessage_control.v 1 1 " "Found 1 design units, including 1 entities, in source file source/receivemessage_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReceiveMessage_control " "Found entity 1: ReceiveMessage_control" {  } { { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897789630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897789630 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543897789909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_set clk_set:CLK_UART " "Elaborating entity \"clk_set\" for hierarchy \"clk_set:CLK_UART\"" {  } { { "source/top.v" "CLK_UART" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897789911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esp8266_encode esp8266_encode:encode " "Elaborating entity \"esp8266_encode\" for hierarchy \"esp8266_encode:encode\"" {  } { { "source/top.v" "encode" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897789913 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "str esp8266_encode.v(32) " "Verilog HDL or VHDL warning at esp8266_encode.v(32): object \"str\" assigned a value but never read" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543897789919 "|top|esp8266_encode:encode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 esp8266_encode.v(52) " "Verilog HDL assignment warning at esp8266_encode.v(52): truncated value with size 32 to match size of target (16)" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543897789919 "|top|esp8266_encode:encode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 esp8266_encode.v(62) " "Verilog HDL assignment warning at esp8266_encode.v(62): truncated value with size 32 to match size of target (16)" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543897789919 "|top|esp8266_encode:encode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 esp8266_encode.v(65) " "Verilog HDL assignment warning at esp8266_encode.v(65): truncated value with size 32 to match size of target (16)" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543897789919 "|top|esp8266_encode:encode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_done esp8266_encode.v(35) " "Verilog HDL Always Construct warning at esp8266_encode.v(35): inferring latch(es) for variable \"send_done\", which holds its previous value in one or more paths through the always construct" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543897789919 "|top|esp8266_encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_done esp8266_encode.v(35) " "Inferred latch for \"send_done\" at esp8266_encode.v(35)" {  } { { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543897789920 "|top|esp8266_encode:encode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:module_tx_esp8266 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:module_tx_esp8266\"" {  } { { "source/top.v" "module_tx_esp8266" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897789921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:module_rx_esp8266 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:module_rx_esp8266\"" {  } { { "source/top.v" "module_rx_esp8266" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897789922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esp8266_decode esp8266_decode:decode " "Elaborating entity \"esp8266_decode\" for hierarchy \"esp8266_decode:decode\"" {  } { { "source/top.v" "decode" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897789924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 esp8266_decode.v(41) " "Verilog HDL assignment warning at esp8266_decode.v(41): truncated value with size 32 to match size of target (4)" {  } { { "source/esp8266_decode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_decode.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543897789925 "|top|esp8266_decode:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReceiveMessage_control ReceiveMessage_control:UU " "Elaborating entity \"ReceiveMessage_control\" for hierarchy \"ReceiveMessage_control:UU\"" {  } { { "source/top.v" "UU" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897789926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ReceiveMessage_control.v(14) " "Verilog HDL assignment warning at ReceiveMessage_control.v(14): truncated value with size 32 to match size of target (13)" {  } { { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543897789927 "|top|ReceiveMessage_control:UU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd1602 lcd1602:U5 " "Elaborating entity \"lcd1602\" for hierarchy \"lcd1602:U5\"" {  } { { "source/top.v" "U5" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897789928 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "source/top.v" "Mod1" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897792309 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "source/top.v" "Div0" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897792309 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "source/top.v" "Mod0" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897792309 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "source/top.v" "Div1" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897792309 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ReceiveMessage_control:UU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ReceiveMessage_control:UU\|Mult0\"" {  } { { "source/ReceiveMessage_control.v" "Mult0" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897792309 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543897792309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897792330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792331 ""}  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543897792331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/lpm_divide_2bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897792374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897792374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897792381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897792381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897792393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897792393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897792438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897792438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897792482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897792482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897792490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792490 ""}  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543897792490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897792531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897792531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897792538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897792538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_97f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_97f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_97f " "Found entity 1: alt_u_div_97f" {  } { { "db/alt_u_div_97f.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_97f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897792552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897792552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897792564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792564 ""}  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543897792564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/lpm_divide_6bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897792607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897792607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897792617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792617 ""}  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543897792617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897792659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897792659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897792667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897792667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897792678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897792678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ReceiveMessage_control:UU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\"" {  } { { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897792702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ReceiveMessage_control:UU\|lpm_mult:Mult0 " "Instantiated megafunction \"ReceiveMessage_control:UU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792702 ""}  } { { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543897792702 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core ReceiveMessage_control:UU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792723 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ReceiveMessage_control:UU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792733 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] ReceiveMessage_control:UU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897792791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897792791 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ReceiveMessage_control:UU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792798 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ReceiveMessage_control:UU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "C:/Users/wslibeia/Desktop/bishe/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543897792843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543897792843 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ReceiveMessage_control:UU\|lpm_mult:Mult0\|altshift:external_latency_ffs ReceiveMessage_control:UU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ReceiveMessage_control:UU\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "source/ReceiveMessage_control.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/ReceiveMessage_control.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543897792853 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1543897793095 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source/esp8266_decode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_decode.v" 58 -1 0 } } { "source/esp8266_encode.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/esp8266_encode.v" 45 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1543897793169 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1543897793170 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543897793956 "|top|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543897793956 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543897794111 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_6_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_6_result_int\[0\]~12\"" {  } { { "db/alt_u_div_97f.tdf" "add_sub_6_result_int\[0\]~12" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_97f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897795242 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_8_result_int\[0\]~14 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_8_result_int\[0\]~14\"" {  } { { "db/alt_u_div_97f.tdf" "add_sub_8_result_int\[0\]~14" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_97f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897795242 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_9_result_int\[0\]~14 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_9_result_int\[0\]~14\"" {  } { { "db/alt_u_div_97f.tdf" "add_sub_9_result_int\[0\]~14" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_97f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897795242 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_11_result_int\[0\]~14 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_11_result_int\[0\]~14\"" {  } { { "db/alt_u_div_97f.tdf" "add_sub_11_result_int\[0\]~14" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_97f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897795242 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_2jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_6_result_int\[0\]~12 " "Logic cell \"lpm_divide:Div0\|lpm_divide_2jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_6_result_int\[0\]~12\"" {  } { { "db/alt_u_div_97f.tdf" "add_sub_6_result_int\[0\]~12" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_97f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897795242 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_2jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_8_result_int\[0\]~16 " "Logic cell \"lpm_divide:Div0\|lpm_divide_2jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_8_result_int\[0\]~16\"" {  } { { "db/alt_u_div_97f.tdf" "add_sub_8_result_int\[0\]~16" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_97f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897795242 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_2jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_9_result_int\[0\]~16 " "Logic cell \"lpm_divide:Div0\|lpm_divide_2jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_97f:divider\|add_sub_9_result_int\[0\]~16\"" {  } { { "db/alt_u_div_97f.tdf" "add_sub_9_result_int\[0\]~16" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_97f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897795242 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_27f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897795242 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_27f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897795242 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_27f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897795242 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/wslibeia/Desktop/bishe/db/alt_u_div_27f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897795242 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1543897795242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wslibeia/Desktop/bishe/output_files/lcd1602.map.smsg " "Generated suppressed messages file C:/Users/wslibeia/Desktop/bishe/output_files/lcd1602.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1543897795300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543897795441 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897795441 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_PC " "No output dependent on input pin \"rx_PC\"" {  } { { "source/top.v" "" { Text "C:/Users/wslibeia/Desktop/bishe/source/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543897795563 "|top|rx_PC"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1543897795563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1544 " "Implemented 1544 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543897795564 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543897795564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1527 " "Implemented 1527 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543897795564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543897795564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543897795583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 12:29:55 2018 " "Processing ended: Tue Dec 04 12:29:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543897795583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543897795583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543897795583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543897795583 ""}
