# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../Full_adder/Full_adder.srcs/sources_1/new/Full_adder.sv" \
"../../../../../Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/GP_block.sv" \
"../../../../../Half_adder/Half_adder.srcs/sources_1/new/Half_adder.sv" \
"../../../../../Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/Prefix_adder4bit.sv" \
"../../../../../exact_compressor/exact_compressor.srcs/sources_1/new/exact_compressor.sv" \
"../../../../../Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/gen_prop.sv" \
"../../../../multiplier_compressor_better.srcs/sources_1/new/multiplier_compressor_better.sv" \
"../../../../../ripple_16/ripple_16.srcs/sources_1/new/ripple_16.sv" \
"../../../../../Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/sum_prefix.sv" \
"../../../../multiplier_compressor_better.srcs/sim_1/new/multiplier_compressor_better_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
