

================================================================
== Vitis HLS Report for 'matprod'
================================================================
* Date:           Tue Apr  2 20:24:20 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_3_VITIS_LOOP_27_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 24 
21 --> 22 
22 --> 23 
23 --> 20 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 12.8>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 32 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 33 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%N3_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N3"   --->   Operation 35 'read' 'N3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%N2_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N2"   --->   Operation 36 'read' 'N2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%N1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N1"   --->   Operation 37 'read' 'N1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%m3_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %m3"   --->   Operation 38 'read' 'm3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%m2_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %m2"   --->   Operation 39 'read' 'm2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%m1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %m1"   --->   Operation 40 'read' 'm1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%m1_buffer = alloca i32 1" [first_accel/matprod.cpp:19]   --->   Operation 41 'alloca' 'm1_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%m2_buffer = alloca i32 1" [first_accel/matprod.cpp:20]   --->   Operation 42 'alloca' 'm2_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%m3_buffer = alloca i32 1" [first_accel/matprod.cpp:21]   --->   Operation 43 'alloca' 'm3_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 44 [1/1] (8.47ns)   --->   "%mul = mul i32 %N2_read, i32 %N1_read"   --->   Operation 44 'mul' 'mul' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %mul" [first_accel/matprod.cpp:23]   --->   Operation 45 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (2.43ns)   --->   "%icmp_ln23 = icmp_sgt  i32 %mul, i32 0" [first_accel/matprod.cpp:23]   --->   Operation 46 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %m1_read, i32 2, i32 31" [first_accel/matprod.cpp:23]   --->   Operation 47 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.94ns)   --->   "%empty = select i1 %icmp_ln23, i31 %trunc_ln23, i31 0" [first_accel/matprod.cpp:23]   --->   Operation 48 'select' 'empty' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %m2_read, i32 2, i32 31" [first_accel/matprod.cpp:24]   --->   Operation 49 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %N3_read" [first_accel/matprod.cpp:26]   --->   Operation 50 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i32 %N2_read" [first_accel/matprod.cpp:26]   --->   Operation 51 'trunc' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.61ns)   --->   "%store_ln26 = store i64 0, i64 %indvar_flatten" [first_accel/matprod.cpp:26]   --->   Operation 52 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 53 [1/1] (1.61ns)   --->   "%store_ln26 = store i31 0, i31 %i_2" [first_accel/matprod.cpp:26]   --->   Operation 53 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 54 [1/1] (1.61ns)   --->   "%store_ln26 = store i31 0, i31 %j" [first_accel/matprod.cpp:26]   --->   Operation 54 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i30 %trunc_ln23_1" [first_accel/matprod.cpp:23]   --->   Operation 55 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %sext_ln23" [first_accel/matprod.cpp:23]   --->   Operation 56 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i31 %empty" [first_accel/matprod.cpp:23]   --->   Operation 57 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [7/7] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln23" [first_accel/matprod.cpp:23]   --->   Operation 58 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 59 [6/7] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln23" [first_accel/matprod.cpp:23]   --->   Operation 59 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 60 [5/7] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln23" [first_accel/matprod.cpp:23]   --->   Operation 60 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 61 [4/7] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln23" [first_accel/matprod.cpp:23]   --->   Operation 61 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 62 [3/7] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln23" [first_accel/matprod.cpp:23]   --->   Operation 62 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 63 [2/7] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln23" [first_accel/matprod.cpp:23]   --->   Operation 63 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 64 [1/7] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln23" [first_accel/matprod.cpp:23]   --->   Operation 64 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.04>
ST_9 : Operation 65 [2/2] (4.04ns)   --->   "%call_ln23 = call void @matprod_Pipeline_VITIS_LOOP_23_1, i32 %gmem, i30 %trunc_ln23_1, i32 %mul, i32 %m1_buffer" [first_accel/matprod.cpp:23]   --->   Operation 65 'call' 'call_ln23' <Predicate = true> <Delay = 4.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 11.8>
ST_10 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln23 = call void @matprod_Pipeline_VITIS_LOOP_23_1, i32 %gmem, i30 %trunc_ln23_1, i32 %mul, i32 %m1_buffer" [first_accel/matprod.cpp:23]   --->   Operation 66 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 67 [1/1] (8.47ns)   --->   "%mul6 = mul i32 %N3_read, i32 %N2_read"   --->   Operation 67 'mul' 'mul6' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %mul6" [first_accel/matprod.cpp:24]   --->   Operation 68 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (2.43ns)   --->   "%icmp_ln24 = icmp_sgt  i32 %mul6, i32 0" [first_accel/matprod.cpp:24]   --->   Operation 69 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.94ns)   --->   "%empty_25 = select i1 %icmp_ln24, i31 %trunc_ln24, i31 0" [first_accel/matprod.cpp:24]   --->   Operation 70 'select' 'empty_25' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i30 %trunc_ln24_1" [first_accel/matprod.cpp:24]   --->   Operation 71 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %sext_ln24" [first_accel/matprod.cpp:24]   --->   Operation 72 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i31 %empty_25" [first_accel/matprod.cpp:24]   --->   Operation 73 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [7/7] (14.6ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln24" [first_accel/matprod.cpp:24]   --->   Operation 74 'readreq' 'empty_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 75 [6/7] (14.6ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln24" [first_accel/matprod.cpp:24]   --->   Operation 75 'readreq' 'empty_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 76 [5/7] (14.6ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln24" [first_accel/matprod.cpp:24]   --->   Operation 76 'readreq' 'empty_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 77 [4/7] (14.6ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln24" [first_accel/matprod.cpp:24]   --->   Operation 77 'readreq' 'empty_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 78 [3/7] (14.6ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln24" [first_accel/matprod.cpp:24]   --->   Operation 78 'readreq' 'empty_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 79 [2/7] (14.6ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln24" [first_accel/matprod.cpp:24]   --->   Operation 79 'readreq' 'empty_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 80 [1/7] (14.6ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln24" [first_accel/matprod.cpp:24]   --->   Operation 80 'readreq' 'empty_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 4.04>
ST_18 : Operation 81 [2/2] (4.04ns)   --->   "%call_ln24 = call void @matprod_Pipeline_VITIS_LOOP_24_2, i32 %gmem, i30 %trunc_ln24_1, i32 %mul6, i32 %m2_buffer" [first_accel/matprod.cpp:24]   --->   Operation 81 'call' 'call_ln24' <Predicate = true> <Delay = 4.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 8.47>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [first_accel/matprod.cpp:6]   --->   Operation 82 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m1, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m3, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m3, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N1"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N1, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N2"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N3"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N3, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N3, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln24 = call void @matprod_Pipeline_VITIS_LOOP_24_2, i32 %gmem, i30 %trunc_ln24_1, i32 %mul6, i32 %m2_buffer" [first_accel/matprod.cpp:24]   --->   Operation 101 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i32 %N1_read" [first_accel/matprod.cpp:26]   --->   Operation 102 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i32 %N3_read" [first_accel/matprod.cpp:26]   --->   Operation 103 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (8.47ns)   --->   "%mul_ln26 = mul i64 %zext_ln26, i64 %zext_ln26_1" [first_accel/matprod.cpp:26]   --->   Operation 104 'mul' 'mul_ln26' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_28_5" [first_accel/matprod.cpp:26]   --->   Operation 105 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 11.8>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [first_accel/matprod.cpp:27]   --->   Operation 106 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [first_accel/matprod.cpp:26]   --->   Operation 107 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %j_1" [first_accel/matprod.cpp:27]   --->   Operation 108 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (2.43ns)   --->   "%icmp_ln27 = icmp_slt  i32 %zext_ln27, i32 %N3_read" [first_accel/matprod.cpp:27]   --->   Operation 109 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 110 [1/1] (2.83ns)   --->   "%icmp_ln26 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln26" [first_accel/matprod.cpp:26]   --->   Operation 110 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 111 [1/1] (3.56ns)   --->   "%add_ln26 = add i64 %indvar_flatten_load, i64 1" [first_accel/matprod.cpp:26]   --->   Operation 111 'add' 'add_ln26' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc53.loopexit, void %VITIS_LOOP_37_6.loopexit" [first_accel/matprod.cpp:26]   --->   Operation 112 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "%i_2_load = load i31 %i_2" [first_accel/matprod.cpp:26]   --->   Operation 113 'load' 'i_2_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.94ns)   --->   "%select_ln26 = select i1 %icmp_ln27, i31 %j_1, i31 0" [first_accel/matprod.cpp:26]   --->   Operation 114 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 115 [1/1] (2.66ns)   --->   "%add_ln26_1 = add i31 %i_2_load, i31 1" [first_accel/matprod.cpp:26]   --->   Operation 115 'add' 'add_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 116 [1/1] (0.94ns)   --->   "%select_ln26_1 = select i1 %icmp_ln27, i31 %i_2_load, i31 %add_ln26_1" [first_accel/matprod.cpp:26]   --->   Operation 116 'select' 'select_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i31 %select_ln26_1" [first_accel/matprod.cpp:26]   --->   Operation 117 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (4.73ns)   --->   "%mul_ln26_1 = mul i10 %trunc_ln26_2, i10 %trunc_ln26_1" [first_accel/matprod.cpp:26]   --->   Operation 118 'mul' 'mul_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 4.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 119 [3/3] (1.45ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln26_2 = mul i10 %trunc_ln26_2, i10 %trunc_ln26" [first_accel/matprod.cpp:26]   --->   Operation 119 'mul' 'mul_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i31 %select_ln26" [first_accel/matprod.cpp:27]   --->   Operation 120 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 121 [2/2] (0.00ns)   --->   "%call_ln26 = call void @matprod_Pipeline_VITIS_LOOP_28_5, i32 %N2_read, i10 %mul_ln26_1, i32 %m1_buffer, i10 %trunc_ln26, i10 %trunc_ln27, i32 %m2_buffer, i32 %regc" [first_accel/matprod.cpp:26]   --->   Operation 121 'call' 'call_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 122 [1/1] (2.66ns)   --->   "%add_ln27 = add i31 %select_ln26, i31 1" [first_accel/matprod.cpp:27]   --->   Operation 122 'add' 'add_ln27' <Predicate = (!icmp_ln26)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 123 [1/1] (1.61ns)   --->   "%store_ln27 = store i64 %add_ln26, i64 %indvar_flatten" [first_accel/matprod.cpp:27]   --->   Operation 123 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.61>
ST_20 : Operation 124 [1/1] (1.61ns)   --->   "%store_ln27 = store i31 %select_ln26_1, i31 %i_2" [first_accel/matprod.cpp:27]   --->   Operation 124 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.61>
ST_20 : Operation 125 [1/1] (1.61ns)   --->   "%store_ln27 = store i31 %add_ln27, i31 %j" [first_accel/matprod.cpp:27]   --->   Operation 125 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.61>
ST_20 : Operation 126 [1/1] (8.47ns)   --->   "%mul58 = mul i32 %N3_read, i32 %N1_read"   --->   Operation 126 'mul' 'mul58' <Predicate = (icmp_ln26)> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %mul58" [first_accel/matprod.cpp:37]   --->   Operation 127 'trunc' 'trunc_ln37' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (2.43ns)   --->   "%icmp_ln37 = icmp_sgt  i32 %mul58, i32 0" [first_accel/matprod.cpp:37]   --->   Operation 128 'icmp' 'icmp_ln37' <Predicate = (icmp_ln26)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln37_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %m3_read, i32 2, i32 31" [first_accel/matprod.cpp:37]   --->   Operation 129 'partselect' 'trunc_ln37_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (0.94ns)   --->   "%empty_27 = select i1 %icmp_ln37, i31 %trunc_ln37, i31 0" [first_accel/matprod.cpp:37]   --->   Operation 130 'select' 'empty_27' <Predicate = (icmp_ln26)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.45>
ST_21 : Operation 131 [2/3] (1.45ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln26_2 = mul i10 %trunc_ln26_2, i10 %trunc_ln26" [first_accel/matprod.cpp:26]   --->   Operation 131 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln26 = call void @matprod_Pipeline_VITIS_LOOP_28_5, i32 %N2_read, i10 %mul_ln26_1, i32 %m1_buffer, i10 %trunc_ln26, i10 %trunc_ln27, i32 %m2_buffer, i32 %regc" [first_accel/matprod.cpp:26]   --->   Operation 132 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.10>
ST_22 : Operation 133 [1/3] (0.00ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln26_2 = mul i10 %trunc_ln26_2, i10 %trunc_ln26" [first_accel/matprod.cpp:26]   --->   Operation 133 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 134 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i10 %trunc_ln27, i10 %mul_ln26_2" [first_accel/matprod.cpp:33]   --->   Operation 134 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 5.35>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_3_VITIS_LOOP_27_4_str"   --->   Operation 135 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [first_accel/matprod.cpp:27]   --->   Operation 136 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%regc_load = load i32 %regc" [first_accel/matprod.cpp:33]   --->   Operation 137 'load' 'regc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 138 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i10 %trunc_ln27, i10 %mul_ln26_2" [first_accel/matprod.cpp:33]   --->   Operation 138 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %add_ln33" [first_accel/matprod.cpp:33]   --->   Operation 139 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%m3_buffer_addr = getelementptr i32 %m3_buffer, i32 0, i32 %zext_ln33" [first_accel/matprod.cpp:33]   --->   Operation 140 'getelementptr' 'm3_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %regc_load, i10 %m3_buffer_addr" [first_accel/matprod.cpp:33]   --->   Operation 141 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_28_5" [first_accel/matprod.cpp:27]   --->   Operation 142 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 24 <SV = 20> <Delay = 14.6>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i30 %trunc_ln37_1" [first_accel/matprod.cpp:37]   --->   Operation 143 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %sext_ln37" [first_accel/matprod.cpp:37]   --->   Operation 144 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i31 %empty_27" [first_accel/matprod.cpp:37]   --->   Operation 145 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (14.6ns)   --->   "%empty_28 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln37" [first_accel/matprod.cpp:37]   --->   Operation 146 'writereq' 'empty_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 4.04>
ST_25 : Operation 147 [2/2] (4.04ns)   --->   "%call_ln37 = call void @matprod_Pipeline_VITIS_LOOP_37_6, i32 %gmem, i30 %trunc_ln37_1, i32 %mul58, i32 %m3_buffer" [first_accel/matprod.cpp:37]   --->   Operation 147 'call' 'call_ln37' <Predicate = true> <Delay = 4.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 22> <Delay = 0.00>
ST_26 : Operation 148 [1/2] (0.00ns)   --->   "%call_ln37 = call void @matprod_Pipeline_VITIS_LOOP_37_6, i32 %gmem, i30 %trunc_ln37_1, i32 %mul58, i32 %m3_buffer" [first_accel/matprod.cpp:37]   --->   Operation 148 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 23> <Delay = 14.6>
ST_27 : Operation 149 [5/5] (14.6ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 149 'writeresp' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 24> <Delay = 14.6>
ST_28 : Operation 150 [4/5] (14.6ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 150 'writeresp' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 25> <Delay = 14.6>
ST_29 : Operation 151 [3/5] (14.6ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 151 'writeresp' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 26> <Delay = 14.6>
ST_30 : Operation 152 [2/5] (14.6ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 152 'writeresp' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 27> <Delay = 14.6>
ST_31 : Operation 153 [1/5] (14.6ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 153 'writeresp' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [first_accel/matprod.cpp:38]   --->   Operation 154 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 12.9ns
The critical path consists of the following:
	s_axi read operation ('N2') on port 'N2' [32]  (1 ns)
	'mul' operation ('mul') [40]  (8.47 ns)
	'icmp' operation ('icmp_ln23', first_accel/matprod.cpp:23) [42]  (2.44 ns)
	'select' operation ('empty', first_accel/matprod.cpp:23) [46]  (0.944 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', first_accel/matprod.cpp:23) [45]  (0 ns)
	bus request operation ('empty_24', first_accel/matprod.cpp:23) on port 'gmem' (first_accel/matprod.cpp:23) [48]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_24', first_accel/matprod.cpp:23) on port 'gmem' (first_accel/matprod.cpp:23) [48]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_24', first_accel/matprod.cpp:23) on port 'gmem' (first_accel/matprod.cpp:23) [48]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_24', first_accel/matprod.cpp:23) on port 'gmem' (first_accel/matprod.cpp:23) [48]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_24', first_accel/matprod.cpp:23) on port 'gmem' (first_accel/matprod.cpp:23) [48]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_24', first_accel/matprod.cpp:23) on port 'gmem' (first_accel/matprod.cpp:23) [48]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_24', first_accel/matprod.cpp:23) on port 'gmem' (first_accel/matprod.cpp:23) [48]  (14.6 ns)

 <State 9>: 4.05ns
The critical path consists of the following:
	'call' operation ('call_ln23', first_accel/matprod.cpp:23) to 'matprod_Pipeline_VITIS_LOOP_23_1' [49]  (4.05 ns)

 <State 10>: 11.9ns
The critical path consists of the following:
	'mul' operation ('mul6') [50]  (8.47 ns)
	'icmp' operation ('icmp_ln24', first_accel/matprod.cpp:24) [52]  (2.44 ns)
	'select' operation ('empty_25', first_accel/matprod.cpp:24) [56]  (0.944 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', first_accel/matprod.cpp:24) [55]  (0 ns)
	bus request operation ('empty_26', first_accel/matprod.cpp:24) on port 'gmem' (first_accel/matprod.cpp:24) [58]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_26', first_accel/matprod.cpp:24) on port 'gmem' (first_accel/matprod.cpp:24) [58]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_26', first_accel/matprod.cpp:24) on port 'gmem' (first_accel/matprod.cpp:24) [58]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_26', first_accel/matprod.cpp:24) on port 'gmem' (first_accel/matprod.cpp:24) [58]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_26', first_accel/matprod.cpp:24) on port 'gmem' (first_accel/matprod.cpp:24) [58]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_26', first_accel/matprod.cpp:24) on port 'gmem' (first_accel/matprod.cpp:24) [58]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_26', first_accel/matprod.cpp:24) on port 'gmem' (first_accel/matprod.cpp:24) [58]  (14.6 ns)

 <State 18>: 4.05ns
The critical path consists of the following:
	'call' operation ('call_ln24', first_accel/matprod.cpp:24) to 'matprod_Pipeline_VITIS_LOOP_24_2' [59]  (4.05 ns)

 <State 19>: 8.47ns
The critical path consists of the following:
	'mul' operation ('mul_ln26', first_accel/matprod.cpp:26) [64]  (8.47 ns)

 <State 20>: 11.9ns
The critical path consists of the following:
	'mul' operation ('mul58') [100]  (8.47 ns)
	'icmp' operation ('icmp_ln37', first_accel/matprod.cpp:37) [102]  (2.44 ns)
	'select' operation ('empty_27', first_accel/matprod.cpp:37) [106]  (0.944 ns)

 <State 21>: 1.45ns
The critical path consists of the following:
	'mul' operation of DSP[90] ('mul_ln26_2', first_accel/matprod.cpp:26) [85]  (1.45 ns)

 <State 22>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[90] ('mul_ln26_2', first_accel/matprod.cpp:26) [85]  (0 ns)
	'add' operation of DSP[90] ('add_ln33', first_accel/matprod.cpp:33) [90]  (2.1 ns)

 <State 23>: 5.36ns
The critical path consists of the following:
	'add' operation of DSP[90] ('add_ln33', first_accel/matprod.cpp:33) [90]  (2.1 ns)
	'getelementptr' operation ('m3_buffer_addr', first_accel/matprod.cpp:33) [92]  (0 ns)
	'store' operation ('store_ln33', first_accel/matprod.cpp:33) of variable 'regc_load', first_accel/matprod.cpp:33 on array 'm3_buffer', first_accel/matprod.cpp:21 [93]  (3.26 ns)

 <State 24>: 14.6ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', first_accel/matprod.cpp:37) [105]  (0 ns)
	bus request operation ('empty_28', first_accel/matprod.cpp:37) on port 'gmem' (first_accel/matprod.cpp:37) [108]  (14.6 ns)

 <State 25>: 4.05ns
The critical path consists of the following:
	'call' operation ('call_ln37', first_accel/matprod.cpp:37) to 'matprod_Pipeline_VITIS_LOOP_37_6' [109]  (4.05 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_29', first_accel/matprod.cpp:38) on port 'gmem' (first_accel/matprod.cpp:38) [110]  (14.6 ns)

 <State 28>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_29', first_accel/matprod.cpp:38) on port 'gmem' (first_accel/matprod.cpp:38) [110]  (14.6 ns)

 <State 29>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_29', first_accel/matprod.cpp:38) on port 'gmem' (first_accel/matprod.cpp:38) [110]  (14.6 ns)

 <State 30>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_29', first_accel/matprod.cpp:38) on port 'gmem' (first_accel/matprod.cpp:38) [110]  (14.6 ns)

 <State 31>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_29', first_accel/matprod.cpp:38) on port 'gmem' (first_accel/matprod.cpp:38) [110]  (14.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
