// Seed: 3256785164
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output id_6,
    input id_7,
    input id_8,
    input logic id_9,
    input logic id_10,
    input id_11
);
  always @(id_7 == id_9, posedge id_2) begin
    id_6 <= id_7;
  end
endmodule
