<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Agilex™ 7 FPGA and SoC FPGA M-Series</title>

    <!-- slider -->
    <link rel="stylesheet" href="/css/all.min.css">
    <link rel="stylesheet" href="/css/animate.min.css">
    <link rel="stylesheet" href="/css/owl.carousel.min.css">
    <link rel="stylesheet" href="/css/owl.theme.default.min.css">

    <link rel="stylesheet" href="/css/mv_product/agilex_7_FPGAs_and_SoC_FPGAs_M_Series_overview.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_FPGA_portfolio.html">Agilex™ FPGA Portfolio</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_7_FPGAs_and_SoC_FPGAs_overview.html">Agilex™ 7 FPGA and SoC FPGA</a></li>
                    <li><p class="mb-0">Agilex™ 7 FPGA and SoC FPGA M-Series</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12"">
                        <h1>Agilex™ 7 FPGA and SoC FPGA M-Series</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/data-center-gpu-max-badge.png.rendition.intel.web.480.270.png" alt="">
                        </div>
                        <p>M-Series devices are optimized for compute- and memory-intensive applications. Leveraging Intel 7 process technology, this series builds upon I-Series device features offering an extensive memory hierarchy including integrated high-bandwidth memory (HBM) with digital signal processing (DSP) and high-efficiency interfaces to DDR5 memory with a hard memory Network-on-Chip (NoC) to maximize memory bandwidth.​</p>
                        <p><a href="">Read more about Agilex™ 7 FPGA product brief ›</a></p>
                        <p><a href="">Get started with the design journey ›</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/badge-agilex-inside-reduced_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/agilex_7_FPGAs_and_SoC_FPGAs_M_Series_product.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Products</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/agilex_7_FPGAs_and_SoC_FPGAs_M_Series_design_hub.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Design Hub</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!--------------------------------- Optimized for -------------------------------->
    <!-- Optimized -->
    <section>
        <div class="mv_maximize_bg_color mv_maximize_inpect_without_slider">
            <div class="container">
                <div class="row">
                    <div class="mv_maximize col-xs-12">
                        <h2 class="mb-4">Highest Memory Bandwidth<sup>1</sup></h2>
                    </div>
                </div>
                <div class="row">
                    <div class="col-xs-12 col-sm-4 ">
                        <div class="mv_maximize_comntent">
                            <h4>Up to</h4>
                            <p class="mv_headline_font">1
                                <span class="mv_maximize_bottom">TBps</span>
                            </p>
                            <p class="">as the industry’s highest memory bandwidth FPGA<sup>1</sup></p>
                        </div>
                    </div>
                    <div class="col-xs-12 col-sm-4 ">
                        <div class="mv_maximize_comntent">
                            <h4>The industry’s highest</h4>
                            <p class="mv_headline_font">DSP
                            </p>
                            <p class="">compute density in an HBM-enabled FPGA<sup>2</sup></p>
                        </div>
                    </div>
                    <div class="col-xs-12 col-sm-4 ">
                        <div class="mv_maximize_comntent">
                            <h4>The industry’s 1st</h4>
                            <p class="mv_headline_font">DDR5
                            </p>
                            <p class="">enabled high-end FPGA</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Optimized slider -->
    <section>
        <div class="mv_maximize_bg_color mv_maximize_inpect_slider">
            <div class="container">
                <div class="mv_maximize">
                    <h2 class="mb-4">Highest Memory Bandwidth<sup>1</sup></h2>
                </div>
                <div class="mv_main_spark owl-carousel owl-theme mv_maximize_carousel">
                    <div class="mv_maximize_comntent">
                        <h4>Up to</h4>
                        <p class="mv_headline_font">1
                            <span class="mv_maximize_bottom">TBps</span>
                        </p>
                        <p class="">as the industry’s highest memory bandwidth FPGA<sup>1</sup></p>
                    </div>
                    <div class="mv_maximize_comntent">
                        <h4>The industry’s highest</h4>
                        <p class="mv_headline_font">DSP
                        </p>
                        <p class="">compute density in an HBM-enabled FPGA<sup>2</sup></p>
                    </div>
                    <div class="mv_maximize_comntent">
                        <h4>The industry’s 1st</h4>
                        <p class="mv_headline_font">DDR5
                        </p>
                        <p class="">enabled high-end FPGA</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!---------------------------- I-Series Chip ------------------------------>
    <section>
        <div class="mv_deploy_nav_tab" style="background-color: #f7f7f7 !important;">
            <div class="container">
                <ul class="nav nav-pills mv_deploy_nav_pills justify-content-lg-center" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link active mv_deploy_nav_link" id="pills-home-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-home" type="button" role="tab" aria-controls="pills-home"
                            aria-selected="true">
                            <div class="dk_direct_chip">
                                <div>
                                    <i style="font-size: 2.5rem; margin-right: .5rem;" class="fa-solid fa-microchip"></i>
                                </div>
                                <div>
                                    <p class="dk_direct_text mb-0">I-Series Chip Image</p>
                                </div>
                            </div>
                        </button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-profile-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-profile" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">
                            <div class="dk_direct_chip">
                                <div>
                                    <i style="font-size: 2.5rem; margin-right: .5rem;" class="fa-brands fa-youtube"></i>
                                </div>
                                <div>
                                    <p class="dk_direct_text mb-0">Watch Video</p>
                                </div>
                            </div>
                        </button>
                    </li>
                </ul>
            </div>
            <div class="container">
                <div class="tab-content mv_accelerate_padd" id="pills-tabContent" style="background-color: #f7f7f7 !important;">
                    <div class="tab-pane fade show active" id="pills-home" role="tabpanel"
                        aria-labelledby="pills-home-tab" tabindex="0">
                        <div class="container">
                            <div class="">
                                <div class="row justify-content-center">
                                    <div class="col-md-6">
                                        <img class="w-100" src="/img/mv_image/agilex-m-series-chip-graphic_1920-1080.webp" alt="">
                                    </div>
                                    <div class="col-md-4 align-content-center">
                                        <h3 style="font-weight: 300;">Massive Memory Bandwidth FPGA</h3>
                                        <p>The M-Series FPGA, with in-package HBM2E memory, support for LPDDR5, DDR5, and DDR4 memory, features a new hardened memory network-on-chip (NoC) to enable massive memory bandwidth with improved efficiency and fewer FPGA resources required.</p>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-profile" role="tabpanel" aria-labelledby="pills-profile-tab"
                        tabindex="0">
                       <div class="container">
                            <div class="">
                                <div class="row justify-content-center">
                                    <div class="col-md-6">
                                        <video class="w-100" controls loop>
                                            <source src="/img/mv_video/video.mp4">
                                        </video>
                                    </div>
                                    <div class="col-md-4 align-content-center">
                                        <h3 style="font-weight: 300; padding-top:1rem;">The Go-To Solution for Massive Memory Bandwidth</h3>
                                        <p>Watch how M-Series FPGAs provide a solution to your most challenging memory bandwidth applications.</p>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!--------------------------------- Benefits ------------------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_learn_more_con">
                    <h1 class="mb-3" style="font-weight: 350; text-align: center;">Benefits</h1>
                    <div class="row justify-content-center">
                        <div style="padding: 16px;" class="col-md-4 col-sm-6">
                            <h4 style="font-weight: 350;">Built for Fast and High Bandwidth Memory Applications</h4>
                            <p>The M-Series FPGA wide and flexible memory hierarchy with dual dedicated hardened memory controllers, and hardened memory Network on Chip (NoC) allows designers to reach the highest HBM2E and DDR5 memory bandwidth and run the memory computation near the fabric, significantly reducing memory bottlenecks and latency.</p>
                        </div>
                        <div style="padding: 16px;" class="col-md-4 col-sm-6">
                            <h4 style="font-weight: 350;">High Compute Capability</h4>
                            <p>Do the work of multiple FPGAs in one. Up to 37 TFLOPs of FP16 performance3, up to 116 Gbps transceiver rates, and up to 3.9M logical elements (LE) deliver extreme density in an FPGA.</p>
                        </div>
                        <div style="padding: 16px;" class="col-md-4 col-sm-6">
                            <h4 style="font-weight: 350;">Support for High-Bandwidth and Coherent Attach to Intel Processors</h4>
                            <p>Directly attach M-Series FPGA to Intel® Xeon® Scalable processors over the PCIe 5.0 bus or use the new Compute Express Link (CXL) protocol for exceptional I/O performance in moving compute workloads between CPU and FPGA.</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

     <!---------------------------------- Use Cases ------------------------------------->
     <section>
        <div class="mv_learn_how_padd text-white">
            <div class="container">
                <h1 class="mb-3" style="font-weight: 350; text-align: center;">Use Cases and Applications</h1>
                <div class="row justify-content-center">
                    <div style="padding:16px;" class="col-md-6 col-sm-6">
                        <div class="row">
                            <div class="col-5">
                                <img class="w-100 mb-3" src="/img/mv_image/adobestock-327009010_1920-1080.avif" alt="">
                            </div>
                            <div class="col-7">
                                <h4 style="font-weight: 350;"><a class="b_special_a" href="">Overcome Memory Bottlenecks</a></h4>
                                <p>M-Series FPGAs combine high fabric densities and flexible memory options such as HBM2E, LPDDR5, DDR5, and DDR4 memory support to provide the right balance of capacity, power efficiency, and performance for memory-driven workloads in Network, Broadcast, Cloud, and more.</p>
                                <a class="mv_read_the_btn" href="">Read the solution brief</a>
                            </div>
                        </div>
                    </div>
                    <div style="padding:16px;" class="col-md-6 col-sm-6">
                        <div class="row">
                            <div class="col-5">
                                <img class="w-100 mb-3" src="/img/mv_image/adobestock-243112971_1920-1080.avif" alt="">
                            </div>
                            <div class="col-7">
                                <h4 style="font-weight: 350;"><a class="b_special_a" href="">Enable Next-Gen Applications with a Data Superhighway</a></h4>
                                <p>Offering the industry’s highest speed transceivers (116G PAM4), PCIe 5.0, Compute Express Link, 400G Ethernet, and the highest DSP compute density2, the M-Series devices can support the throughput requirements of the most demanding applications from the data center to the edge.</p>
                                <a class="mv_read_the_btn" href="">Read the solution brief</a>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!--------------------------------- Key Features ------------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_learn_more_con">
                    <h1 class="mb-3" style="font-weight: 350; text-align: center;">Key Features</h1>
                    <div class="row justify-content-center">
                        <div style="padding: 16px;" class="col-md-4 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Variable-precision DSP</a></h4>
                            <p>Up to 38 TFLOPs of FP16 performance3, up to 116 Gbps transceiver rates, and up to 3.9M logical elements (LE) deliver extreme density in an FPGA.</p>
                        </div>
                        <div style="padding: 16px;" class="col-md-4 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Hardened Memory Network-on-Chip</a></h4>
                            <p>By using Hardened memory NoC, unleash the industry’s highest memory bandwidth, up to 1TBps, using in-package HBM2E (up to 32GB capacity) and hardened DDR5/LPDDR5 memory controller (supporting 5,600 Mbps).</p>
                        </div>
                        <div style="padding: 16px;" class="col-md-4 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Second Generation Intel® Hyperflex™ FPGA Architecture</a></h4>
                            <p>This core fabric offers key advantages to enable significant design optimization and key advantages to deliver higher performance, lower total power, greater design functionality, and increased designer productivity.</p>
                        </div>
                        <div style="padding: 16px;" class="col-md-4 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Configurable 116Gb/s Transceivers</a></h4>
                            <p>M-series includes industry’s fastest transceivers 58G/116Gb/s PAM4 and 32GB/s NRZ to allow deployment of 800G Ethernet and single-lane 100Gb/s.</p>
                        </div>
                        <div style="padding: 16px;" class="col-md-4 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="">PCIe 5.0</a></h4>
                            <p>PCI Express (PCIe) protocol is a high-performance, scalable, and feature-rich serial protocol with data transfer rates from 2.5 giga transfers per second (GT/s) to 32.0 GT/s.</p>
                        </div>
                        <div style="padding: 16px;" class="col-md-4 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Compute Express Link (CXL)</a></h4>
                            <p>CXL enables M-series to attach to Intel® Xeon® Scalable processor offering exceptional I/O performance in moving compute workloads between CPU and FPGA.</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!-------------------------------- Related Links ---------------------------------->
    <section>
        <div class="mv_discover_more_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350; color: #fff;">Related Links</h2>
                <div class="row mv_intel_tiber_content">
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Agilex™ 7 Product Brief</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Agilex™ 7 Device Overview</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">FPGA Community​</a>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------- Additional Resources --------------------------->
    <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/Product/B10_intel_Quarts.html">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_product/agilex_5_FPGAs_and_SoC_FPGAs_contact_us.html">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------- Product and Performance Information ----------------------->
    <section class="container py-5">
        <h4 class="h6">Product and Performance Information</h4>
        <div class="disclaimer mb-1" style="font-size: 12px;"><sup>1</sup> Agilex™ 7 FPGA M-Series theoretical maximum bandwidth of 1.099 TBps with 2 banks of HBM2e using ECC as data and 8 DDR5 DIMMs as compared to <a class="b_special_a1" href="">Xilinx Versal HBM</a> memory <a class="b_special_a1" href="">bandwidth of 1.056 TBps</a> as of October 14, 2021, and to <a class="b_special_a1" href="">Achronix Speedster 7t memory bandwidth of 0.5 TBps</a> as of October 14, 2021.</div>
        <div class="disclaimer mb-1" style="font-size: 12px;"><sup>2</sup> Agilex™ 7 FPGA M-Series DSP compute density projected at 88.6 INT8 TOPs and 18.45 FP32 TFLOPs, compared to <a class="b_special_a1" href="">Xilinx Versal HBM at 74.9 INT8 TOPs and 17.5 FP32 TFLOPs</a> of October 14, 2021, and to <a class="b_special_a1" href="">Achronix Speedster 7t at 61.4 INT8 TFLOPs</a> and no support for FP32, as of October 14, 2021.</div>
        <div class="disclaimer" style="font-size: 12px;"><sup>3</sup> Each Agilex™ FPGA DSP block can perform two FP16 floating-point operations (FLOPs) per clock cycle. Total FLOPs for FP16 configuration is derived by multiplying 2x the maximum number of DSP blocks to be offered in a single Agilex™ FPGA by the maximum clock frequency that will be specified for that block.</div>
    </section>
    <!-- ---------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <script src="/js/jquery-3.7.1.js"></script>
    <script src="/js/owl.carousel.min.js"></script>
    <script src="/js/mv_slider.js"></script>

    <script>
        // (Intel Data Center GPU Max Series -> (Intel Data Center GPU Max Series Overview)) Maximize Impact
        $(document).ready(function () {

            $('.owl-carousel.mv_maximize_carousel').owlCarousel({
                loop: true,
                margin: 10,
                nav: false,
                dots: true,
                // nav:true,
                // center:true,

                // autoplay:true,
                // autoplayTimeout:2000,
                // autoplayHoverPause:true,
                // animateIn:'animate__fadeIn',
                // animateOut:'animate__fadeOut',

                responsive: {
                    320: {
                        items: 1,
                    },
                    375: {
                        items: 1,
                    },
                    425: {
                        items: 1,
                    },
                    767: {
                        items: 1,
                    }
                }
            })

        });
    </script>

</html>