<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1761626845">
  <File Type="VDS-TIMINGSUMMARY" Name="m3_for_arty_a7_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="m3_for_arty_a7_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="m3_for_arty_a7_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="m3_for_arty_a7_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="m3_for_arty_a7_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="m3_for_arty_a7_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="m3_for_arty_a7_wrapper_reports.tcl"/>
  <File Type="VDS-TIMING-PB" Name="m3_for_arty_a7_wrapper_timing_summary_synth.pb"/>
  <File Type="PA-TCL" Name="m3_for_arty_a7_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../block_diagram/tri_io_buf.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../block_diagram/m3_for_arty_a7.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../block_diagram/hdl/m3_for_arty_a7_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/arjun_new.hex">
      <FileInfo SFType="MIF">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/dummy.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/main.elf">
      <FileInfo>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="m3_for_arty_a7_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../constraints/m3_for_arty_a7.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../constraints/m3_for_arty_a7_impl.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/iola.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/iola.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design">
      <Option Id="ShregMinSize">5</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="FsmExtraction">1</Option>
      <Option Id="NoCombineLuts">1</Option>
      <Option Id="RepFanoutThreshold">400</Option>
      <Option Id="ResourceSharing">2</Option>
    </Step>
  </Strategy>
</GenRun>
