Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb  5 20:49:22 2021
| Host         : DESKTOP-HHTTKMG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rvfpga_timing_summary_routed.rpt -pb rvfpga_timing_summary_routed.pb -rpx rvfpga_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 102 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.751       -7.043                     39                57948        0.051        0.000                      0                57948        0.264        0.000                       0                 20702  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  soc_s7pll0_clkout0       {0.000 5.000}        10.000          100.000         
    clk_core               {0.000 10.000}       20.000          50.000          
    clkfb                  {0.000 5.000}        10.000          100.000         
    clkfbout_clk_gen_75M   {0.000 20.000}       40.000          25.000          
    o_clk_75M_clk_gen_75M  {0.000 6.667}        13.333          75.000          
  soc_s7pll0_clkout1       {0.000 2.500}        5.000           200.000         
  soc_s7pll0_clkout2       {1.250 3.750}        5.000           200.000         
  soc_s7pll1_clkout        {0.000 2.500}        5.000           200.000         
  vns_pll_fb0              {0.000 5.000}        10.000          100.000         
  vns_pll_fb1              {0.000 5.000}        10.000          100.000         
tck_dmi                    {0.000 50.000}       100.000         10.000          
tck_dtmcs                  {0.000 50.000}       100.000         10.000          
tck_idcode                 {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                      8.906        0.000                      0                    1        0.265        0.000                      0                    1        3.000        0.000                       0                     4  
  soc_s7pll0_clkout0             0.604        0.000                      0                 7882        0.065        0.000                      0                 7882        3.000        0.000                       0                  2913  
    clk_core                    -0.312       -5.293                     38                32879        0.054        0.000                      0                32879        8.750        0.000                       0                 17359  
    clkfb                                                                                                                                                                    8.751        0.000                       0                     2  
    clkfbout_clk_gen_75M                                                                                                                                                    12.633        0.000                       0                     3  
    o_clk_75M_clk_gen_75M        4.086        0.000                      0                  603        0.054        0.000                      0                  603        5.417        0.000                       0                   212  
  soc_s7pll0_clkout1                                                                                                                                                         2.845        0.000                       0                    75  
  soc_s7pll0_clkout2                                                                                                                                                         2.845        0.000                       0                     4  
  soc_s7pll1_clkout              2.051        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    10  
  vns_pll_fb0                                                                                                                                                                8.751        0.000                       0                     2  
  vns_pll_fb1                                                                                                                                                                8.751        0.000                       0                     2  
tck_dmi                         97.699        0.000                      0                   31        0.278        0.000                      0                   31       49.500        0.000                       0                    32  
tck_dtmcs                       97.758        0.000                      0                   81        0.116        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                      97.932        0.000                      0                    1        0.791        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core               sys_clk_pin                  0.879        0.000                      0                    1        2.412        0.000                      0                    1  
o_clk_75M_clk_gen_75M  sys_clk_pin                 -1.751       -1.751                      1                    1        0.738        0.000                      0                    1  
clk_core               soc_s7pll0_clkout0           2.846        0.000                      0                  155        0.829        0.000                      0                  155  
sys_clk_pin            clk_core                     7.239        0.000                      0                    1        0.080        0.000                      0                    1  
soc_s7pll0_clkout0     clk_core                     3.857        0.000                      0                   91        0.051        0.000                      0                   91  
o_clk_75M_clk_gen_75M  clk_core                     2.916        0.000                      0                   32        0.072        0.000                      0                   32  
tck_dtmcs              clk_core                    12.957        0.000                      0                    2        1.503        0.000                      0                    2  
clk_core               o_clk_75M_clk_gen_75M        0.699        0.000                      0                    8        0.813        0.000                      0                    8  
clk_core               tck_dtmcs                    8.855        0.000                      0                   32        2.128        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_core            clk_core                  7.181        0.000                      0                16075        0.641        0.000                      0                16075  
**async_default**   soc_s7pll0_clkout0  soc_s7pll0_clkout0        2.009        0.000                      0                  326        1.084        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.906ns  (required time - arrival time)
  Source:                 io_botupdt_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_botupdt_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.580ns (53.335%)  route 0.507ns (46.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.632     5.234    clk_IBUF_BUFG
    SLICE_X11Y149        FDRE                                         r  io_botupdt_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.456     5.690 r  io_botupdt_sync_reg/Q
                         net (fo=2, routed)           0.507     6.198    swervolf/rojobot/i_reg_b[0]
    SLICE_X11Y149        LUT3 (Prop_lut3_I0_O)        0.124     6.322 r  swervolf/rojobot/io_botupdt_sync_i_1/O
                         net (fo=1, routed)           0.000     6.322    swervolf_n_248
    SLICE_X11Y149        FDRE                                         r  io_botupdt_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.512    14.934    clk_IBUF_BUFG
    SLICE_X11Y149        FDRE                                         r  io_botupdt_sync_reg/C
                         clock pessimism              0.300    15.234    
                         clock uncertainty           -0.035    15.199    
    SLICE_X11Y149        FDRE (Setup_fdre_C_D)        0.029    15.228    io_botupdt_sync_reg
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  8.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 io_botupdt_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_botupdt_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.570     1.489    clk_IBUF_BUFG
    SLICE_X11Y149        FDRE                                         r  io_botupdt_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  io_botupdt_sync_reg/Q
                         net (fo=2, routed)           0.170     1.801    swervolf/rojobot/i_reg_b[0]
    SLICE_X11Y149        LUT3 (Prop_lut3_I0_O)        0.045     1.846 r  swervolf/rojobot/io_botupdt_sync_i_1/O
                         net (fo=1, routed)           0.000     1.846    swervolf_n_248
    SLICE_X11Y149        FDRE                                         r  io_botupdt_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.841     2.006    clk_IBUF_BUFG
    SLICE_X11Y149        FDRE                                         r  io_botupdt_sync_reg/C
                         clock pessimism             -0.516     1.489    
    SLICE_X11Y149        FDRE (Hold_fdre_C_D)         0.091     1.580    io_botupdt_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X11Y149   io_botupdt_sync_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X11Y149   io_botupdt_sync_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X11Y149   io_botupdt_sync_reg/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV_1/CLKIN1
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X11Y149   io_botupdt_sync_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X11Y149   io_botupdt_sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout0
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 2.743ns (29.342%)  route 6.605ns (70.658%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 18.339 - 10.000 ) 
    Source Clock Delay      (SCD):    8.757ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.606     8.757    ddr2/ldc/PLLE2_ADV_0
    SLICE_X56Y73         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.518     9.275 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           0.985    10.260    ddr2/ldc/p_0_in2_in[5]
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.384 r  ddr2/ldc/vns_bankmachine5_state[2]_i_14/O
                         net (fo=1, routed)           0.000    10.384    ddr2/ldc/vns_bankmachine5_state[2]_i_14_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.917 r  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.917    ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.171 f  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.865    12.036    ddr2/ldc/soc_sdram_bankmachine5_row_hit
    SLICE_X64Y76         LUT5 (Prop_lut5_I1_O)        0.367    12.403 r  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14/O
                         net (fo=1, routed)           0.343    12.745    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14_n_0
    SLICE_X65Y76         LUT5 (Prop_lut5_I3_O)        0.124    12.869 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8/O
                         net (fo=10, routed)          1.001    13.870    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8_n_0
    SLICE_X75Y76         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.402    14.397    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I2_O)        0.124    14.521 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          0.853    15.374    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X73Y78         LUT5 (Prop_lut5_I3_O)        0.124    15.498 f  ddr2/ldc/vns_new_master_wdata_ready0_i_10/O
                         net (fo=7, routed)           0.969    16.467    ddr2/ldc/vns_new_master_wdata_ready0_i_10_n_0
    SLICE_X69Y68         LUT3 (Prop_lut3_I2_O)        0.119    16.586 r  ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4/O
                         net (fo=1, routed)           0.847    17.433    ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4_n_0
    SLICE_X74Y73         LUT6 (Prop_lut6_I4_O)        0.332    17.765 r  ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_1/O
                         net (fo=1, routed)           0.340    18.105    ddr2/ldc/vns_new_master_rdata_valid90
    SLICE_X74Y73         SRL16E                                       r  ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.579    18.339    ddr2/ldc/PLLE2_ADV_0
    SLICE_X74Y73         SRL16E                                       r  ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/CLK
                         clock pessimism              0.470    18.810    
                         clock uncertainty           -0.057    18.753    
    SLICE_X74Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    18.709    ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r
  -------------------------------------------------------------------
                         required time                         18.709    
                         arrival time                         -18.105    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 2.540ns (27.810%)  route 6.593ns (72.190%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 18.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.757ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.606     8.757    ddr2/ldc/PLLE2_ADV_0
    SLICE_X56Y73         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.518     9.275 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           0.985    10.260    ddr2/ldc/p_0_in2_in[5]
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.384 r  ddr2/ldc/vns_bankmachine5_state[2]_i_14/O
                         net (fo=1, routed)           0.000    10.384    ddr2/ldc/vns_bankmachine5_state[2]_i_14_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.917 r  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.917    ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.171 f  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.865    12.036    ddr2/ldc/soc_sdram_bankmachine5_row_hit
    SLICE_X64Y76         LUT5 (Prop_lut5_I1_O)        0.367    12.403 r  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14/O
                         net (fo=1, routed)           0.343    12.745    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14_n_0
    SLICE_X65Y76         LUT5 (Prop_lut5_I3_O)        0.124    12.869 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8/O
                         net (fo=10, routed)          1.001    13.870    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8_n_0
    SLICE_X75Y76         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.402    14.397    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I2_O)        0.124    14.521 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          0.970    15.491    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X73Y69         LUT5 (Prop_lut5_I1_O)        0.124    15.615 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           1.029    16.644    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.768 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.478    17.245    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_do_read
    SLICE_X60Y65         LUT2 (Prop_lut2_I1_O)        0.124    17.369 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.520    17.890    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.501    18.261    ddr2/ldc/PLLE2_ADV_0
    SLICE_X60Y63         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.470    18.732    
                         clock uncertainty           -0.057    18.675    
    SLICE_X60Y63         FDRE (Setup_fdre_C_CE)      -0.169    18.506    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 2.540ns (27.810%)  route 6.593ns (72.190%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 18.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.757ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.606     8.757    ddr2/ldc/PLLE2_ADV_0
    SLICE_X56Y73         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.518     9.275 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           0.985    10.260    ddr2/ldc/p_0_in2_in[5]
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.384 r  ddr2/ldc/vns_bankmachine5_state[2]_i_14/O
                         net (fo=1, routed)           0.000    10.384    ddr2/ldc/vns_bankmachine5_state[2]_i_14_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.917 r  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.917    ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.171 f  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.865    12.036    ddr2/ldc/soc_sdram_bankmachine5_row_hit
    SLICE_X64Y76         LUT5 (Prop_lut5_I1_O)        0.367    12.403 r  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14/O
                         net (fo=1, routed)           0.343    12.745    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14_n_0
    SLICE_X65Y76         LUT5 (Prop_lut5_I3_O)        0.124    12.869 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8/O
                         net (fo=10, routed)          1.001    13.870    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8_n_0
    SLICE_X75Y76         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.402    14.397    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I2_O)        0.124    14.521 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          0.970    15.491    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X73Y69         LUT5 (Prop_lut5_I1_O)        0.124    15.615 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           1.029    16.644    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.768 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.478    17.245    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_do_read
    SLICE_X60Y65         LUT2 (Prop_lut2_I1_O)        0.124    17.369 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.520    17.890    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.501    18.261    ddr2/ldc/PLLE2_ADV_0
    SLICE_X60Y63         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.470    18.732    
                         clock uncertainty           -0.057    18.675    
    SLICE_X60Y63         FDRE (Setup_fdre_C_CE)      -0.169    18.506    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 2.540ns (27.810%)  route 6.593ns (72.190%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 18.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.757ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.606     8.757    ddr2/ldc/PLLE2_ADV_0
    SLICE_X56Y73         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.518     9.275 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           0.985    10.260    ddr2/ldc/p_0_in2_in[5]
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.384 r  ddr2/ldc/vns_bankmachine5_state[2]_i_14/O
                         net (fo=1, routed)           0.000    10.384    ddr2/ldc/vns_bankmachine5_state[2]_i_14_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.917 r  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.917    ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.171 f  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.865    12.036    ddr2/ldc/soc_sdram_bankmachine5_row_hit
    SLICE_X64Y76         LUT5 (Prop_lut5_I1_O)        0.367    12.403 r  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14/O
                         net (fo=1, routed)           0.343    12.745    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14_n_0
    SLICE_X65Y76         LUT5 (Prop_lut5_I3_O)        0.124    12.869 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8/O
                         net (fo=10, routed)          1.001    13.870    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8_n_0
    SLICE_X75Y76         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.402    14.397    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I2_O)        0.124    14.521 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          0.970    15.491    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X73Y69         LUT5 (Prop_lut5_I1_O)        0.124    15.615 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           1.029    16.644    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.768 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.478    17.245    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_do_read
    SLICE_X60Y65         LUT2 (Prop_lut2_I1_O)        0.124    17.369 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.520    17.890    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.501    18.261    ddr2/ldc/PLLE2_ADV_0
    SLICE_X60Y63         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.470    18.732    
                         clock uncertainty           -0.057    18.675    
    SLICE_X60Y63         FDRE (Setup_fdre_C_CE)      -0.169    18.506    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 2.540ns (27.810%)  route 6.593ns (72.190%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 18.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.757ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.606     8.757    ddr2/ldc/PLLE2_ADV_0
    SLICE_X56Y73         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.518     9.275 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           0.985    10.260    ddr2/ldc/p_0_in2_in[5]
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.384 r  ddr2/ldc/vns_bankmachine5_state[2]_i_14/O
                         net (fo=1, routed)           0.000    10.384    ddr2/ldc/vns_bankmachine5_state[2]_i_14_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.917 r  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.917    ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.171 f  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.865    12.036    ddr2/ldc/soc_sdram_bankmachine5_row_hit
    SLICE_X64Y76         LUT5 (Prop_lut5_I1_O)        0.367    12.403 r  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14/O
                         net (fo=1, routed)           0.343    12.745    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14_n_0
    SLICE_X65Y76         LUT5 (Prop_lut5_I3_O)        0.124    12.869 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8/O
                         net (fo=10, routed)          1.001    13.870    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8_n_0
    SLICE_X75Y76         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.402    14.397    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I2_O)        0.124    14.521 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          0.970    15.491    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X73Y69         LUT5 (Prop_lut5_I1_O)        0.124    15.615 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           1.029    16.644    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.768 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.478    17.245    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_do_read
    SLICE_X60Y65         LUT2 (Prop_lut2_I1_O)        0.124    17.369 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.520    17.890    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.501    18.261    ddr2/ldc/PLLE2_ADV_0
    SLICE_X60Y63         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.470    18.732    
                         clock uncertainty           -0.057    18.675    
    SLICE_X60Y63         FDRE (Setup_fdre_C_CE)      -0.169    18.506    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 2.540ns (27.810%)  route 6.593ns (72.190%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 18.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.757ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.606     8.757    ddr2/ldc/PLLE2_ADV_0
    SLICE_X56Y73         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.518     9.275 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           0.985    10.260    ddr2/ldc/p_0_in2_in[5]
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.384 r  ddr2/ldc/vns_bankmachine5_state[2]_i_14/O
                         net (fo=1, routed)           0.000    10.384    ddr2/ldc/vns_bankmachine5_state[2]_i_14_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.917 r  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.917    ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.171 f  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.865    12.036    ddr2/ldc/soc_sdram_bankmachine5_row_hit
    SLICE_X64Y76         LUT5 (Prop_lut5_I1_O)        0.367    12.403 r  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14/O
                         net (fo=1, routed)           0.343    12.745    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14_n_0
    SLICE_X65Y76         LUT5 (Prop_lut5_I3_O)        0.124    12.869 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8/O
                         net (fo=10, routed)          1.001    13.870    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8_n_0
    SLICE_X75Y76         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.402    14.397    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I2_O)        0.124    14.521 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          0.970    15.491    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X73Y69         LUT5 (Prop_lut5_I1_O)        0.124    15.615 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           1.029    16.644    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.768 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.478    17.245    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_do_read
    SLICE_X60Y65         LUT2 (Prop_lut2_I1_O)        0.124    17.369 r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.520    17.890    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.501    18.261    ddr2/ldc/PLLE2_ADV_0
    SLICE_X60Y63         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[4]/C
                         clock pessimism              0.470    18.732    
                         clock uncertainty           -0.057    18.675    
    SLICE_X60Y63         FDRE (Setup_fdre_C_CE)      -0.169    18.506    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[4]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.001ns  (logic 2.540ns (28.218%)  route 6.461ns (71.782%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.258ns = ( 18.258 - 10.000 ) 
    Source Clock Delay      (SCD):    8.757ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.606     8.757    ddr2/ldc/PLLE2_ADV_0
    SLICE_X56Y73         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.518     9.275 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           0.985    10.260    ddr2/ldc/p_0_in2_in[5]
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.384 r  ddr2/ldc/vns_bankmachine5_state[2]_i_14/O
                         net (fo=1, routed)           0.000    10.384    ddr2/ldc/vns_bankmachine5_state[2]_i_14_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.917 r  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.917    ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.171 f  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.865    12.036    ddr2/ldc/soc_sdram_bankmachine5_row_hit
    SLICE_X64Y76         LUT5 (Prop_lut5_I1_O)        0.367    12.403 r  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14/O
                         net (fo=1, routed)           0.343    12.745    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14_n_0
    SLICE_X65Y76         LUT5 (Prop_lut5_I3_O)        0.124    12.869 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8/O
                         net (fo=10, routed)          1.001    13.870    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8_n_0
    SLICE_X75Y76         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.402    14.397    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I2_O)        0.124    14.521 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          1.437    15.958    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X59Y75         LUT5 (Prop_lut5_I1_O)        0.124    16.082 f  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.642    16.723    ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I5_O)        0.124    16.847 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.161    17.008    ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_do_read
    SLICE_X59Y67         LUT2 (Prop_lut2_I1_O)        0.124    17.132 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.626    17.758    ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X59Y67         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.498    18.258    ddr2/ldc/PLLE2_ADV_0
    SLICE_X59Y67         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.470    18.729    
                         clock uncertainty           -0.057    18.672    
    SLICE_X59Y67         FDRE (Setup_fdre_C_CE)      -0.205    18.467    ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         18.467    
                         arrival time                         -17.758    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.001ns  (logic 2.540ns (28.218%)  route 6.461ns (71.782%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.258ns = ( 18.258 - 10.000 ) 
    Source Clock Delay      (SCD):    8.757ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.606     8.757    ddr2/ldc/PLLE2_ADV_0
    SLICE_X56Y73         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.518     9.275 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           0.985    10.260    ddr2/ldc/p_0_in2_in[5]
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.384 r  ddr2/ldc/vns_bankmachine5_state[2]_i_14/O
                         net (fo=1, routed)           0.000    10.384    ddr2/ldc/vns_bankmachine5_state[2]_i_14_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.917 r  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.917    ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.171 f  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.865    12.036    ddr2/ldc/soc_sdram_bankmachine5_row_hit
    SLICE_X64Y76         LUT5 (Prop_lut5_I1_O)        0.367    12.403 r  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14/O
                         net (fo=1, routed)           0.343    12.745    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14_n_0
    SLICE_X65Y76         LUT5 (Prop_lut5_I3_O)        0.124    12.869 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8/O
                         net (fo=10, routed)          1.001    13.870    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8_n_0
    SLICE_X75Y76         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.402    14.397    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X75Y76         LUT5 (Prop_lut5_I2_O)        0.124    14.521 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          1.437    15.958    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X59Y75         LUT5 (Prop_lut5_I1_O)        0.124    16.082 f  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.642    16.723    ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I5_O)        0.124    16.847 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.161    17.008    ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_do_read
    SLICE_X59Y67         LUT2 (Prop_lut2_I1_O)        0.124    17.132 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.626    17.758    ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X59Y67         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.498    18.258    ddr2/ldc/PLLE2_ADV_0
    SLICE_X59Y67         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.470    18.729    
                         clock uncertainty           -0.057    18.672    
    SLICE_X59Y67         FDRE (Setup_fdre_C_CE)      -0.205    18.467    ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         18.467    
                         arrival time                         -17.758    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.534ns  (logic 1.798ns (21.069%)  route 6.736ns (78.931%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.354ns = ( 18.354 - 10.000 ) 
    Source Clock Delay      (SCD):    8.782ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.631     8.782    ddr2/ldc/PLLE2_ADV_0
    SLICE_X68Y54         FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y54         FDRE (Prop_fdre_C_Q)         0.456     9.238 f  ddr2/ldc/soc_write_beat_count_reg[4]/Q
                         net (fo=5, routed)           0.700     9.937    ddr2/ldc/soc_write_beat_count_reg[4]
    SLICE_X68Y54         LUT4 (Prop_lut4_I2_O)        0.154    10.091 f  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.287    10.378    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X71Y54         LUT5 (Prop_lut5_I4_O)        0.327    10.705 f  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.488    11.193    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X70Y54         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.296    11.613    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X70Y54         LUT2 (Prop_lut2_I1_O)        0.124    11.737 r  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         1.178    12.915    ddr2/ldc/soc_grant_reg_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.124    13.039 r  ddr2/ldc/storage_4_reg_0_15_0_5_i_14/O
                         net (fo=4, routed)           0.662    13.701    ddr2/ldc/storage_4_reg_0_15_0_5_i_14_n_0
    SLICE_X65Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.825 f  ddr2/ldc/storage_2_reg_0_15_0_5_i_8/O
                         net (fo=5, routed)           0.802    14.627    ddr2/ldc/storage_2_reg_0_15_0_5_i_8_n_0
    SLICE_X69Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.751 r  ddr2/ldc/storage_10_reg_0_i_81/O
                         net (fo=2, routed)           0.783    15.533    ddr2/ldc/storage_10_reg_0_i_81_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I3_O)        0.124    15.657 r  ddr2/ldc/storage_10_reg_0_i_75/O
                         net (fo=41, routed)          0.967    16.625    ddr2/ldc/vns_roundrobin5_grant_reg_0
    SLICE_X70Y53         LUT3 (Prop_lut3_I1_O)        0.117    16.742 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_1/O
                         net (fo=8, routed)           0.574    17.316    ddr2/ldc/storage_11_reg_0_15_0_5/WE
    SLICE_X74Y53         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.594    18.354    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X74Y53         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.470    18.825    
                         clock uncertainty           -0.057    18.768    
    SLICE_X74Y53         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.740    18.028    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         18.028    
                         arrival time                         -17.316    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.534ns  (logic 1.798ns (21.069%)  route 6.736ns (78.931%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.354ns = ( 18.354 - 10.000 ) 
    Source Clock Delay      (SCD):    8.782ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.631     8.782    ddr2/ldc/PLLE2_ADV_0
    SLICE_X68Y54         FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y54         FDRE (Prop_fdre_C_Q)         0.456     9.238 f  ddr2/ldc/soc_write_beat_count_reg[4]/Q
                         net (fo=5, routed)           0.700     9.937    ddr2/ldc/soc_write_beat_count_reg[4]
    SLICE_X68Y54         LUT4 (Prop_lut4_I2_O)        0.154    10.091 f  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.287    10.378    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X71Y54         LUT5 (Prop_lut5_I4_O)        0.327    10.705 f  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.488    11.193    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X70Y54         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.296    11.613    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X70Y54         LUT2 (Prop_lut2_I1_O)        0.124    11.737 r  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         1.178    12.915    ddr2/ldc/soc_grant_reg_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.124    13.039 r  ddr2/ldc/storage_4_reg_0_15_0_5_i_14/O
                         net (fo=4, routed)           0.662    13.701    ddr2/ldc/storage_4_reg_0_15_0_5_i_14_n_0
    SLICE_X65Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.825 f  ddr2/ldc/storage_2_reg_0_15_0_5_i_8/O
                         net (fo=5, routed)           0.802    14.627    ddr2/ldc/storage_2_reg_0_15_0_5_i_8_n_0
    SLICE_X69Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.751 r  ddr2/ldc/storage_10_reg_0_i_81/O
                         net (fo=2, routed)           0.783    15.533    ddr2/ldc/storage_10_reg_0_i_81_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I3_O)        0.124    15.657 r  ddr2/ldc/storage_10_reg_0_i_75/O
                         net (fo=41, routed)          0.967    16.625    ddr2/ldc/vns_roundrobin5_grant_reg_0
    SLICE_X70Y53         LUT3 (Prop_lut3_I1_O)        0.117    16.742 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_1/O
                         net (fo=8, routed)           0.574    17.316    ddr2/ldc/storage_11_reg_0_15_0_5/WE
    SLICE_X74Y53         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.594    18.354    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X74Y53         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.470    18.825    
                         clock uncertainty           -0.057    18.768    
    SLICE_X74Y53         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.740    18.028    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.028    
                         arrival time                         -17.316    
  -------------------------------------------------------------------
                         slack                                  0.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.557     2.625    ddr2/ldc/PLLE2_ADV_0
    SLICE_X69Y70         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.141     2.766 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.247     3.013    ddr2/ldc/storage_8_reg_0_15_0_5/ADDRD0
    SLICE_X70Y71         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.826     3.461    ddr2/ldc/storage_8_reg_0_15_0_5/WCLK
    SLICE_X70Y71         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.823     2.638    
    SLICE_X70Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.948    ddr2/ldc/storage_8_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.557     2.625    ddr2/ldc/PLLE2_ADV_0
    SLICE_X69Y70         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.141     2.766 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.247     3.013    ddr2/ldc/storage_8_reg_0_15_0_5/ADDRD0
    SLICE_X70Y71         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.826     3.461    ddr2/ldc/storage_8_reg_0_15_0_5/WCLK
    SLICE_X70Y71         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.823     2.638    
    SLICE_X70Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.948    ddr2/ldc/storage_8_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.557     2.625    ddr2/ldc/PLLE2_ADV_0
    SLICE_X69Y70         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.141     2.766 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.247     3.013    ddr2/ldc/storage_8_reg_0_15_0_5/ADDRD0
    SLICE_X70Y71         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.826     3.461    ddr2/ldc/storage_8_reg_0_15_0_5/WCLK
    SLICE_X70Y71         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.823     2.638    
    SLICE_X70Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.948    ddr2/ldc/storage_8_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.557     2.625    ddr2/ldc/PLLE2_ADV_0
    SLICE_X69Y70         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.141     2.766 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.247     3.013    ddr2/ldc/storage_8_reg_0_15_0_5/ADDRD0
    SLICE_X70Y71         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.826     3.461    ddr2/ldc/storage_8_reg_0_15_0_5/WCLK
    SLICE_X70Y71         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.823     2.638    
    SLICE_X70Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.948    ddr2/ldc/storage_8_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.557     2.625    ddr2/ldc/PLLE2_ADV_0
    SLICE_X69Y70         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.141     2.766 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.247     3.013    ddr2/ldc/storage_8_reg_0_15_0_5/ADDRD0
    SLICE_X70Y71         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.826     3.461    ddr2/ldc/storage_8_reg_0_15_0_5/WCLK
    SLICE_X70Y71         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.823     2.638    
    SLICE_X70Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.948    ddr2/ldc/storage_8_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.557     2.625    ddr2/ldc/PLLE2_ADV_0
    SLICE_X69Y70         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.141     2.766 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.247     3.013    ddr2/ldc/storage_8_reg_0_15_0_5/ADDRD0
    SLICE_X70Y71         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.826     3.461    ddr2/ldc/storage_8_reg_0_15_0_5/WCLK
    SLICE_X70Y71         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.823     2.638    
    SLICE_X70Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.948    ddr2/ldc/storage_8_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.557     2.625    ddr2/ldc/PLLE2_ADV_0
    SLICE_X69Y70         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.141     2.766 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.247     3.013    ddr2/ldc/storage_8_reg_0_15_0_5/ADDRD0
    SLICE_X70Y71         RAMS32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.826     3.461    ddr2/ldc/storage_8_reg_0_15_0_5/WCLK
    SLICE_X70Y71         RAMS32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.823     2.638    
    SLICE_X70Y71         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.948    ddr2/ldc/storage_8_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.557     2.625    ddr2/ldc/PLLE2_ADV_0
    SLICE_X69Y70         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.141     2.766 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.247     3.013    ddr2/ldc/storage_8_reg_0_15_0_5/ADDRD0
    SLICE_X70Y71         RAMS32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.826     3.461    ddr2/ldc/storage_8_reg_0_15_0_5/WCLK
    SLICE_X70Y71         RAMS32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.823     2.638    
    SLICE_X70Y71         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.948    ddr2/ldc/storage_8_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_read_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_14_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.514%)  route 0.280ns (66.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.801ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.593     2.661    ddr2/ldc/PLLE2_ADV_0
    SLICE_X73Y54         FDRE                                         r  ddr2/ldc/soc_read_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.141     2.802 r  ddr2/ldc/soc_read_id_buffer_produce_reg[0]/Q
                         net (fo=20, routed)          0.280     3.082    ddr2/ldc/storage_14_reg_0_15_6_7/ADDRD0
    SLICE_X76Y54         RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.868     3.503    ddr2/ldc/storage_14_reg_0_15_6_7/WCLK
    SLICE_X76Y54         RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.801     2.702    
    SLICE_X76Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.012    ddr2/ldc/storage_14_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_read_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_14_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.514%)  route 0.280ns (66.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.801ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.593     2.661    ddr2/ldc/PLLE2_ADV_0
    SLICE_X73Y54         FDRE                                         r  ddr2/ldc/soc_read_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.141     2.802 r  ddr2/ldc/soc_read_id_buffer_produce_reg[0]/Q
                         net (fo=20, routed)          0.280     3.082    ddr2/ldc/storage_14_reg_0_15_6_7/ADDRD0
    SLICE_X76Y54         RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.868     3.503    ddr2/ldc/storage_14_reg_0_15_6_7/WCLK
    SLICE_X76Y54         RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.801     2.702    
    SLICE_X76Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.012    ddr2/ldc/storage_14_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y12    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y12    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y22    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y22    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12    ddr2/ldc/mem_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12    ddr2/ldc/memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13    ddr2/ldc/memdat_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_75M/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_75M/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_75M/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y50    ddr2/ldc/storage_12_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y50    ddr2/ldc/storage_12_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y50    ddr2/ldc/storage_12_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y50    ddr2/ldc/storage_12_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y50    ddr2/ldc/storage_12_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y50    ddr2/ldc/storage_12_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_75M/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_75M/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y50    ddr2/ldc/storage_12_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y50    ddr2/ldc/storage_12_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y50    ddr2/ldc/storage_12_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y50    ddr2/ldc/storage_12_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y50    ddr2/ldc/storage_12_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y50    ddr2/ldc/storage_12_reg_0_15_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :           38  Failing Endpoints,  Worst Slack       -0.312ns,  Total Violation       -5.293ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.312ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.268ns  (logic 4.203ns (23.007%)  route 14.065ns (76.993%))
  Logic Levels:           22  (CARRY4=1 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=13)
  Clock Path Skew:        -2.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.615ns = ( 31.615 - 20.000 ) 
    Source Clock Delay      (SCD):    14.145ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.679    11.581    clk_gen/clk_core
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.705 r  clk_gen/dout[0]_i_1__398/O
                         net (fo=18, routed)          2.440    14.145    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/lsu_freeze_c1_dc3_clk
    SLICE_X30Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    14.663 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/Q
                         net (fo=25, routed)          1.040    15.703    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/Q[3]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.152    15.855 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.591    16.447    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.326    16.773 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.164    16.936    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.060 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.488    17.549    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.124    17.673 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          0.613    18.285    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.124    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_4__24/O
                         net (fo=1, routed)           0.000    18.409    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[2]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.659 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.045    19.704    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I1_O)        0.325    20.029 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.362    20.390    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.328    20.718 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.439    21.158    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I2_O)        0.124    21.282 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.485    21.767    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.124    21.891 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.446    22.337    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    22.461 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.887    23.348    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124    23.472 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           1.031    24.503    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X35Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.627 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.149    24.776    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.900 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.582    25.482    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I3_O)        0.124    25.606 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.700    26.306    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X33Y95         LUT6 (Prop_lut6_I4_O)        0.124    26.430 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           1.022    27.452    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124    27.576 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          0.985    28.561    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.124    28.685 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.835    29.520    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X32Y75         LUT6 (Prop_lut6_I1_O)        0.124    29.644 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.601    30.245    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.124    30.369 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.865    31.233    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.118    31.351 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.736    32.087    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.326    32.413 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[62]_i_1__5/O
                         net (fo=1, routed)           0.000    32.413    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[30]
    SLICE_X32Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.505    31.615    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X32Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[62]/C
                         clock pessimism              0.518    32.133    
                         clock uncertainty           -0.062    32.071    
    SLICE_X32Y71         FDCE (Setup_fdce_C_D)        0.031    32.102    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[62]
  -------------------------------------------------------------------
                         required time                         32.102    
                         arrival time                         -32.413    
  -------------------------------------------------------------------
                         slack                                 -0.312    

Slack (VIOLATED) :        -0.285ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.241ns  (logic 4.203ns (23.041%)  route 14.038ns (76.959%))
  Logic Levels:           22  (CARRY4=1 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=13)
  Clock Path Skew:        -2.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.615ns = ( 31.615 - 20.000 ) 
    Source Clock Delay      (SCD):    14.145ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.679    11.581    clk_gen/clk_core
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.705 r  clk_gen/dout[0]_i_1__398/O
                         net (fo=18, routed)          2.440    14.145    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/lsu_freeze_c1_dc3_clk
    SLICE_X30Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    14.663 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/Q
                         net (fo=25, routed)          1.040    15.703    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/Q[3]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.152    15.855 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.591    16.447    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.326    16.773 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.164    16.936    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.060 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.488    17.549    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.124    17.673 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          0.613    18.285    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.124    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_4__24/O
                         net (fo=1, routed)           0.000    18.409    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[2]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.659 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.045    19.704    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I1_O)        0.325    20.029 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.362    20.390    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.328    20.718 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.439    21.158    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I2_O)        0.124    21.282 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.485    21.767    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.124    21.891 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.446    22.337    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    22.461 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.887    23.348    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124    23.472 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           1.031    24.503    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X35Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.627 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.149    24.776    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.900 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.582    25.482    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I3_O)        0.124    25.606 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.700    26.306    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X33Y95         LUT6 (Prop_lut6_I4_O)        0.124    26.430 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           1.022    27.452    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124    27.576 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          0.985    28.561    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.124    28.685 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.835    29.520    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X32Y75         LUT6 (Prop_lut6_I1_O)        0.124    29.644 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.601    30.245    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.124    30.369 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.865    31.233    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.118    31.351 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.709    32.061    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.326    32.387 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[58]_i_1__7/O
                         net (fo=1, routed)           0.000    32.387    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[26]
    SLICE_X32Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.505    31.615    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X32Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[58]/C
                         clock pessimism              0.518    32.133    
                         clock uncertainty           -0.062    32.071    
    SLICE_X32Y71         FDCE (Setup_fdce_C_D)        0.031    32.102    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[58]
  -------------------------------------------------------------------
                         required time                         32.102    
                         arrival time                         -32.387    
  -------------------------------------------------------------------
                         slack                                 -0.285    

Slack (VIOLATED) :        -0.278ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.232ns  (logic 4.203ns (23.053%)  route 14.029ns (76.947%))
  Logic Levels:           22  (CARRY4=1 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=13)
  Clock Path Skew:        -2.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.612ns = ( 31.612 - 20.000 ) 
    Source Clock Delay      (SCD):    14.145ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.679    11.581    clk_gen/clk_core
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.705 r  clk_gen/dout[0]_i_1__398/O
                         net (fo=18, routed)          2.440    14.145    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/lsu_freeze_c1_dc3_clk
    SLICE_X30Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    14.663 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/Q
                         net (fo=25, routed)          1.040    15.703    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/Q[3]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.152    15.855 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.591    16.447    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.326    16.773 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.164    16.936    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.060 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.488    17.549    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.124    17.673 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          0.613    18.285    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.124    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_4__24/O
                         net (fo=1, routed)           0.000    18.409    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[2]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.659 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.045    19.704    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I1_O)        0.325    20.029 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.362    20.390    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.328    20.718 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.439    21.158    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I2_O)        0.124    21.282 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.485    21.767    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.124    21.891 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.446    22.337    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    22.461 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.887    23.348    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124    23.472 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           1.031    24.503    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X35Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.627 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.149    24.776    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.900 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.582    25.482    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I3_O)        0.124    25.606 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.700    26.306    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X33Y95         LUT6 (Prop_lut6_I4_O)        0.124    26.430 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           1.022    27.452    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124    27.576 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          0.985    28.561    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.124    28.685 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.835    29.520    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X32Y75         LUT6 (Prop_lut6_I1_O)        0.124    29.644 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.601    30.245    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.124    30.369 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.865    31.233    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.118    31.351 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.700    32.051    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I5_O)        0.326    32.377 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[61]_i_1__4/O
                         net (fo=1, routed)           0.000    32.377    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[29]
    SLICE_X33Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.502    31.612    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X33Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]/C
                         clock pessimism              0.518    32.130    
                         clock uncertainty           -0.062    32.068    
    SLICE_X33Y73         FDCE (Setup_fdce_C_D)        0.031    32.099    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]
  -------------------------------------------------------------------
                         required time                         32.099    
                         arrival time                         -32.377    
  -------------------------------------------------------------------
                         slack                                 -0.278    

Slack (VIOLATED) :        -0.269ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.224ns  (logic 4.203ns (23.063%)  route 14.021ns (76.937%))
  Logic Levels:           22  (CARRY4=1 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=13)
  Clock Path Skew:        -2.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.613ns = ( 31.613 - 20.000 ) 
    Source Clock Delay      (SCD):    14.145ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.679    11.581    clk_gen/clk_core
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.705 r  clk_gen/dout[0]_i_1__398/O
                         net (fo=18, routed)          2.440    14.145    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/lsu_freeze_c1_dc3_clk
    SLICE_X30Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    14.663 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/Q
                         net (fo=25, routed)          1.040    15.703    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/Q[3]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.152    15.855 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.591    16.447    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.326    16.773 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.164    16.936    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.060 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.488    17.549    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.124    17.673 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          0.613    18.285    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.124    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_4__24/O
                         net (fo=1, routed)           0.000    18.409    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[2]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.659 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.045    19.704    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I1_O)        0.325    20.029 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.362    20.390    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.328    20.718 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.439    21.158    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I2_O)        0.124    21.282 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.485    21.767    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.124    21.891 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.446    22.337    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    22.461 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.887    23.348    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124    23.472 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           1.031    24.503    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X35Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.627 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.149    24.776    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.900 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.582    25.482    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I3_O)        0.124    25.606 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.700    26.306    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X33Y95         LUT6 (Prop_lut6_I4_O)        0.124    26.430 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           1.022    27.452    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124    27.576 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          0.985    28.561    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.124    28.685 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.835    29.520    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X32Y75         LUT6 (Prop_lut6_I1_O)        0.124    29.644 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.601    30.245    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.124    30.369 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.865    31.233    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.118    31.351 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.692    32.043    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I2_O)        0.326    32.369 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_1__5/O
                         net (fo=1, routed)           0.000    32.369    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[31]
    SLICE_X31Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.503    31.613    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X31Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]/C
                         clock pessimism              0.518    32.131    
                         clock uncertainty           -0.062    32.069    
    SLICE_X31Y72         FDCE (Setup_fdce_C_D)        0.031    32.100    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]
  -------------------------------------------------------------------
                         required time                         32.100    
                         arrival time                         -32.369    
  -------------------------------------------------------------------
                         slack                                 -0.269    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.237ns  (logic 4.007ns (21.972%)  route 14.230ns (78.028%))
  Logic Levels:           22  (CARRY4=1 LUT2=4 LUT4=3 LUT5=2 LUT6=12)
  Clock Path Skew:        -2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.625ns = ( 31.625 - 20.000 ) 
    Source Clock Delay      (SCD):    14.145ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.679    11.581    clk_gen/clk_core
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.705 r  clk_gen/dout[0]_i_1__398/O
                         net (fo=18, routed)          2.440    14.145    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/lsu_freeze_c1_dc3_clk
    SLICE_X30Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    14.663 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/Q
                         net (fo=25, routed)          1.040    15.703    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/Q[3]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.152    15.855 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.591    16.447    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.326    16.773 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.164    16.936    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.060 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.488    17.549    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.124    17.673 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          0.613    18.285    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.124    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_4__24/O
                         net (fo=1, routed)           0.000    18.409    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[2]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.659 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.045    19.704    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I1_O)        0.325    20.029 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.362    20.390    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.328    20.718 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.439    21.158    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I2_O)        0.124    21.282 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.485    21.767    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.124    21.891 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.446    22.337    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    22.461 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.887    23.348    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124    23.472 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           1.031    24.503    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X35Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.627 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.149    24.776    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.900 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.582    25.482    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I3_O)        0.124    25.606 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.700    26.306    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X33Y95         LUT6 (Prop_lut6_I4_O)        0.124    26.430 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           1.022    27.452    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124    27.576 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          0.985    28.561    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.124    28.685 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.835    29.520    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X32Y75         LUT6 (Prop_lut6_I1_O)        0.124    29.644 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         1.138    30.782    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X14Y69         LUT2 (Prop_lut2_I0_O)        0.124    30.906 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[0]_i_3__153/O
                         net (fo=4, routed)           0.622    31.528    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_3221_in
    SLICE_X12Y65         LUT6 (Prop_lut6_I2_O)        0.124    31.652 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[0]_i_2__362/O
                         net (fo=1, routed)           0.606    32.258    swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/fifo_done_en_2
    SLICE_X12Y65         LUT5 (Prop_lut5_I1_O)        0.124    32.382 r  swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/dout[0]_i_1__988/O
                         net (fo=1, routed)           0.000    32.382    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/din_new
    SLICE_X12Y65         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.515    31.625    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/clk_core_BUFG
    SLICE_X12Y65         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/dout_reg[0]/C
                         clock pessimism              0.518    32.143    
                         clock uncertainty           -0.062    32.081    
    SLICE_X12Y65         FDCE (Setup_fdce_C_D)        0.077    32.158    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.158    
                         arrival time                         -32.382    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.190ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.917ns  (logic 3.958ns (22.091%)  route 13.959ns (77.909%))
  Logic Levels:           20  (CARRY4=1 LUT2=4 LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.621ns = ( 31.621 - 20.000 ) 
    Source Clock Delay      (SCD):    14.145ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.679    11.581    clk_gen/clk_core
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.705 r  clk_gen/dout[0]_i_1__398/O
                         net (fo=18, routed)          2.440    14.145    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/lsu_freeze_c1_dc3_clk
    SLICE_X30Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    14.663 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/Q
                         net (fo=25, routed)          1.040    15.703    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/Q[3]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.152    15.855 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.591    16.447    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.326    16.773 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.164    16.936    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.060 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.488    17.549    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.124    17.673 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          0.613    18.285    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.124    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_4__24/O
                         net (fo=1, routed)           0.000    18.409    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[2]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.659 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.045    19.704    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I1_O)        0.325    20.029 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.362    20.390    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.328    20.718 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.439    21.158    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I2_O)        0.124    21.282 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.485    21.767    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.124    21.891 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.446    22.337    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    22.461 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.887    23.348    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124    23.472 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           1.031    24.503    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X35Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.627 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.149    24.776    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.900 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.582    25.482    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I3_O)        0.124    25.606 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.700    26.306    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X33Y95         LUT6 (Prop_lut6_I4_O)        0.124    26.430 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           1.022    27.452    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124    27.576 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.101    28.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.120    28.797 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__0/O
                         net (fo=139, routed)         0.780    29.577    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.327    29.904 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__1/O
                         net (fo=136, routed)         0.826    30.730    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124    30.854 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__6/O
                         net (fo=135, routed)         1.208    32.062    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X47Y97         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.511    31.621    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X47Y97         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[30]/C
                         clock pessimism              0.518    32.139    
                         clock uncertainty           -0.062    32.077    
    SLICE_X47Y97         FDCE (Setup_fdce_C_CE)      -0.205    31.872    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         31.872    
                         arrival time                         -32.062    
  -------------------------------------------------------------------
                         slack                                 -0.190    

Slack (VIOLATED) :        -0.190ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.917ns  (logic 3.958ns (22.091%)  route 13.959ns (77.909%))
  Logic Levels:           20  (CARRY4=1 LUT2=4 LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.621ns = ( 31.621 - 20.000 ) 
    Source Clock Delay      (SCD):    14.145ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.679    11.581    clk_gen/clk_core
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.705 r  clk_gen/dout[0]_i_1__398/O
                         net (fo=18, routed)          2.440    14.145    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/lsu_freeze_c1_dc3_clk
    SLICE_X30Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    14.663 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/Q
                         net (fo=25, routed)          1.040    15.703    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/Q[3]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.152    15.855 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.591    16.447    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.326    16.773 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.164    16.936    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.060 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.488    17.549    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.124    17.673 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          0.613    18.285    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.124    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_4__24/O
                         net (fo=1, routed)           0.000    18.409    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[2]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.659 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.045    19.704    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I1_O)        0.325    20.029 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.362    20.390    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.328    20.718 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.439    21.158    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I2_O)        0.124    21.282 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.485    21.767    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.124    21.891 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.446    22.337    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    22.461 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.887    23.348    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124    23.472 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           1.031    24.503    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X35Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.627 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.149    24.776    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.900 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.582    25.482    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I3_O)        0.124    25.606 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.700    26.306    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X33Y95         LUT6 (Prop_lut6_I4_O)        0.124    26.430 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           1.022    27.452    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124    27.576 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.101    28.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.120    28.797 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__0/O
                         net (fo=139, routed)         0.780    29.577    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.327    29.904 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__1/O
                         net (fo=136, routed)         0.826    30.730    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124    30.854 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__6/O
                         net (fo=135, routed)         1.208    32.062    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X47Y97         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.511    31.621    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X47Y97         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[31]/C
                         clock pessimism              0.518    32.139    
                         clock uncertainty           -0.062    32.077    
    SLICE_X47Y97         FDCE (Setup_fdce_C_CE)      -0.205    31.872    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         31.872    
                         arrival time                         -32.062    
  -------------------------------------------------------------------
                         slack                                 -0.190    

Slack (VIOLATED) :        -0.190ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[41]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.917ns  (logic 3.958ns (22.091%)  route 13.959ns (77.909%))
  Logic Levels:           20  (CARRY4=1 LUT2=4 LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.621ns = ( 31.621 - 20.000 ) 
    Source Clock Delay      (SCD):    14.145ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.679    11.581    clk_gen/clk_core
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.705 r  clk_gen/dout[0]_i_1__398/O
                         net (fo=18, routed)          2.440    14.145    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/lsu_freeze_c1_dc3_clk
    SLICE_X30Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    14.663 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/Q
                         net (fo=25, routed)          1.040    15.703    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/Q[3]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.152    15.855 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.591    16.447    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.326    16.773 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.164    16.936    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.060 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.488    17.549    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.124    17.673 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          0.613    18.285    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.124    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_4__24/O
                         net (fo=1, routed)           0.000    18.409    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[2]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.659 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.045    19.704    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I1_O)        0.325    20.029 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.362    20.390    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.328    20.718 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.439    21.158    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I2_O)        0.124    21.282 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.485    21.767    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.124    21.891 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.446    22.337    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    22.461 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.887    23.348    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124    23.472 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           1.031    24.503    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X35Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.627 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.149    24.776    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.900 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.582    25.482    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I3_O)        0.124    25.606 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.700    26.306    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X33Y95         LUT6 (Prop_lut6_I4_O)        0.124    26.430 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           1.022    27.452    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124    27.576 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.101    28.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.120    28.797 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__0/O
                         net (fo=139, routed)         0.780    29.577    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.327    29.904 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__1/O
                         net (fo=136, routed)         0.826    30.730    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124    30.854 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__6/O
                         net (fo=135, routed)         1.208    32.062    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X47Y97         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.511    31.621    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X47Y97         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[41]/C
                         clock pessimism              0.518    32.139    
                         clock uncertainty           -0.062    32.077    
    SLICE_X47Y97         FDCE (Setup_fdce_C_CE)      -0.205    31.872    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[41]
  -------------------------------------------------------------------
                         required time                         31.872    
                         arrival time                         -32.062    
  -------------------------------------------------------------------
                         slack                                 -0.190    

Slack (VIOLATED) :        -0.190ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.917ns  (logic 3.958ns (22.091%)  route 13.959ns (77.909%))
  Logic Levels:           20  (CARRY4=1 LUT2=4 LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.621ns = ( 31.621 - 20.000 ) 
    Source Clock Delay      (SCD):    14.145ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.679    11.581    clk_gen/clk_core
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.705 r  clk_gen/dout[0]_i_1__398/O
                         net (fo=18, routed)          2.440    14.145    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/lsu_freeze_c1_dc3_clk
    SLICE_X30Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    14.663 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/Q
                         net (fo=25, routed)          1.040    15.703    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/Q[3]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.152    15.855 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.591    16.447    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.326    16.773 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.164    16.936    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.060 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.488    17.549    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.124    17.673 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          0.613    18.285    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.124    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_4__24/O
                         net (fo=1, routed)           0.000    18.409    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[2]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.659 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.045    19.704    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I1_O)        0.325    20.029 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.362    20.390    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.328    20.718 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.439    21.158    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I2_O)        0.124    21.282 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.485    21.767    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.124    21.891 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.446    22.337    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    22.461 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.887    23.348    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124    23.472 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           1.031    24.503    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X35Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.627 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.149    24.776    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.900 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.582    25.482    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I3_O)        0.124    25.606 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.700    26.306    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X33Y95         LUT6 (Prop_lut6_I4_O)        0.124    26.430 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           1.022    27.452    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124    27.576 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.101    28.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.120    28.797 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__0/O
                         net (fo=139, routed)         0.780    29.577    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.327    29.904 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__1/O
                         net (fo=136, routed)         0.826    30.730    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124    30.854 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__6/O
                         net (fo=135, routed)         1.208    32.062    swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X47Y97         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.511    31.621    swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X47Y97         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[30]/C
                         clock pessimism              0.518    32.139    
                         clock uncertainty           -0.062    32.077    
    SLICE_X47Y97         FDCE (Setup_fdce_C_CE)      -0.205    31.872    swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         31.872    
                         arrival time                         -32.062    
  -------------------------------------------------------------------
                         slack                                 -0.190    

Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.904ns  (logic 3.958ns (22.107%)  route 13.946ns (77.893%))
  Logic Levels:           20  (CARRY4=1 LUT2=4 LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.625ns = ( 31.625 - 20.000 ) 
    Source Clock Delay      (SCD):    14.145ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.679    11.581    clk_gen/clk_core
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.705 r  clk_gen/dout[0]_i_1__398/O
                         net (fo=18, routed)          2.440    14.145    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/lsu_freeze_c1_dc3_clk
    SLICE_X30Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    14.663 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[3]/Q
                         net (fo=25, routed)          1.040    15.703    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/Q[3]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.152    15.855 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.591    16.447    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.326    16.773 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.164    16.936    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    17.060 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.488    17.549    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.124    17.673 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          0.613    18.285    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_4
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.124    18.409 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_4__24/O
                         net (fo=1, routed)           0.000    18.409    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[2]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.659 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.045    19.704    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I1_O)        0.325    20.029 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.362    20.390    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.328    20.718 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.439    21.158    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I2_O)        0.124    21.282 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.485    21.767    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.124    21.891 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.446    22.337    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I3_O)        0.124    22.461 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.887    23.348    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124    23.472 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           1.031    24.503    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X35Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.627 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.149    24.776    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.900 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.582    25.482    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I3_O)        0.124    25.606 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.700    26.306    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X33Y95         LUT6 (Prop_lut6_I4_O)        0.124    26.430 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           1.022    27.452    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124    27.576 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.101    28.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.120    28.797 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__0/O
                         net (fo=139, routed)         0.780    29.577    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.327    29.904 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5__1/O
                         net (fo=136, routed)         0.826    30.730    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124    30.854 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__6/O
                         net (fo=135, routed)         1.195    32.049    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X41Y95         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.515    31.625    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X41Y95         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[28]/C
                         clock pessimism              0.518    32.143    
                         clock uncertainty           -0.062    32.081    
    SLICE_X41Y95         FDCE (Setup_fdce_C_CE)      -0.205    31.876    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[28]
  -------------------------------------------------------------------
                         required time                         31.876    
                         arrival time                         -32.049    
  -------------------------------------------------------------------
                         slack                                 -0.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_pp_e2_ff/genblock.dff/dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.512%)  route 0.245ns (63.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.893ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.562     3.783    swervolf/swerv_eh1/swerv/exu/i0_pp_e2_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_pp_e2_ff/genblock.dff/dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDCE (Prop_fdce_C_Q)         0.141     3.924 r  swervolf/swerv_eh1/swerv/exu/i0_pp_e2_ff/genblock.dff/dffs/dout_reg[30]/Q
                         net (fo=1, routed)           0.245     4.170    swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/i0_pp_e2[prett][13]
    SLICE_X53Y107        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.828     4.938    swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y107        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/dout_reg[30]/C
                         clock pessimism             -0.893     4.045    
    SLICE_X53Y107        FDCE (Hold_fdce_C_D)         0.070     4.115    swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.115    
                         arrival time                           4.170    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/e1ff/genblock.dff/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.426%)  route 0.246ns (63.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.893ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.562     3.783    swervolf/swerv_eh1/swerv/dec/decode/e1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y89         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e1ff/genblock.dff/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDCE (Prop_fdce_C_Q)         0.141     3.924 r  swervolf/swerv_eh1/swerv/dec/decode/e1ff/genblock.dff/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.246     4.170    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[20]_6
    SLICE_X53Y86         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.827     4.936    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y86         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[20]/C
                         clock pessimism             -0.893     4.043    
    SLICE_X53Y86         FDCE (Hold_fdce_C_D)         0.070     4.113    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.113    
                         arrival time                           4.170    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/mem_ctl/ic_index_q/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_dat_ff/dffs/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.179%)  route 0.238ns (62.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.893ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.559     3.780    swervolf/swerv_eh1/swerv/ifu/mem_ctl/ic_index_q/clk_core_BUFG
    SLICE_X51Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/ic_index_q/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.141     3.921 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/ic_index_q/dout_reg[2]/Q
                         net (fo=1, routed)           0.238     4.160    swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_dat_ff/dffs/Q[2]
    SLICE_X54Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_dat_ff/dffs/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.823     4.932    swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_dat_ff/dffs/clk_core_BUFG
    SLICE_X54Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_dat_ff/dffs/dout_reg[2]/C
                         clock pessimism             -0.893     4.039    
    SLICE_X54Y81         FDCE (Hold_fdce_C_D)         0.063     4.102    swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_dat_ff/dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.102    
                         arrival time                           4.160    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.500%)  route 0.213ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.893ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.562     3.783    swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y102        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDCE (Prop_fdce_C_Q)         0.128     3.911 r  swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[6]/Q
                         net (fo=3, routed)           0.213     4.125    swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/i0_pc_e2_0[6]
    SLICE_X55Y104        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.829     4.939    swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X55Y104        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[6]/C
                         clock pessimism             -0.893     4.046    
    SLICE_X55Y104        FDCE (Hold_fdce_C_D)         0.021     4.067    swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.067    
                         arrival time                           4.125    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[66]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_alu_e4/aff/genblock.dff/dffs/dout_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.336%)  route 0.253ns (57.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.893ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.556     3.777    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y119        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDCE (Prop_fdce_C_Q)         0.141     3.918 r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[66]/Q
                         net (fo=1, routed)           0.253     4.172    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[22]_4
    SLICE_X56Y120        LUT6 (Prop_lut6_I5_O)        0.045     4.217 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[22]_i_1__163/O
                         net (fo=1, routed)           0.000     4.217    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/aff/genblock.dff/dffs/i0_rs1_e3_final[22]
    SLICE_X56Y120        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/aff/genblock.dff/dffs/dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.820     4.929    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/aff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X56Y120        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/aff/genblock.dff/dffs/dout_reg[22]/C
                         clock pessimism             -0.893     4.036    
    SLICE_X56Y120        FDCE (Hold_fdce_C_D)         0.120     4.156    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/aff/genblock.dff/dffs/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.156    
                         arrival time                           4.217    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i1_ap_e3_ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i1_ap_e4_ff/genblock.dff/dffs/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.392%)  route 0.246ns (63.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.893ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.560     3.781    swervolf/swerv_eh1/swerv/exu/i1_ap_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X40Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_ap_e3_ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.141     3.922 r  swervolf/swerv_eh1/swerv/exu/i1_ap_e3_ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=1, routed)           0.246     4.169    swervolf/swerv_eh1/swerv/exu/i1_ap_e4_ff/genblock.dff/dffs/i1_ap_e3[predict_nt]
    SLICE_X52Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_ap_e4_ff/genblock.dff/dffs/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.824     4.934    swervolf/swerv_eh1/swerv/exu/i1_ap_e4_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_ap_e4_ff/genblock.dff/dffs/dout_reg[2]/C
                         clock pessimism             -0.893     4.041    
    SLICE_X52Y113        FDCE (Hold_fdce_C_D)         0.066     4.107    swervolf/swerv_eh1/swerv/exu/i1_ap_e4_ff/genblock.dff/dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.107    
                         arrival time                           4.169    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.052%)  route 0.261ns (64.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    0.888ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.567     3.788    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X40Y97         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141     3.929 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[34]/Q
                         net (fo=1, routed)           0.261     4.191    swervolf/swerv_eh1/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dffs/i0_predict_p_d[prett][19]
    SLICE_X44Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.834     4.944    swervolf/swerv_eh1/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[36]/C
                         clock pessimism             -0.888     4.056    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.072     4.128    swervolf/swerv_eh1/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[36]
  -------------------------------------------------------------------
                         required time                         -4.128    
                         arrival time                           4.191    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.557%)  route 0.267ns (65.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.888ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.566     3.787    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X39Y93         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.141     3.928 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=2, routed)           0.267     4.195    swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/i1_predict_p_d[btag][3]
    SLICE_X36Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.838     4.947    swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X36Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[9]/C
                         clock pessimism             -0.888     4.059    
    SLICE_X36Y100        FDCE (Hold_fdce_C_D)         0.070     4.129    swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.129    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/genblock.dff/dffs/dout_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi2wb/o_wb_dat_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.266%)  route 0.265ns (58.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.896ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.632     3.854    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X43Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/genblock.dff/dffs/dout_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDCE (Prop_fdce_C_Q)         0.141     3.995 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/genblock.dff/dffs/dout_reg[62]/Q
                         net (fo=2, routed)           0.265     4.260    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/lsu_wdata[54]
    SLICE_X54Y48         LUT6 (Prop_lut6_I3_O)        0.045     4.305 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/o_wb_dat[30]_i_1/O
                         net (fo=1, routed)           0.000     4.305    swervolf/axi2wb/o_wb_dat_reg[31]_3[30]
    SLICE_X54Y48         FDRE                                         r  swervolf/axi2wb/o_wb_dat_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.903     5.012    swervolf/axi2wb/clk_core_BUFG
    SLICE_X54Y48         FDRE                                         r  swervolf/axi2wb/o_wb_dat_reg[30]/C
                         clock pessimism             -0.896     4.116    
    SLICE_X54Y48         FDRE (Hold_fdre_C_D)         0.120     4.236    swervolf/axi2wb/o_wb_dat_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.236    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/i1e2pcff/genblock.dff/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/i1e3pcff/genblock.dff/dffs/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.003%)  route 0.262ns (64.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.893ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.562     3.783    swervolf/swerv_eh1/swerv/dec/decode/i1e2pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y106        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i1e2pcff/genblock.dff/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDCE (Prop_fdce_C_Q)         0.141     3.924 r  swervolf/swerv_eh1/swerv/dec/decode/i1e2pcff/genblock.dff/dffs/dout_reg[6]/Q
                         net (fo=3, routed)           0.262     4.186    swervolf/swerv_eh1/swerv/dec/decode/i1e3pcff/genblock.dff/dffs/i1_pc_e2_0[6]
    SLICE_X53Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i1e3pcff/genblock.dff/dffs/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.829     4.939    swervolf/swerv_eh1/swerv/dec/decode/i1e3pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i1e3pcff/genblock.dff/dffs/dout_reg[6]/C
                         clock pessimism             -0.893     4.046    
    SLICE_X53Y105        FDCE (Hold_fdce_C_D)         0.071     4.117    swervolf/swerv_eh1/swerv/dec/decode/i1e3pcff/genblock.dff/dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.117    
                         arrival time                           4.186    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y6     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y6     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y16    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y16    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y7     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y7     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y10    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y10    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y90     swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y90     swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y90     swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y90     swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y90     swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y90     swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y90     swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y90     swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y91     swervolf/spi2/wfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y91     swervolf/spi2/wfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y84     swervolf/spi/wfifo/mem_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y84     swervolf/spi/wfifo/mem_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y84     swervolf/spi/wfifo/mem_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y84     swervolf/spi/wfifo/mem_reg_0_3_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y84     swervolf/spi/wfifo/mem_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y84     swervolf/spi/wfifo/mem_reg_0_3_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y84     swervolf/spi/wfifo/mem_reg_0_3_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y84     swervolf/spi/wfifo/mem_reg_0_3_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y141    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y141    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen_75M
  To Clock:  clkfbout_clk_gen_75M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen_75M
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_75M/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  clk_75M/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y2  clk_75M/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y2  clk_75M/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y2  clk_75M/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y2  clk_75M/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_75M_clk_gen_75M
  To Clock:  o_clk_75M_clk_gen_75M

Setup :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/MapY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 2.852ns (34.316%)  route 5.459ns (65.684%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.270ns = ( 21.604 - 13.333 ) 
    Source Clock Delay      (SCD):    9.009ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645     8.795    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443     5.352 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     7.056    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.152 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.857     9.009    rojo_bot_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y60         RAMB18E1                                     r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    11.463 r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.333    12.796    rojo_bot_0/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X10Y151        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    12.920 r  rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           1.418    14.338    rojo_bot_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X11Y151        LUT6 (Prop_lut6_I2_O)        0.124    14.462 r  rojo_bot_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=34, routed)          1.862    16.323    rojo_bot_0/inst/BOTCPU/port_id[3]
    SLICE_X8Y148         LUT5 (Prop_lut5_I1_O)        0.150    16.473 r  rojo_bot_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.847    17.320    rojo_bot_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y145         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/MapY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    18.294    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.377 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    20.002    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.093 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    21.618    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    18.380 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    20.005    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.096 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.508    21.604    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X9Y145         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.397    22.001    
                         clock uncertainty           -0.166    21.835    
    SLICE_X9Y145         FDCE (Setup_fdce_C_CE)      -0.429    21.406    rojo_bot_0/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         21.406    
                         arrival time                         -17.320    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 2.852ns (34.521%)  route 5.410ns (65.479%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.270ns = ( 21.604 - 13.333 ) 
    Source Clock Delay      (SCD):    9.009ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645     8.795    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443     5.352 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     7.056    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.152 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.857     9.009    rojo_bot_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y60         RAMB18E1                                     r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    11.463 r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.333    12.796    rojo_bot_0/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X10Y151        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    12.920 r  rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           1.418    14.338    rojo_bot_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X11Y151        LUT6 (Prop_lut6_I2_O)        0.124    14.462 r  rojo_bot_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=34, routed)          1.862    16.323    rojo_bot_0/inst/BOTCPU/port_id[3]
    SLICE_X8Y148         LUT5 (Prop_lut5_I1_O)        0.150    16.473 r  rojo_bot_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.797    17.271    rojo_bot_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X8Y146         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    18.294    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.377 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    20.002    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.093 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    21.618    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    18.380 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    20.005    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.096 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.508    21.604    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X8Y146         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.397    22.001    
                         clock uncertainty           -0.166    21.835    
    SLICE_X8Y146         FDCE (Setup_fdce_C_CE)      -0.393    21.442    rojo_bot_0/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         21.442    
                         arrival time                         -17.271    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 2.852ns (34.521%)  route 5.410ns (65.479%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.270ns = ( 21.604 - 13.333 ) 
    Source Clock Delay      (SCD):    9.009ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645     8.795    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443     5.352 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     7.056    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.152 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.857     9.009    rojo_bot_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y60         RAMB18E1                                     r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    11.463 r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.333    12.796    rojo_bot_0/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X10Y151        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    12.920 r  rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           1.418    14.338    rojo_bot_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X11Y151        LUT6 (Prop_lut6_I2_O)        0.124    14.462 r  rojo_bot_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=34, routed)          1.862    16.323    rojo_bot_0/inst/BOTCPU/port_id[3]
    SLICE_X8Y148         LUT5 (Prop_lut5_I1_O)        0.150    16.473 r  rojo_bot_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.797    17.271    rojo_bot_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X8Y146         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    18.294    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.377 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    20.002    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.093 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    21.618    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    18.380 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    20.005    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.096 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.508    21.604    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X8Y146         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.397    22.001    
                         clock uncertainty           -0.166    21.835    
    SLICE_X8Y146         FDCE (Setup_fdce_C_CE)      -0.393    21.442    rojo_bot_0/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         21.442    
                         arrival time                         -17.271    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 2.852ns (34.521%)  route 5.410ns (65.479%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.270ns = ( 21.604 - 13.333 ) 
    Source Clock Delay      (SCD):    9.009ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645     8.795    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443     5.352 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     7.056    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.152 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.857     9.009    rojo_bot_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y60         RAMB18E1                                     r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    11.463 r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.333    12.796    rojo_bot_0/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X10Y151        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    12.920 r  rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           1.418    14.338    rojo_bot_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X11Y151        LUT6 (Prop_lut6_I2_O)        0.124    14.462 r  rojo_bot_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=34, routed)          1.862    16.323    rojo_bot_0/inst/BOTCPU/port_id[3]
    SLICE_X8Y148         LUT5 (Prop_lut5_I1_O)        0.150    16.473 r  rojo_bot_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.797    17.271    rojo_bot_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X8Y146         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    18.294    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.377 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    20.002    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.093 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    21.618    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    18.380 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    20.005    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.096 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.508    21.604    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X8Y146         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.397    22.001    
                         clock uncertainty           -0.166    21.835    
    SLICE_X8Y146         FDCE (Setup_fdce_C_CE)      -0.393    21.442    rojo_bot_0/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         21.442    
                         arrival time                         -17.271    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/MapY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 2.852ns (34.521%)  route 5.410ns (65.479%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.270ns = ( 21.604 - 13.333 ) 
    Source Clock Delay      (SCD):    9.009ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645     8.795    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443     5.352 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     7.056    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.152 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.857     9.009    rojo_bot_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y60         RAMB18E1                                     r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    11.463 r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.333    12.796    rojo_bot_0/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X10Y151        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    12.920 r  rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           1.418    14.338    rojo_bot_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X11Y151        LUT6 (Prop_lut6_I2_O)        0.124    14.462 r  rojo_bot_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=34, routed)          1.862    16.323    rojo_bot_0/inst/BOTCPU/port_id[3]
    SLICE_X8Y148         LUT5 (Prop_lut5_I1_O)        0.150    16.473 r  rojo_bot_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.797    17.271    rojo_bot_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X8Y146         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/MapY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    18.294    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.377 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    20.002    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.093 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    21.618    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    18.380 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    20.005    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.096 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.508    21.604    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X8Y146         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.397    22.001    
                         clock uncertainty           -0.166    21.835    
    SLICE_X8Y146         FDCE (Setup_fdce_C_CE)      -0.393    21.442    rojo_bot_0/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         21.442    
                         arrival time                         -17.271    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/MapY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 2.852ns (34.521%)  route 5.410ns (65.479%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.270ns = ( 21.604 - 13.333 ) 
    Source Clock Delay      (SCD):    9.009ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645     8.795    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443     5.352 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     7.056    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.152 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.857     9.009    rojo_bot_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y60         RAMB18E1                                     r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    11.463 r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.333    12.796    rojo_bot_0/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X10Y151        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    12.920 r  rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           1.418    14.338    rojo_bot_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X11Y151        LUT6 (Prop_lut6_I2_O)        0.124    14.462 r  rojo_bot_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=34, routed)          1.862    16.323    rojo_bot_0/inst/BOTCPU/port_id[3]
    SLICE_X8Y148         LUT5 (Prop_lut5_I1_O)        0.150    16.473 r  rojo_bot_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.797    17.271    rojo_bot_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X8Y146         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/MapY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    18.294    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.377 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    20.002    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.093 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    21.618    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    18.380 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    20.005    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.096 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.508    21.604    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X8Y146         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.397    22.001    
                         clock uncertainty           -0.166    21.835    
    SLICE_X8Y146         FDCE (Setup_fdce_C_CE)      -0.393    21.442    rojo_bot_0/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         21.442    
                         arrival time                         -17.271    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/MapY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 2.852ns (34.521%)  route 5.410ns (65.479%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.270ns = ( 21.604 - 13.333 ) 
    Source Clock Delay      (SCD):    9.009ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645     8.795    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443     5.352 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     7.056    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.152 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.857     9.009    rojo_bot_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y60         RAMB18E1                                     r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    11.463 r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.333    12.796    rojo_bot_0/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X10Y151        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    12.920 r  rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           1.418    14.338    rojo_bot_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X11Y151        LUT6 (Prop_lut6_I2_O)        0.124    14.462 r  rojo_bot_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=34, routed)          1.862    16.323    rojo_bot_0/inst/BOTCPU/port_id[3]
    SLICE_X8Y148         LUT5 (Prop_lut5_I1_O)        0.150    16.473 r  rojo_bot_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.797    17.271    rojo_bot_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X8Y146         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/MapY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    18.294    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.377 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    20.002    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.093 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    21.618    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    18.380 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    20.005    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.096 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.508    21.604    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X8Y146         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.397    22.001    
                         clock uncertainty           -0.166    21.835    
    SLICE_X8Y146         FDCE (Setup_fdce_C_CE)      -0.393    21.442    rojo_bot_0/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         21.442    
                         arrival time                         -17.271    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 3.662ns (43.404%)  route 4.775ns (56.596%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.271ns = ( 21.605 - 13.333 ) 
    Source Clock Delay      (SCD):    9.009ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645     8.795    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443     5.352 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     7.056    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.152 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.857     9.009    rojo_bot_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y60         RAMB18E1                                     r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    11.463 r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.826    13.289    rojo_bot_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X10Y151        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    13.439 r  rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.849    14.288    rojo_bot_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y150        LUT5 (Prop_lut5_I0_O)        0.354    14.642 r  rojo_bot_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.273    15.915    rojo_bot_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X8Y147         LUT4 (Prop_lut4_I3_O)        0.356    16.271 r  rojo_bot_0/inst/BOTCPU/DataOut[1]_i_2/O
                         net (fo=1, routed)           0.827    17.098    rojo_bot_0/inst/BOTCPU/DataOut[1]_i_2_n_0
    SLICE_X8Y149         LUT5 (Prop_lut5_I0_O)        0.348    17.446 r  rojo_bot_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000    17.446    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[1]
    SLICE_X8Y149         FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    18.294    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.377 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    20.002    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.093 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    21.618    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    18.380 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    20.005    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.096 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.509    21.605    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X8Y149         FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.397    22.002    
                         clock uncertainty           -0.166    21.836    
    SLICE_X8Y149         FDRE (Setup_fdre_C_D)        0.077    21.913    rojo_bot_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         21.913    
                         arrival time                         -17.446    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        8.374ns  (logic 3.410ns (40.722%)  route 4.964ns (59.278%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns = ( 21.608 - 13.333 ) 
    Source Clock Delay      (SCD):    9.009ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645     8.795    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443     5.352 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     7.056    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.152 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.857     9.009    rojo_bot_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y60         RAMB18E1                                     r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    11.463 r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.826    13.289    rojo_bot_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X10Y151        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    13.439 r  rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.849    14.288    rojo_bot_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y150        LUT5 (Prop_lut5_I0_O)        0.354    14.642 r  rojo_bot_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.192    15.834    rojo_bot_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y146         LUT4 (Prop_lut4_I3_O)        0.328    16.162 r  rojo_bot_0/inst/BOTCPU/DataOut[3]_i_2/O
                         net (fo=1, routed)           1.096    17.259    rojo_bot_0/inst/BOTCPU/DataOut[3]_i_2_n_0
    SLICE_X11Y148        LUT6 (Prop_lut6_I3_O)        0.124    17.383 r  rojo_bot_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000    17.383    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[3]
    SLICE_X11Y148        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    18.294    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.377 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    20.002    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.093 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    21.618    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    18.380 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    20.005    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.096 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.512    21.608    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X11Y148        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.397    22.005    
                         clock uncertainty           -0.166    21.839    
    SLICE_X11Y148        FDRE (Setup_fdre_C_D)        0.029    21.868    rojo_bot_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         21.868    
                         arrival time                         -17.383    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/Sensors_int_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (o_clk_75M_clk_gen_75M rise@13.333ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 3.312ns (42.125%)  route 4.550ns (57.875%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns = ( 21.608 - 13.333 ) 
    Source Clock Delay      (SCD):    9.009ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645     8.795    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443     5.352 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     7.056    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.152 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.857     9.009    rojo_bot_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y60         RAMB18E1                                     r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    11.463 r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.826    13.289    rojo_bot_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X10Y151        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    13.439 f  rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.849    14.288    rojo_bot_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y150        LUT5 (Prop_lut5_I0_O)        0.354    14.642 f  rojo_bot_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.287    15.929    rojo_bot_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X10Y147        LUT5 (Prop_lut5_I3_O)        0.354    16.283 r  rojo_bot_0/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.588    16.871    rojo_bot_0/inst/BOTREGIF/Sensors_int_reg[7]_0[0]
    SLICE_X11Y147        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/Sensors_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    18.294    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.377 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    20.002    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.093 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    21.618    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    18.380 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    20.005    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.096 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.512    21.608    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X11Y147        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/Sensors_int_reg[5]/C
                         clock pessimism              0.397    22.005    
                         clock uncertainty           -0.166    21.839    
    SLICE_X11Y147        FDCE (Setup_fdce_C_CE)      -0.429    21.410    rojo_bot_0/inst/BOTREGIF/Sensors_int_reg[5]
  -------------------------------------------------------------------
                         required time                         21.410    
                         arrival time                         -16.871    
  -------------------------------------------------------------------
                         slack                                  4.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTREGIF/LocX_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/LocX_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.649%)  route 0.126ns (43.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.652     2.722    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X8Y150         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/LocX_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDCE (Prop_fdce_C_Q)         0.164     2.886 r  rojo_bot_0/inst/BOTREGIF/LocX_int_reg[2]/Q
                         net (fo=2, routed)           0.126     3.012    rojo_bot_0/inst/BOTREGIF/LocX_int[2]
    SLICE_X10Y149        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/LocX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.841     3.478    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X10Y149        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/LocX_reg[2]/C
                         clock pessimism             -0.572     2.906    
    SLICE_X10Y149        FDCE (Hold_fdce_C_D)         0.052     2.958    rojo_bot_0/inst/BOTREGIF/LocX_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTCPU/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTCPU/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.652     2.722    rojo_bot_0/inst/BOTCPU/clk_in
    SLICE_X9Y152         FDRE                                         r  rojo_bot_0/inst/BOTCPU/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.141     2.863 r  rojo_bot_0/inst/BOTCPU/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.079     2.943    rojo_bot_0/inst/BOTCPU/stack_ram_high/DIA0
    SLICE_X8Y152         RAMD32                                       r  rojo_bot_0/inst/BOTCPU/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.927     3.565    rojo_bot_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y152         RAMD32                                       r  rojo_bot_0/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.829     2.735    
    SLICE_X8Y152         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.882    rojo_bot_0/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTCPU/address_loop[5].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.468%)  route 0.162ns (53.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.606ns
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.652     2.722    rojo_bot_0/inst/BOTCPU/clk_in
    SLICE_X9Y152         FDRE                                         r  rojo_bot_0/inst/BOTCPU/address_loop[5].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.141     2.863 r  rojo_bot_0/inst/BOTCPU/address_loop[5].pc_flop/Q
                         net (fo=3, routed)           0.162     3.026    rojo_bot_0/inst/BOTSIMPGM/address[5]
    RAMB18_X0Y60         RAMB18E1                                     r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.969     3.606    rojo_bot_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y60         RAMB18E1                                     r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.826     2.780    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.963    rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTCPU/address_loop[7].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.441%)  route 0.163ns (53.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.606ns
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.652     2.722    rojo_bot_0/inst/BOTCPU/clk_in
    SLICE_X9Y152         FDRE                                         r  rojo_bot_0/inst/BOTCPU/address_loop[7].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.141     2.863 r  rojo_bot_0/inst/BOTCPU/address_loop[7].pc_flop/Q
                         net (fo=3, routed)           0.163     3.026    rojo_bot_0/inst/BOTSIMPGM/address[7]
    RAMB18_X0Y60         RAMB18E1                                     r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.969     3.606    rojo_bot_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y60         RAMB18E1                                     r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.826     2.780    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.963    rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTCPU/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.306%)  route 0.170ns (54.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.606ns
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.652     2.722    rojo_bot_0/inst/BOTCPU/clk_in
    SLICE_X9Y152         FDRE                                         r  rojo_bot_0/inst/BOTCPU/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.141     2.863 r  rojo_bot_0/inst/BOTCPU/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.170     3.034    rojo_bot_0/inst/BOTSIMPGM/address[6]
    RAMB18_X0Y60         RAMB18E1                                     r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.969     3.606    rojo_bot_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y60         RAMB18E1                                     r  rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.826     2.780    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.963    rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.034    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTREGIF/MapY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            wm1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.520ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.569     2.639    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X8Y146         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/MapY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDCE (Prop_fdce_C_Q)         0.164     2.803 r  rojo_bot_0/inst/BOTREGIF/MapY_reg[2]/Q
                         net (fo=1, routed)           0.158     2.961    wm1/addra[9]
    RAMB36_X0Y29         RAMB36E1                                     r  wm1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.883     3.520    wm1/clka
    RAMB36_X0Y29         RAMB36E1                                     r  wm1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.822     2.698    
    RAMB36_X0Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.881    wm1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTREGIF/MapX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            wm1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.520ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.569     2.639    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X8Y145         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y145         FDCE (Prop_fdce_C_Q)         0.164     2.803 r  rojo_bot_0/inst/BOTREGIF/MapX_reg[3]/Q
                         net (fo=1, routed)           0.158     2.961    wm1/addra[3]
    RAMB36_X0Y29         RAMB36E1                                     r  wm1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.883     3.520    wm1/clka
    RAMB36_X0Y29         RAMB36E1                                     r  wm1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.822     2.698    
    RAMB36_X0Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.881    wm1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.652     2.722    rojo_bot_0/inst/BOTCPU/clk_in
    SLICE_X11Y151        FDRE                                         r  rojo_bot_0/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.141     2.863 r  rojo_bot_0/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.165     3.029    rojo_bot_0/inst/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X10Y151        RAMD32                                       r  rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.927     3.565    rojo_bot_0/inst/BOTCPU/lower_reg_banks/WCLK
    SLICE_X10Y151        RAMD32                                       r  rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMA/CLK
                         clock pessimism             -0.829     2.735    
    SLICE_X10Y151        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.935    rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.652     2.722    rojo_bot_0/inst/BOTCPU/clk_in
    SLICE_X11Y151        FDRE                                         r  rojo_bot_0/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.141     2.863 r  rojo_bot_0/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.165     3.029    rojo_bot_0/inst/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X10Y151        RAMD32                                       r  rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.927     3.565    rojo_bot_0/inst/BOTCPU/lower_reg_banks/WCLK
    SLICE_X10Y151        RAMD32                                       r  rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism             -0.829     2.735    
    SLICE_X10Y151        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.935    rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.652     2.722    rojo_bot_0/inst/BOTCPU/clk_in
    SLICE_X11Y151        FDRE                                         r  rojo_bot_0/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.141     2.863 r  rojo_bot_0/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.165     3.029    rojo_bot_0/inst/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X10Y151        RAMD32                                       r  rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.927     3.565    rojo_bot_0/inst/BOTCPU/lower_reg_banks/WCLK
    SLICE_X10Y151        RAMD32                                       r  rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMB/CLK
                         clock pessimism             -0.829     2.735    
    SLICE_X10Y151        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.935    rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_75M_clk_gen_75M
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_75M/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y60    rojo_bot_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y29    wm1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y29    wm1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y16  clk_75M/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         13.333      12.084     PLLE2_ADV_X0Y2  clk_75M/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X10Y148   rojo_bot_0/inst/BOTREGIF/upd_sysregs_reg_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X9Y151    rojo_bot_0/inst/BOTCPU/address_loop[0].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X8Y151    rojo_bot_0/inst/BOTCPU/address_loop[0].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X9Y153    rojo_bot_0/inst/BOTCPU/address_loop[10].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X8Y152    rojo_bot_0/inst/BOTCPU/address_loop[10].return_vector_flop/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       13.333      146.667    PLLE2_ADV_X0Y2  clk_75M/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X14Y150   rojo_bot_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X14Y150   rojo_bot_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X14Y150   rojo_bot_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X14Y150   rojo_bot_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X14Y151   rojo_bot_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X14Y151   rojo_bot_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X14Y151   rojo_bot_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X14Y151   rojo_bot_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y151   rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y151   rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X14Y150   rojo_bot_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X14Y150   rojo_bot_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X14Y150   rojo_bot_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X14Y150   rojo_bot_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X14Y151   rojo_bot_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X14Y151   rojo_bot_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X14Y151   rojo_bot_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X14Y151   rojo_bot_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y151   rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y151   rojo_bot_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout1
  To Clock:  soc_s7pll0_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   ddr2/ldc/BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1  ddr2/ldc/PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout2
  To Clock:  soc_s7pll0_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout2
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3   ddr2/ldc/BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_27/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1  ddr2/ldc/PLLE2_ADV/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll1_clkout
  To Clock:  soc_s7pll1_clkout

Setup :            0  Failing Endpoints,  Worst Slack        2.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.419ns (18.493%)  route 1.847ns (81.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 13.817 - 5.000 ) 
    Source Clock Delay      (SCD):    9.241ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.609     9.241    ddr2/ldc/iodelay_clk
    SLICE_X52Y78         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDPE (Prop_fdpe_C_Q)         0.419     9.660 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.847    11.506    ddr2/ldc/iodelay_rst
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    13.817    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.492    14.309    
                         clock uncertainty           -0.053    14.256    
    SLICE_X88Y78         FDSE (Setup_fdse_C_S)       -0.699    13.557    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.557    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.419ns (18.493%)  route 1.847ns (81.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 13.817 - 5.000 ) 
    Source Clock Delay      (SCD):    9.241ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.609     9.241    ddr2/ldc/iodelay_clk
    SLICE_X52Y78         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDPE (Prop_fdpe_C_Q)         0.419     9.660 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.847    11.506    ddr2/ldc/iodelay_rst
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    13.817    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.492    14.309    
                         clock uncertainty           -0.053    14.256    
    SLICE_X88Y78         FDSE (Setup_fdse_C_S)       -0.699    13.557    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.557    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.419ns (18.493%)  route 1.847ns (81.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 13.817 - 5.000 ) 
    Source Clock Delay      (SCD):    9.241ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.609     9.241    ddr2/ldc/iodelay_clk
    SLICE_X52Y78         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDPE (Prop_fdpe_C_Q)         0.419     9.660 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.847    11.506    ddr2/ldc/iodelay_rst
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    13.817    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.492    14.309    
                         clock uncertainty           -0.053    14.256    
    SLICE_X88Y78         FDSE (Setup_fdse_C_S)       -0.699    13.557    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.557    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.419ns (18.493%)  route 1.847ns (81.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 13.817 - 5.000 ) 
    Source Clock Delay      (SCD):    9.241ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.609     9.241    ddr2/ldc/iodelay_clk
    SLICE_X52Y78         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDPE (Prop_fdpe_C_Q)         0.419     9.660 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.847    11.506    ddr2/ldc/iodelay_rst
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    13.817    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism              0.492    14.309    
                         clock uncertainty           -0.053    14.256    
    SLICE_X88Y78         FDSE (Setup_fdse_C_S)       -0.699    13.557    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.557    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.718ns (25.341%)  route 2.115ns (74.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 13.817 - 5.000 ) 
    Source Clock Delay      (SCD):    9.241ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.609     9.241    ddr2/ldc/iodelay_clk
    SLICE_X52Y78         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDPE (Prop_fdpe_C_Q)         0.419     9.660 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           2.115    11.775    ddr2/ldc/iodelay_rst
    SLICE_X89Y78         LUT6 (Prop_lut6_I5_O)        0.299    12.074 r  ddr2/ldc/soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    12.074    ddr2/ldc/soc_ic_reset_i_1_n_0
    SLICE_X89Y78         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    13.817    ddr2/ldc/iodelay_clk
    SLICE_X89Y78         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
                         clock pessimism              0.492    14.309    
                         clock uncertainty           -0.053    14.256    
    SLICE_X89Y78         FDRE (Setup_fdre_C_D)        0.029    14.285    ddr2/ldc/soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 13.817 - 5.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.716     9.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.518     9.866 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    10.747    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.871 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.061    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    13.817    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.531    14.348    
                         clock uncertainty           -0.053    14.295    
    SLICE_X88Y78         FDSE (Setup_fdse_C_CE)      -0.169    14.126    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 13.817 - 5.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.716     9.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.518     9.866 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    10.747    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.871 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.061    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    13.817    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.531    14.348    
                         clock uncertainty           -0.053    14.295    
    SLICE_X88Y78         FDSE (Setup_fdse_C_CE)      -0.169    14.126    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 13.817 - 5.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.716     9.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.518     9.866 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    10.747    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.871 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.061    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    13.817    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.531    14.348    
                         clock uncertainty           -0.053    14.295    
    SLICE_X88Y78         FDSE (Setup_fdse_C_CE)      -0.169    14.126    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 13.817 - 5.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.716     9.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.518     9.866 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    10.747    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.871 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.061    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    13.817    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism              0.531    14.348    
                         clock uncertainty           -0.053    14.295    
    SLICE_X88Y78         FDSE (Setup_fdse_C_CE)      -0.169    14.126    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.817ns = ( 13.817 - 5.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.716     9.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.478     9.826 r  ddr2/ldc/soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072    10.897    ddr2/ldc/soc_reset_counter[1]
    SLICE_X88Y78         LUT3 (Prop_lut3_I0_O)        0.295    11.192 r  ddr2/ldc/soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.192    ddr2/ldc/soc_reset_counter[2]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    13.817    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.531    14.348    
                         clock uncertainty           -0.053    14.295    
    SLICE_X88Y78         FDSE (Setup_fdse_C_D)        0.081    14.376    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  3.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.846ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.552     2.839    ddr2/ldc/iodelay_clk
    SLICE_X52Y78         FDPE                                         r  ddr2/ldc/FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDPE (Prop_fdpe_C_Q)         0.141     2.980 r  ddr2/ldc/FDPE_6/Q
                         net (fo=1, routed)           0.065     3.046    ddr2/ldc/vns_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X52Y78         FDPE                                         r  ddr2/ldc/FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.820     3.686    ddr2/ldc/iodelay_clk
    SLICE_X52Y78         FDPE                                         r  ddr2/ldc/FDPE_7/C
                         clock pessimism             -0.846     2.839    
    SLICE_X52Y78         FDPE (Hold_fdpe_C_D)         0.075     2.914    ddr2/ldc/FDPE_7
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     2.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.164     3.046 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     3.163    ddr2/ldc/soc_reset_counter[0]
    SLICE_X89Y78         LUT6 (Prop_lut6_I1_O)        0.045     3.208 r  ddr2/ldc/soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.208    ddr2/ldc/soc_ic_reset_i_1_n_0
    SLICE_X89Y78         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.865     3.731    ddr2/ldc/iodelay_clk
    SLICE_X89Y78         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
                         clock pessimism             -0.835     2.895    
    SLICE_X89Y78         FDRE (Hold_fdre_C_D)         0.091     2.986    ddr2/ldc/soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     2.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.164     3.046 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     3.220    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y78         LUT4 (Prop_lut4_I0_O)        0.048     3.268 r  ddr2/ldc/soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.268    ddr2/ldc/soc_reset_counter[3]_i_2_n_0
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.865     3.731    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism             -0.848     2.882    
    SLICE_X88Y78         FDSE (Hold_fdse_C_D)         0.131     3.013    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     2.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.164     3.046 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     3.220    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y78         LUT3 (Prop_lut3_I2_O)        0.045     3.265 r  ddr2/ldc/soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.265    ddr2/ldc/soc_reset_counter[2]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.865     3.731    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism             -0.848     2.882    
    SLICE_X88Y78         FDSE (Hold_fdse_C_D)         0.121     3.003    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     2.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.164     3.046 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.244    ddr2/ldc/soc_reset_counter[0]
    SLICE_X88Y78         LUT2 (Prop_lut2_I0_O)        0.043     3.287 r  ddr2/ldc/soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.287    ddr2/ldc/soc_reset_counter[1]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.865     3.731    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism             -0.848     2.882    
    SLICE_X88Y78         FDSE (Hold_fdse_C_D)         0.131     3.013    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.287    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     2.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.164     3.046 f  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.244    ddr2/ldc/soc_reset_counter[0]
    SLICE_X88Y78         LUT1 (Prop_lut1_I0_O)        0.045     3.289 r  ddr2/ldc/soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.289    ddr2/ldc/soc_reset_counter0[0]
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.865     3.731    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism             -0.848     2.882    
    SLICE_X88Y78         FDSE (Hold_fdse_C_D)         0.120     3.002    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     2.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.148     3.030 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     3.152    ddr2/ldc/soc_reset_counter[3]
    SLICE_X88Y78         LUT4 (Prop_lut4_I3_O)        0.099     3.251 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.307    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.865     3.731    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism             -0.848     2.882    
    SLICE_X88Y78         FDSE (Hold_fdse_C_CE)       -0.016     2.866    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     2.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.148     3.030 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     3.152    ddr2/ldc/soc_reset_counter[3]
    SLICE_X88Y78         LUT4 (Prop_lut4_I3_O)        0.099     3.251 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.307    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.865     3.731    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism             -0.848     2.882    
    SLICE_X88Y78         FDSE (Hold_fdse_C_CE)       -0.016     2.866    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     2.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.148     3.030 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     3.152    ddr2/ldc/soc_reset_counter[3]
    SLICE_X88Y78         LUT4 (Prop_lut4_I3_O)        0.099     3.251 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.307    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.865     3.731    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism             -0.848     2.882    
    SLICE_X88Y78         FDSE (Hold_fdse_C_CE)       -0.016     2.866    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     2.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.148     3.030 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     3.152    ddr2/ldc/soc_reset_counter[3]
    SLICE_X88Y78         LUT4 (Prop_lut4_I3_O)        0.099     3.251 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.307    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.865     3.731    ddr2/ldc/iodelay_clk
    SLICE_X88Y78         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism             -0.848     2.882    
    SLICE_X88Y78         FDSE (Hold_fdse_C_CE)       -0.016     2.866    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll1_clkout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV_1/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    ddr2/ldc/BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV_1/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[3]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X52Y78     ddr2/ldc/FDPE_6/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X52Y78     ddr2/ldc/FDPE_7/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y78     ddr2/ldc/soc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV_1/CLKOUT0
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X52Y78     ddr2/ldc/FDPE_6/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X52Y78     ddr2/ldc/FDPE_7/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y78     ddr2/ldc/soc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X52Y78     ddr2/ldc/FDPE_6/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X52Y78     ddr2/ldc/FDPE_7/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y78     ddr2/ldc/soc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     ddr2/ldc/soc_reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb0
  To Clock:  vns_pll_fb0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb1
  To Clock:  vns_pll_fb1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       97.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.699ns  (required time - arrival time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.456ns (27.064%)  route 1.229ns (72.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 102.345 - 100.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.166     3.166    tap/dmi_tck
    SLICE_X1Y50          FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDSE (Prop_fdse_C_Q)         0.456     3.622 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           1.229     4.851    tap/dmi[4]
    SLICE_X1Y49          FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.345   102.345    tap/dmi_tck
    SLICE_X1Y49          FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism              0.322   102.667    
                         clock uncertainty           -0.035   102.631    
    SLICE_X1Y49          FDRE (Setup_fdre_C_D)       -0.081   102.550    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                        102.550    
                         arrival time                          -4.851    
  -------------------------------------------------------------------
                         slack                                 97.699    

Slack (MET) :             97.772ns  (required time - arrival time)
  Source:                 tap/dmi_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.456ns (21.590%)  route 1.656ns (78.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 102.778 - 100.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.197     3.197    tap/dmi_tck
    SLICE_X3Y47          FDRE                                         r  tap/dmi_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     3.653 r  tap/dmi_reg[22]/Q
                         net (fo=1, routed)           1.656     5.309    tap/dmi[22]
    SLICE_X3Y47          FDRE                                         r  tap/dmi_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.778   102.778    tap/dmi_tck
    SLICE_X3Y47          FDRE                                         r  tap/dmi_reg[21]/C
                         clock pessimism              0.419   103.197    
                         clock uncertainty           -0.035   103.161    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)       -0.081   103.080    tap/dmi_reg[21]
  -------------------------------------------------------------------
                         required time                        103.080    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                 97.772    

Slack (MET) :             97.880ns  (required time - arrival time)
  Source:                 tap/dmi_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.518ns (30.041%)  route 1.206ns (69.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 102.579 - 100.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.197     3.197    tap/dmi_tck
    SLICE_X2Y47          FDRE                                         r  tap/dmi_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.518     3.715 r  tap/dmi_reg[13]/Q
                         net (fo=1, routed)           1.206     4.921    tap/dmi[13]
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.579   102.579    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[12]/C
                         clock pessimism              0.324   102.903    
                         clock uncertainty           -0.035   102.868    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)       -0.067   102.801    tap/dmi_reg[12]
  -------------------------------------------------------------------
                         required time                        102.801    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                 97.880    

Slack (MET) :             97.990ns  (required time - arrival time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.456ns (28.144%)  route 1.164ns (71.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 102.579 - 100.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.197     3.197    tap/dmi_tck
    SLICE_X3Y47          FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     3.653 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           1.164     4.817    tap/dmi[20]
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.579   102.579    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism              0.324   102.903    
                         clock uncertainty           -0.035   102.868    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)       -0.061   102.807    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                        102.807    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 97.990    

Slack (MET) :             98.008ns  (required time - arrival time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.518ns (27.097%)  route 1.394ns (72.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 102.778 - 100.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.197     3.197    tap/dmi_tck
    SLICE_X2Y47          FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.518     3.715 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           1.394     5.108    tap/dmi[15]
    SLICE_X2Y47          FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.778   102.778    tap/dmi_tck
    SLICE_X2Y47          FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism              0.419   103.197    
                         clock uncertainty           -0.035   103.161    
    SLICE_X2Y47          FDRE (Setup_fdre_C_D)       -0.045   103.116    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                        103.116    
                         arrival time                          -5.108    
  -------------------------------------------------------------------
                         slack                                 98.008    

Slack (MET) :             98.015ns  (required time - arrival time)
  Source:                 tap/dmi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.456ns (29.077%)  route 1.112ns (70.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 102.345 - 100.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.969     2.969    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  tap/dmi_reg[9]/Q
                         net (fo=1, routed)           1.112     4.538    tap/dmi[9]
    SLICE_X1Y49          FDRE                                         r  tap/dmi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.345   102.345    tap/dmi_tck
    SLICE_X1Y49          FDRE                                         r  tap/dmi_reg[8]/C
                         clock pessimism              0.301   102.646    
                         clock uncertainty           -0.035   102.610    
    SLICE_X1Y49          FDRE (Setup_fdre_C_D)       -0.058   102.552    tap/dmi_reg[8]
  -------------------------------------------------------------------
                         required time                        102.552    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                 98.015    

Slack (MET) :             98.186ns  (required time - arrival time)
  Source:                 tap/dmi_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.456ns (26.639%)  route 1.256ns (73.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 102.418 - 100.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.786     2.786    tap/dmi_tck
    SLICE_X3Y48          FDRE                                         r  tap/dmi_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     3.242 r  tap/dmi_reg[29]/Q
                         net (fo=1, routed)           1.256     4.498    tap/dmi[29]
    SLICE_X3Y48          FDRE                                         r  tap/dmi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.418   102.418    tap/dmi_tck
    SLICE_X3Y48          FDRE                                         r  tap/dmi_reg[28]/C
                         clock pessimism              0.368   102.786    
                         clock uncertainty           -0.035   102.750    
    SLICE_X3Y48          FDRE (Setup_fdre_C_D)       -0.067   102.683    tap/dmi_reg[28]
  -------------------------------------------------------------------
                         required time                        102.683    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                 98.186    

Slack (MET) :             98.238ns  (required time - arrival time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.456ns (27.469%)  route 1.204ns (72.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 102.579 - 100.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.969     2.969    tap/dmi_tck
    SLICE_X0Y46          FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           1.204     4.630    tap/dmi[11]
    SLICE_X0Y46          FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.579   102.579    tap/dmi_tck
    SLICE_X0Y46          FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism              0.390   102.969    
                         clock uncertainty           -0.035   102.934    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.067   102.867    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                        102.867    
                         arrival time                          -4.630    
  -------------------------------------------------------------------
                         slack                                 98.238    

Slack (MET) :             98.242ns  (required time - arrival time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.456ns (30.981%)  route 1.016ns (69.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 102.476 - 100.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.969     2.969    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           1.016     4.441    tap/dmi[18]
    SLICE_X0Y47          FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.476   102.476    tap/dmi_tck
    SLICE_X0Y47          FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism              0.324   102.800    
                         clock uncertainty           -0.035   102.764    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.081   102.683    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                        102.683    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                 98.242    

Slack (MET) :             98.243ns  (required time - arrival time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.456ns (27.775%)  route 1.186ns (72.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 102.579 - 100.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.969     2.969    tap/dmi_tck
    SLICE_X0Y46          FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           1.186     4.611    tap/dmi[10]
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.579   102.579    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism              0.368   102.947    
                         clock uncertainty           -0.035   102.912    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)       -0.058   102.854    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                        102.854    
                         arrival time                          -4.611    
  -------------------------------------------------------------------
                         slack                                 98.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.683%)  route 0.408ns (74.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.365     1.365    tap/dmi_tck
    SLICE_X1Y49          FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.506 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.408     1.914    tap/dmi[7]
    SLICE_X1Y50          FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.704     1.704    tap/dmi_tck
    SLICE_X1Y50          FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism             -0.141     1.563    
    SLICE_X1Y50          FDSE (Hold_fdse_C_D)         0.072     1.635    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.582%)  route 0.512ns (78.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.365     1.365    tap/dmi_tck
    SLICE_X0Y49          FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.506 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.512     2.018    tap/dmi[1]
    SLICE_X1Y50          FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.704     1.704    tap/dmi_tck
    SLICE_X1Y50          FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism             -0.141     1.563    
    SLICE_X1Y50          FDSE (Hold_fdse_C_D)         0.070     1.633    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.516%)  route 0.514ns (78.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.435     1.435    tap/dmi_tck
    SLICE_X0Y47          FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141     1.576 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           0.514     2.090    tap/dmi[16]
    SLICE_X2Y47          FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.756     1.756    tap/dmi_tck
    SLICE_X2Y47          FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism             -0.151     1.605    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.063     1.668    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 tap/dmi_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.852%)  route 0.504ns (78.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.357     1.357    tap/dmi_tck
    SLICE_X3Y48          FDRE                                         r  tap/dmi_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.498 r  tap/dmi_reg[28]/Q
                         net (fo=1, routed)           0.504     2.002    tap/dmi[28]
    SLICE_X1Y47          FDRE                                         r  tap/dmi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.599     1.599    tap/dmi_tck
    SLICE_X1Y47          FDRE                                         r  tap/dmi_reg[27]/C
                         clock pessimism             -0.133     1.466    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.072     1.538    tap/dmi_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.440%)  route 0.373ns (72.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.474     1.474    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.373     1.988    tap/dmi[18]
    SLICE_X0Y47          FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.599     1.599    tap/dmi_tck
    SLICE_X0Y47          FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism             -0.143     1.456    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.066     1.522    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.439%)  route 0.584ns (80.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.435     1.435    tap/dmi_tck
    SLICE_X1Y47          FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.576 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           0.584     2.160    tap/dmi[24]
    SLICE_X3Y47          FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.756     1.756    tap/dmi_tck
    SLICE_X3Y47          FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism             -0.151     1.605    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.072     1.677    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 tap/dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.408%)  route 0.437ns (75.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.435     1.435    tap/dmi_tck
    SLICE_X1Y47          FDRE                                         r  tap/dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.576 r  tap/dmi_reg[25]/Q
                         net (fo=1, routed)           0.437     2.012    tap/dmi[25]
    SLICE_X1Y47          FDRE                                         r  tap/dmi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.599     1.599    tap/dmi_tck
    SLICE_X1Y47          FDRE                                         r  tap/dmi_reg[24]/C
                         clock pessimism             -0.164     1.435    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.070     1.505    tap/dmi_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.972%)  route 0.447ns (76.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.474     1.474    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           0.447     2.063    tap/dmi[19]
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.648     1.648    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism             -0.174     1.474    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.066     1.540    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.291%)  route 0.464ns (76.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.365     1.365    tap/dmi_tck
    SLICE_X1Y49          FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.506 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.464     1.970    tap/dmi[2]
    SLICE_X0Y49          FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.519     1.519    tap/dmi_tck
    SLICE_X0Y49          FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism             -0.141     1.378    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.070     1.448    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.141ns (23.339%)  route 0.463ns (76.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.435     1.435    tap/dmi_tck
    SLICE_X1Y47          FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.576 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           0.463     2.039    tap/dmi[27]
    SLICE_X1Y47          FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.599     1.599    tap/dmi_tck
    SLICE_X1Y47          FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism             -0.164     1.435    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.070     1.505    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.534    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X1Y50  tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y46  tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y46  tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y46  tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y47  tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y47  tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y47  tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y47  tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y47  tap/dmi_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y46  tap/dmi_reg[18]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X1Y50  tap/dmi_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X1Y50  tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y46  tap/dmi_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y46  tap/dmi_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y46  tap/dmi_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y46  tap/dmi_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y46  tap/dmi_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y48  tap/dmi_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y48  tap/dmi_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y48  tap/dmi_reg[30]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X1Y50  tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X1Y50  tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y46  tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y46  tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y46  tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y46  tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y46  tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y46  tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y47  tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y47  tap/dmi_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.758ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.743ns (32.570%)  route 1.538ns (67.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 103.163 - 100.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.623     3.552    tap/dtmcs_tck
    SLICE_X47Y67         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.419     3.971 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           1.538     5.509    tap/dtmcs[9]
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.324     5.833 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     5.833    tap/dtmcs[8]_i_1_n_0
    SLICE_X47Y67         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.163    tap/dtmcs_tck
    SLICE_X47Y67         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.389   103.552    
                         clock uncertainty           -0.035   103.517    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.075   103.592    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        103.592    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                 97.758    

Slack (MET) :             97.988ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.744ns (36.266%)  route 1.308ns (63.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 103.163 - 100.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.623     3.552    tap/dtmcs_tck
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.419     3.971 r  tap/dtmcs_reg[29]/Q
                         net (fo=2, routed)           1.308     5.279    tap/dtmcs[29]
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.325     5.604 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000     5.604    tap/dtmcs[28]_i_1_n_0
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.163    tap/dtmcs_tck
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.389   103.552    
                         clock uncertainty           -0.035   103.517    
    SLICE_X51Y65         FDRE (Setup_fdre_C_D)        0.075   103.592    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                        103.592    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                 97.988    

Slack (MET) :             98.202ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.580ns (32.776%)  route 1.190ns (67.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 103.159 - 100.000 ) 
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.617     3.546    tap/dtmcs_tck
    SLICE_X39Y74         FDRE                                         r  tap/dtmcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.456     4.002 r  tap/dtmcs_reg[0]/Q
                         net (fo=2, routed)           1.190     5.192    tap/dtmcs_reg_n_0_[0]
    SLICE_X40Y74         LUT3 (Prop_lut3_I0_O)        0.124     5.316 r  tap/dtmcs_r[0]_i_1/O
                         net (fo=1, routed)           0.000     5.316    tap/dtmcs_r[0]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  tap/dtmcs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.498   103.159    tap/dtmcs_tck
    SLICE_X40Y74         FDRE                                         r  tap/dtmcs_r_reg[0]/C
                         clock pessimism              0.365   103.524    
                         clock uncertainty           -0.035   103.489    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)        0.029   103.518    tap/dtmcs_r_reg[0]
  -------------------------------------------------------------------
                         required time                        103.518    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                 98.202    

Slack (MET) :             98.305ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.580ns (34.896%)  route 1.082ns (65.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 103.164 - 100.000 ) 
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.627     3.556    tap/dtmcs_tck
    SLICE_X49Y64         FDRE                                         r  tap/dtmcs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.456     4.012 r  tap/dtmcs_reg[15]/Q
                         net (fo=2, routed)           1.082     5.094    tap/dtmcs[15]
    SLICE_X47Y66         LUT3 (Prop_lut3_I2_O)        0.124     5.218 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000     5.218    tap/dtmcs[14]_i_1_n_0
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503   103.164    tap/dtmcs_tck
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.365   103.529    
                         clock uncertainty           -0.035   103.494    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)        0.029   103.523    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        103.523    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                 98.305    

Slack (MET) :             98.328ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.580ns (34.788%)  route 1.087ns (65.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 103.164 - 100.000 ) 
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.624     3.553    tap/dtmcs_tck
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.456     4.009 r  tap/dtmcs_reg[19]/Q
                         net (fo=2, routed)           1.087     5.096    tap/dtmcs[19]
    SLICE_X47Y66         LUT3 (Prop_lut3_I2_O)        0.124     5.220 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000     5.220    tap/dtmcs[18]_i_1_n_0
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503   103.164    tap/dtmcs_tck
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.389   103.553    
                         clock uncertainty           -0.035   103.518    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)        0.031   103.549    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                        103.549    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                 98.328    

Slack (MET) :             98.362ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.456ns (30.965%)  route 1.017ns (69.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 103.166 - 100.000 ) 
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.627     3.556    tap/dtmcs_tck
    SLICE_X49Y64         FDRE                                         r  tap/dtmcs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.456     4.012 r  tap/dtmcs_reg[15]/Q
                         net (fo=2, routed)           1.017     5.029    tap/dtmcs[15]
    SLICE_X49Y63         FDRE                                         r  tap/dtmcs_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.505   103.166    tap/dtmcs_tck
    SLICE_X49Y63         FDRE                                         r  tap/dtmcs_r_reg[15]/C
                         clock pessimism              0.365   103.531    
                         clock uncertainty           -0.035   103.496    
    SLICE_X49Y63         FDRE (Setup_fdre_C_D)       -0.105   103.391    tap/dtmcs_r_reg[15]
  -------------------------------------------------------------------
                         required time                        103.391    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                 98.362    

Slack (MET) :             98.378ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.419ns (32.987%)  route 0.851ns (67.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 103.164 - 100.000 ) 
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.624     3.553    tap/dtmcs_tck
    SLICE_X45Y67         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.419     3.972 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           0.851     4.823    tap/dtmcs[2]
    SLICE_X41Y71         FDRE                                         r  tap/dtmcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503   103.164    tap/dtmcs_tck
    SLICE_X41Y71         FDRE                                         r  tap/dtmcs_reg[1]/C
                         clock pessimism              0.348   103.512    
                         clock uncertainty           -0.035   103.477    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)       -0.275   103.202    tap/dtmcs_reg[1]
  -------------------------------------------------------------------
                         required time                        103.202    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 98.378    

Slack (MET) :             98.404ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.743ns (46.556%)  route 0.853ns (53.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 103.165 - 100.000 ) 
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.624     3.553    tap/dtmcs_tck
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419     3.972 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           0.853     4.825    tap/dtmcs[3]
    SLICE_X45Y67         LUT3 (Prop_lut3_I2_O)        0.324     5.149 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     5.149    tap/dtmcs[2]_i_1_n_0
    SLICE_X45Y67         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.504   103.165    tap/dtmcs_tck
    SLICE_X45Y67         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.348   103.513    
                         clock uncertainty           -0.035   103.478    
    SLICE_X45Y67         FDRE (Setup_fdre_C_D)        0.075   103.553    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        103.553    
                         arrival time                          -5.149    
  -------------------------------------------------------------------
                         slack                                 98.404    

Slack (MET) :             98.408ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.580ns (36.530%)  route 1.008ns (63.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 103.163 - 100.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.623     3.552    tap/dtmcs_tck
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     4.008 r  tap/dtmcs_reg[24]/Q
                         net (fo=2, routed)           1.008     5.016    tap/dtmcs[24]
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.124     5.140 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000     5.140    tap/dtmcs[23]_i_1_n_0
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.163    tap/dtmcs_tck
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.389   103.552    
                         clock uncertainty           -0.035   103.517    
    SLICE_X51Y65         FDRE (Setup_fdre_C_D)        0.031   103.548    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                        103.548    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                 98.408    

Slack (MET) :             98.414ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.419ns (32.921%)  route 0.854ns (67.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 103.165 - 100.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.623     3.552    tap/dtmcs_tck
    SLICE_X41Y71         FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.419     3.971 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           0.854     4.825    tap/dtmcs[37]
    SLICE_X41Y69         FDRE                                         r  tap/dtmcs_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.504   103.165    tap/dtmcs_tck
    SLICE_X41Y69         FDRE                                         r  tap/dtmcs_r_reg[37]/C
                         clock pessimism              0.365   103.530    
                         clock uncertainty           -0.035   103.495    
    SLICE_X41Y69         FDRE (Setup_fdre_C_D)       -0.256   103.239    tap/dtmcs_r_reg[37]
  -------------------------------------------------------------------
                         required time                        103.239    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                 98.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.679%)  route 0.064ns (31.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.709     0.709    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.735 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.558     1.292    tap/dtmcs_tck
    SLICE_X47Y67         FDRE                                         r  tap/dtmcs_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     1.433 r  tap/dtmcs_reg[30]/Q
                         net (fo=2, routed)           0.064     1.498    tap/dtmcs[30]
    SLICE_X46Y67         FDRE                                         r  tap/dtmcs_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.680    tap/dtmcs_tck
    SLICE_X46Y67         FDRE                                         r  tap/dtmcs_r_reg[30]/C
                         clock pessimism             -0.375     1.305    
    SLICE_X46Y67         FDRE (Hold_fdre_C_D)         0.076     1.381    tap/dtmcs_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.709     0.709    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.735 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.559     1.293    tap/dtmcs_tck
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141     1.434 r  tap/dtmcs_reg[14]/Q
                         net (fo=2, routed)           0.099     1.534    tap/dtmcs[14]
    SLICE_X46Y66         FDRE                                         r  tap/dtmcs_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.828     1.681    tap/dtmcs_tck
    SLICE_X46Y66         FDRE                                         r  tap/dtmcs_r_reg[14]/C
                         clock pessimism             -0.375     1.306    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.085     1.391    tap/dtmcs_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.644%)  route 0.127ns (47.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.709     0.709    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.735 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.560     1.294    tap/dtmcs_tck
    SLICE_X45Y67         FDRE                                         r  tap/dtmcs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.141     1.435 r  tap/dtmcs_reg[11]/Q
                         net (fo=2, routed)           0.127     1.562    tap/dtmcs[11]
    SLICE_X46Y67         FDRE                                         r  tap/dtmcs_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.680    tap/dtmcs_tck
    SLICE_X46Y67         FDRE                                         r  tap/dtmcs_r_reg[11]/C
                         clock pessimism             -0.353     1.327    
    SLICE_X46Y67         FDRE (Hold_fdre_C_D)         0.075     1.402    tap/dtmcs_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.709     0.709    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.735 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.558     1.292    tap/dtmcs_tck
    SLICE_X47Y67         FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     1.433 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           0.119     1.552    tap/dtmcs[7]
    SLICE_X46Y66         FDRE                                         r  tap/dtmcs_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.828     1.681    tap/dtmcs_tck
    SLICE_X46Y66         FDRE                                         r  tap/dtmcs_r_reg[7]/C
                         clock pessimism             -0.374     1.307    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.064     1.371    tap/dtmcs_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.709     0.709    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.735 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.558     1.292    tap/dtmcs_tck
    SLICE_X47Y67         FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     1.433 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           0.123     1.556    tap/dtmcs[10]
    SLICE_X47Y68         FDRE                                         r  tap/dtmcs_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.679    tap/dtmcs_tck
    SLICE_X47Y68         FDRE                                         r  tap/dtmcs_r_reg[10]/C
                         clock pessimism             -0.374     1.305    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.070     1.375    tap/dtmcs_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.238%)  route 0.151ns (51.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.709     0.709    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.735 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.559     1.293    tap/dtmcs_tck
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141     1.434 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           0.151     1.586    tap/dtmcs[18]
    SLICE_X46Y66         FDRE                                         r  tap/dtmcs_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.828     1.681    tap/dtmcs_tck
    SLICE_X46Y66         FDRE                                         r  tap/dtmcs_r_reg[18]/C
                         clock pessimism             -0.375     1.306    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.086     1.392    tap/dtmcs_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.709     0.709    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.735 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.559     1.293    tap/dtmcs_tck
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141     1.434 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           0.123     1.557    tap/dtmcs[5]
    SLICE_X46Y66         FDRE                                         r  tap/dtmcs_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.828     1.681    tap/dtmcs_tck
    SLICE_X46Y66         FDRE                                         r  tap/dtmcs_r_reg[5]/C
                         clock pessimism             -0.375     1.306    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.053     1.359    tap/dtmcs_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.190ns (54.931%)  route 0.156ns (45.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.709     0.709    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.735 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.559     1.293    tap/dtmcs_tck
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.434 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           0.156     1.590    tap/dtmcs[22]
    SLICE_X49Y64         LUT3 (Prop_lut3_I2_O)        0.049     1.639 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     1.639    tap/dtmcs[21]_i_1_n_0
    SLICE_X49Y64         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.830     1.683    tap/dtmcs_tck
    SLICE_X49Y64         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism             -0.353     1.330    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.107     1.437    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.057%)  route 0.115ns (44.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.709     0.709    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.735 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.290    tap/dtmcs_tck
    SLICE_X41Y71         FDRE                                         r  tap/dtmcs_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141     1.431 r  tap/dtmcs_reg[36]/Q
                         net (fo=2, routed)           0.115     1.546    tap/dtmcs[36]
    SLICE_X41Y71         FDRE                                         r  tap/dtmcs_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.679    tap/dtmcs_tck
    SLICE_X41Y71         FDRE                                         r  tap/dtmcs_reg[35]/C
                         clock pessimism             -0.389     1.290    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.047     1.337    tap/dtmcs_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.282%)  route 0.177ns (55.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.709     0.709    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.735 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.560     1.294    tap/dtmcs_tck
    SLICE_X45Y67         FDRE                                         r  tap/dtmcs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.141     1.435 r  tap/dtmcs_reg[13]/Q
                         net (fo=2, routed)           0.177     1.613    tap/dtmcs[13]
    SLICE_X46Y67         FDRE                                         r  tap/dtmcs_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.680    tap/dtmcs_tck
    SLICE_X46Y67         FDRE                                         r  tap/dtmcs_r_reg[13]/C
                         clock pessimism             -0.353     1.327    
    SLICE_X46Y67         FDRE (Hold_fdre_C_D)         0.076     1.403    tap/dtmcs_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X40Y74   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y68   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y67   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y67   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y67   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y66   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y63   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y63   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y63   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y74   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y68   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y68   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y66   tap/dtmcs_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y66   tap/dtmcs_r_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y66   tap/dtmcs_r_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y74   tap/dtmcs_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y66   tap/dtmcs_r_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y66   tap/dtmcs_r_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y69   tap/dtmcs_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y74   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y68   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y67   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y67   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y67   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y67   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y67   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y67   tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y66   tap/dtmcs_r_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y66   tap/dtmcs_r_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       97.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.932ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.580ns (28.139%)  route 1.481ns (71.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 101.126 - 100.000 ) 
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.302     1.302    tap/idcode_tck
    SLICE_X15Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.456     1.758 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           1.481     3.239    tap/idcode[0]
    SLICE_X15Y80         LUT3 (Prop_lut3_I2_O)        0.124     3.363 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     3.363    tap/idcode[0]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.126   101.126    tap/idcode_tck
    SLICE_X15Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.176   101.302    
                         clock uncertainty           -0.035   101.267    
    SLICE_X15Y80         FDRE (Setup_fdre_C_D)        0.029   101.296    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.296    
                         arrival time                          -3.363    
  -------------------------------------------------------------------
                         slack                                 97.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.084%)  route 0.696ns (78.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.597     0.597    tap/idcode_tck
    SLICE_X15Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.696     1.434    tap/idcode[0]
    SLICE_X15Y80         LUT3 (Prop_lut3_I2_O)        0.045     1.479 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.479    tap/idcode[0]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.676     0.676    tap/idcode_tck
    SLICE_X15Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.079     0.597    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.091     0.688    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.791    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X15Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X15Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X15Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X15Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X15Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 swervolf/rojobot/o_reg_b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_botupdt_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.773ns (43.429%)  route 1.007ns (56.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    12.344ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.632    12.344    swervolf/rojobot/clk_core_BUFG
    SLICE_X8Y143         FDCE                                         r  swervolf/rojobot/o_reg_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDCE (Prop_fdce_C_Q)         0.478    12.822 f  swervolf/rojobot/o_reg_b_reg[0]/Q
                         net (fo=1, routed)           1.007    13.829    swervolf/rojobot/io_int_ack
    SLICE_X11Y149        LUT3 (Prop_lut3_I2_O)        0.295    14.124 r  swervolf/rojobot/io_botupdt_sync_i_1/O
                         net (fo=1, routed)           0.000    14.124    swervolf_n_248
    SLICE_X11Y149        FDRE                                         r  io_botupdt_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.512    14.934    clk_IBUF_BUFG
    SLICE_X11Y149        FDRE                                         r  io_botupdt_sync_reg/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.140    14.974    
    SLICE_X11Y149        FDRE (Setup_fdre_C_D)        0.029    15.003    io_botupdt_sync_reg
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                  0.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.412ns  (arrival time - required time)
  Source:                 swervolf/rojobot/o_reg_b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_botupdt_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.268%)  route 0.365ns (59.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.571     3.792    swervolf/rojobot/clk_core_BUFG
    SLICE_X8Y143         FDCE                                         r  swervolf/rojobot/o_reg_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDCE (Prop_fdce_C_Q)         0.148     3.940 f  swervolf/rojobot/o_reg_b_reg[0]/Q
                         net (fo=1, routed)           0.365     4.305    swervolf/rojobot/io_int_ack
    SLICE_X11Y149        LUT3 (Prop_lut3_I2_O)        0.098     4.403 r  swervolf/rojobot/io_botupdt_sync_i_1/O
                         net (fo=1, routed)           0.000     4.403    swervolf_n_248
    SLICE_X11Y149        FDRE                                         r  io_botupdt_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.841     2.006    clk_IBUF_BUFG
    SLICE_X11Y149        FDRE                                         r  io_botupdt_sync_reg/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.140     1.900    
    SLICE_X11Y149        FDRE (Hold_fdre_C_D)         0.091     1.991    io_botupdt_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           4.403    
  -------------------------------------------------------------------
                         slack                                  2.412    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_75M_clk_gen_75M
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -1.751ns,  Total Violation       -1.751ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.751ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTREGIF/upd_sysregs_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            io_botupdt_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@30.000ns - o_clk_75M_clk_gen_75M rise@26.667ns)
  Data Path Delay:        1.045ns  (logic 0.642ns (61.425%)  route 0.403ns (38.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 34.934 - 30.000 ) 
    Source Clock Delay      (SCD):    8.784ns = ( 35.451 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.398ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    28.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    30.173    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.269 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    31.928    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.016 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    33.721    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    33.817 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645    35.462    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443    32.018 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    33.723    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.819 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.632    35.451    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X10Y148        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/upd_sysregs_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.518    35.969 r  rojo_bot_0/inst/BOTREGIF/upd_sysregs_reg_replica/Q
                         net (fo=1, routed)           0.403    36.372    swervolf/rojobot/upd_sysregs_repN_alias
    SLICE_X11Y149        LUT3 (Prop_lut3_I1_O)        0.124    36.496 r  swervolf/rojobot/io_botupdt_sync_i_1/O
                         net (fo=1, routed)           0.000    36.496    swervolf_n_248
    SLICE_X11Y149        FDRE                                         r  io_botupdt_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.512    34.934    clk_IBUF_BUFG
    SLICE_X11Y149        FDRE                                         r  io_botupdt_sync_reg/C
                         clock pessimism              0.180    35.114    
                         clock uncertainty           -0.398    34.716    
    SLICE_X11Y149        FDRE (Setup_fdre_C_D)        0.029    34.745    io_botupdt_sync_reg
  -------------------------------------------------------------------
                         required time                         34.745    
                         arrival time                         -36.496    
  -------------------------------------------------------------------
                         slack                                 -1.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTREGIF/upd_sysregs_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            io_botupdt_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.201%)  route 0.138ns (39.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.398ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.570     2.640    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X10Y148        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/upd_sysregs_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.164     2.804 r  rojo_bot_0/inst/BOTREGIF/upd_sysregs_reg_replica/Q
                         net (fo=1, routed)           0.138     2.942    swervolf/rojobot/upd_sysregs_repN_alias
    SLICE_X11Y149        LUT3 (Prop_lut3_I1_O)        0.045     2.987 r  swervolf/rojobot/io_botupdt_sync_i_1/O
                         net (fo=1, routed)           0.000     2.987    swervolf_n_248
    SLICE_X11Y149        FDRE                                         r  io_botupdt_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.841     2.006    clk_IBUF_BUFG
    SLICE_X11Y149        FDRE                                         r  io_botupdt_sync_reg/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.398     2.158    
    SLICE_X11Y149        FDRE (Hold_fdre_C_D)         0.091     2.249    io_botupdt_sync_reg
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.738    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.829ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.456ns (14.667%)  route 2.653ns (85.333%))
  Logic Levels:           0  
  Clock Path Skew:        -3.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.355ns = ( 18.355 - 10.000 ) 
    Source Clock Delay      (SCD):    12.560ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.848    12.560    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X73Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDCE (Prop_fdce_C_Q)         0.456    13.016 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/Q
                         net (fo=75, routed)          2.653    15.669    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X77Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.595    18.355    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X77Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.390    18.746    
                         clock uncertainty           -0.172    18.573    
    SLICE_X77Y50         FDCE (Setup_fdce_C_D)       -0.058    18.515    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                         -15.669    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.518ns (22.578%)  route 1.776ns (77.422%))
  Logic Levels:           0  
  Clock Path Skew:        -3.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.355ns = ( 18.355 - 10.000 ) 
    Source Clock Delay      (SCD):    12.564ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.852    12.564    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X74Y41         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDCE (Prop_fdce_C_Q)         0.518    13.082 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/Q
                         net (fo=75, routed)          1.776    14.859    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]_0[0]
    SLICE_X77Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.595    18.355    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X77Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.390    18.746    
                         clock uncertainty           -0.172    18.573    
    SLICE_X77Y50         FDCE (Setup_fdce_C_D)       -0.067    18.506    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -14.859    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][46]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.718ns (34.028%)  route 1.392ns (65.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.271ns = ( 18.271 - 10.000 ) 
    Source Clock Delay      (SCD):    12.518ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.806    12.518    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X48Y48         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.419    12.937 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][46]/Q
                         net (fo=1, routed)           1.392    14.329    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][46]
    SLICE_X48Y50         LUT4 (Prop_lut4_I0_O)        0.299    14.628 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[46]_i_1/O
                         net (fo=1, routed)           0.000    14.628    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[45]
    SLICE_X48Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.511    18.271    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X48Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism              0.390    18.662    
                         clock uncertainty           -0.172    18.489    
    SLICE_X48Y50         FDCE (Setup_fdce_C_D)        0.031    18.520    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                         -14.628    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.779ns (37.597%)  route 1.293ns (62.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.269ns = ( 18.269 - 10.000 ) 
    Source Clock Delay      (SCD):    12.515ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.803    12.515    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X62Y46         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.478    12.993 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][9]/Q
                         net (fo=1, routed)           1.293    14.286    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][9]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.301    14.587 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[9]_i_1/O
                         net (fo=1, routed)           0.000    14.587    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[8]
    SLICE_X62Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.509    18.269    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/C
                         clock pessimism              0.390    18.660    
                         clock uncertainty           -0.172    18.487    
    SLICE_X62Y50         FDCE (Setup_fdce_C_D)        0.081    18.568    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         18.568    
                         arrival time                         -14.587    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.642ns (30.359%)  route 1.473ns (69.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.434ns = ( 18.434 - 10.000 ) 
    Source Clock Delay      (SCD):    12.504ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.792    12.504    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X62Y31         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.518    13.022 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][4]/Q
                         net (fo=1, routed)           1.473    14.495    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][4]
    SLICE_X62Y47         LUT4 (Prop_lut4_I3_O)        0.124    14.619 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[4]_i_1/O
                         net (fo=1, routed)           0.000    14.619    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[3]
    SLICE_X62Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.674    18.434    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism              0.390    18.824    
                         clock uncertainty           -0.172    18.652    
    SLICE_X62Y47         FDCE (Setup_fdce_C_D)        0.079    18.731    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         18.731    
                         arrival time                         -14.619    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.642ns (30.620%)  route 1.455ns (69.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.434ns = ( 18.434 - 10.000 ) 
    Source Clock Delay      (SCD):    12.504ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.792    12.504    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X62Y31         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.518    13.022 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][6]/Q
                         net (fo=1, routed)           1.455    14.477    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][6]
    SLICE_X62Y47         LUT4 (Prop_lut4_I3_O)        0.124    14.601 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[6]_i_1/O
                         net (fo=1, routed)           0.000    14.601    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[5]
    SLICE_X62Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.674    18.434    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/C
                         clock pessimism              0.390    18.824    
                         clock uncertainty           -0.172    18.652    
    SLICE_X62Y47         FDCE (Setup_fdce_C_D)        0.079    18.731    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         18.731    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.779ns (39.008%)  route 1.218ns (60.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 18.263 - 10.000 ) 
    Source Clock Delay      (SCD):    12.337ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.625    12.337    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X56Y52         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.478    12.815 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][66]/Q
                         net (fo=1, routed)           1.218    14.033    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][66]
    SLICE_X57Y51         LUT4 (Prop_lut4_I3_O)        0.301    14.334 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[66]_i_1/O
                         net (fo=1, routed)           0.000    14.334    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[65]
    SLICE_X57Y51         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.503    18.263    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X57Y51         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism              0.390    18.654    
                         clock uncertainty           -0.172    18.481    
    SLICE_X57Y51         FDCE (Setup_fdce_C_D)        0.031    18.512    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.642ns (35.890%)  route 1.147ns (64.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.267ns = ( 18.267 - 10.000 ) 
    Source Clock Delay      (SCD):    12.514ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.802    12.514    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X60Y48         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.518    13.032 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][39]/Q
                         net (fo=1, routed)           1.147    14.179    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][39]
    SLICE_X60Y50         LUT4 (Prop_lut4_I0_O)        0.124    14.303 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[39]_i_1/O
                         net (fo=1, routed)           0.000    14.303    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[38]
    SLICE_X60Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.507    18.267    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X60Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism              0.390    18.658    
                         clock uncertainty           -0.172    18.485    
    SLICE_X60Y50         FDCE (Setup_fdce_C_D)        0.079    18.564    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.642ns (33.926%)  route 1.250ns (66.074%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.436ns = ( 18.436 - 10.000 ) 
    Source Clock Delay      (SCD):    12.518ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.806    12.518    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X46Y49         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518    13.036 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][27]/Q
                         net (fo=1, routed)           1.250    14.287    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][27]
    SLICE_X48Y49         LUT4 (Prop_lut4_I3_O)        0.124    14.411 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[27]_i_1/O
                         net (fo=1, routed)           0.000    14.411    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[26]
    SLICE_X48Y49         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.676    18.436    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X48Y49         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/C
                         clock pessimism              0.390    18.826    
                         clock uncertainty           -0.172    18.654    
    SLICE_X48Y49         FDCE (Setup_fdce_C_D)        0.031    18.685    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         18.685    
                         arrival time                         -14.411    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/wptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.456ns (26.072%)  route 1.293ns (73.928%))
  Logic Levels:           0  
  Clock Path Skew:        -3.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.352ns = ( 18.352 - 10.000 ) 
    Source Clock Delay      (SCD):    12.427ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.715    12.427    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X77Y53         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/wptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y53         FDCE (Prop_fdce_C_Q)         0.456    12.883 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/wptr_q_reg[1]/Q
                         net (fo=7, routed)           1.293    14.176    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/async_wptr[0]
    SLICE_X73Y55         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.592    18.352    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/user_clk
    SLICE_X73Y55         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.390    18.743    
                         clock uncertainty           -0.172    18.570    
    SLICE_X73Y55         FDCE (Setup_fdce_C_D)       -0.108    18.462    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -14.176    
  -------------------------------------------------------------------
                         slack                                  4.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.566     3.787    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X63Y55         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     3.928 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][44]/Q
                         net (fo=1, routed)           0.054     3.982    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][12]
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.045     4.027 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[44]_i_1/O
                         net (fo=1, routed)           0.000     4.027    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[12]
    SLICE_X62Y55         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.837     3.472    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X62Y55         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism             -0.567     2.905    
                         clock uncertainty            0.172     3.077    
    SLICE_X62Y55         FDCE (Hold_fdce_C_D)         0.121     3.198    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           4.027    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.566     3.787    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X63Y56         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     3.928 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][48]/Q
                         net (fo=1, routed)           0.056     3.984    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[16]
    SLICE_X62Y56         LUT4 (Prop_lut4_I1_O)        0.045     4.029 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[48]_i_1/O
                         net (fo=1, routed)           0.000     4.029    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[16]
    SLICE_X62Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.837     3.472    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X62Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism             -0.567     2.905    
                         clock uncertainty            0.172     3.077    
    SLICE_X62Y56         FDCE (Hold_fdce_C_D)         0.120     3.197    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           4.029    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][40]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.563     3.784    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X63Y62         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     3.925 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][40]/Q
                         net (fo=1, routed)           0.056     3.981    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][14]
    SLICE_X62Y62         LUT4 (Prop_lut4_I0_O)        0.045     4.026 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[40]_i_1/O
                         net (fo=1, routed)           0.000     4.026    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[14]
    SLICE_X62Y62         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X62Y62         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism             -0.567     2.901    
                         clock uncertainty            0.172     3.073    
    SLICE_X62Y62         FDCE (Hold_fdce_C_D)         0.120     3.193    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           4.026    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.629     3.851    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X55Y49         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     3.992 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][13]/Q
                         net (fo=1, routed)           0.087     4.079    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][13]
    SLICE_X54Y49         LUT4 (Prop_lut4_I3_O)        0.045     4.124 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[13]_i_1/O
                         net (fo=1, routed)           0.000     4.124    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[12]
    SLICE_X54Y49         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.903     3.538    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X54Y49         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/C
                         clock pessimism             -0.567     2.971    
                         clock uncertainty            0.172     3.143    
    SLICE_X54Y49         FDCE (Hold_fdce_C_D)         0.120     3.263    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.263    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.628     3.850    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X55Y46         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.141     3.991 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][20]/Q
                         net (fo=1, routed)           0.087     4.078    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][20]
    SLICE_X54Y46         LUT4 (Prop_lut4_I0_O)        0.045     4.123 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[20]_i_1/O
                         net (fo=1, routed)           0.000     4.123    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[19]
    SLICE_X54Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.902     3.537    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X54Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism             -0.567     2.970    
                         clock uncertainty            0.172     3.142    
    SLICE_X54Y46         FDCE (Hold_fdce_C_D)         0.120     3.262    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           4.123    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.595     3.816    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X75Y55         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y55         FDRE (Prop_fdre_C_Q)         0.141     3.957 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][25]/Q
                         net (fo=1, routed)           0.087     4.044    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[1]
    SLICE_X74Y55         LUT4 (Prop_lut4_I1_O)        0.045     4.089 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[25]_i_1/O
                         net (fo=1, routed)           0.000     4.089    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[1]
    SLICE_X74Y55         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.868     3.503    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X74Y55         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/C
                         clock pessimism             -0.567     2.936    
                         clock uncertainty            0.172     3.108    
    SLICE_X74Y55         FDCE (Hold_fdce_C_D)         0.120     3.228    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.564     3.785    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X63Y60         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     3.926 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][36]/Q
                         net (fo=1, routed)           0.087     4.013    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[10]
    SLICE_X62Y60         LUT4 (Prop_lut4_I1_O)        0.045     4.058 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[36]_i_1/O
                         net (fo=1, routed)           0.000     4.058    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[10]
    SLICE_X62Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.835     3.470    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X62Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.567     2.903    
                         clock uncertainty            0.172     3.075    
    SLICE_X62Y60         FDCE (Hold_fdce_C_D)         0.120     3.195    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           4.058    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][40]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.565     3.786    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X63Y57         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     3.927 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][40]/Q
                         net (fo=1, routed)           0.087     4.014    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][8]
    SLICE_X62Y57         LUT4 (Prop_lut4_I0_O)        0.045     4.059 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[40]_i_1/O
                         net (fo=1, routed)           0.000     4.059    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[8]
    SLICE_X62Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.836     3.471    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X62Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism             -0.567     2.904    
                         clock uncertainty            0.172     3.076    
    SLICE_X62Y57         FDCE (Hold_fdce_C_D)         0.120     3.196    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           4.059    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.563     3.784    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X55Y52         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.141     3.925 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][23]/Q
                         net (fo=1, routed)           0.087     4.012    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][23]
    SLICE_X54Y52         LUT4 (Prop_lut4_I0_O)        0.045     4.057 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[23]_i_1/O
                         net (fo=1, routed)           0.000     4.057    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[22]
    SLICE_X54Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X54Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism             -0.567     2.901    
                         clock uncertainty            0.172     3.073    
    SLICE_X54Y52         FDCE (Hold_fdce_C_D)         0.120     3.193    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           4.057    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.564     3.785    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X57Y50         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141     3.926 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][25]/Q
                         net (fo=1, routed)           0.087     4.013    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][25]
    SLICE_X56Y50         LUT4 (Prop_lut4_I0_O)        0.045     4.058 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[25]_i_1/O
                         net (fo=1, routed)           0.000     4.058    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[24]
    SLICE_X56Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.834     3.469    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X56Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/C
                         clock pessimism             -0.567     2.902    
                         clock uncertainty            0.172     3.074    
    SLICE_X56Y50         FDCE (Hold_fdce_C_D)         0.120     3.194    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           4.058    
  -------------------------------------------------------------------
                         slack                                  0.864    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.239ns  (required time - arrival time)
  Source:                 io_botupdt_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swervolf/rojobot/reg_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.159ns  (logic 0.456ns (4.979%)  route 8.703ns (95.021%))
  Logic Levels:           0  
  Clock Path Skew:        6.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.620ns = ( 31.620 - 20.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 15.234 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.632    15.234    clk_IBUF_BUFG
    SLICE_X11Y149        FDRE                                         r  io_botupdt_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.456    15.690 r  io_botupdt_sync_reg/Q
                         net (fo=2, routed)           8.703    24.393    swervolf/rojobot/i_reg_b[0]
    SLICE_X8Y143         FDCE                                         r  swervolf/rojobot/reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.511    31.620    swervolf/rojobot/clk_core_BUFG
    SLICE_X8Y143         FDCE                                         r  swervolf/rojobot/reg_1_reg[0]/C
                         clock pessimism              0.180    31.800    
                         clock uncertainty           -0.140    31.660    
    SLICE_X8Y143         FDCE (Setup_fdce_C_D)       -0.028    31.632    swervolf/rojobot/reg_1_reg[0]
  -------------------------------------------------------------------
                         required time                         31.632    
                         arrival time                         -24.393    
  -------------------------------------------------------------------
                         slack                                  7.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 io_botupdt_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swervolf/rojobot/reg_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 0.367ns (4.769%)  route 7.329ns (95.231%))
  Logic Levels:           0  
  Clock Path Skew:        7.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.344ns
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.512     4.934    clk_IBUF_BUFG
    SLICE_X11Y149        FDRE                                         r  io_botupdt_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.367     5.301 r  io_botupdt_sync_reg/Q
                         net (fo=2, routed)           7.329    12.630    swervolf/rojobot/i_reg_b[0]
    SLICE_X8Y143         FDCE                                         r  swervolf/rojobot/reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.632    12.344    swervolf/rojobot/clk_core_BUFG
    SLICE_X8Y143         FDCE                                         r  swervolf/rojobot/reg_1_reg[0]/C
                         clock pessimism             -0.180    12.164    
                         clock uncertainty            0.140    12.304    
    SLICE_X8Y143         FDCE (Hold_fdce_C_D)         0.246    12.550    swervolf/rojobot/reg_1_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.550    
                         arrival time                          12.630    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout0
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.857ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.272ns  (logic 0.580ns (6.255%)  route 8.692ns (93.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.782ns = ( 31.782 - 20.000 ) 
    Source Clock Delay      (SCD):    8.952ns = ( 18.952 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    15.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    17.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.801    18.952    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X61Y44         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.456    19.408 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/Q
                         net (fo=1, routed)           8.692    28.100    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][33]
    SLICE_X62Y44         LUT4 (Prop_lut4_I0_O)        0.124    28.224 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[33]_i_1__0/O
                         net (fo=1, routed)           0.000    28.224    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[30]
    SLICE_X62Y44         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.673    31.782    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y44         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism              0.390    32.173    
                         clock uncertainty           -0.173    32.000    
    SLICE_X62Y44         FDCE (Setup_fdce_C_D)        0.081    32.081    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         32.081    
                         arrival time                         -28.224    
  -------------------------------------------------------------------
                         slack                                  3.857    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.029ns  (logic 0.580ns (6.424%)  route 8.449ns (93.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.831ns = ( 31.831 - 20.000 ) 
    Source Clock Delay      (SCD):    9.004ns = ( 19.004 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    15.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    17.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.853    19.004    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y43         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y43         FDRE (Prop_fdre_C_Q)         0.456    19.460 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][8]/Q
                         net (fo=1, routed)           8.449    27.908    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][8]
    SLICE_X73Y40         LUT4 (Prop_lut4_I3_O)        0.124    28.032 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    28.032    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[5]
    SLICE_X73Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.722    31.831    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X73Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/C
                         clock pessimism              0.390    32.222    
                         clock uncertainty           -0.173    32.049    
    SLICE_X73Y40         FDCE (Setup_fdce_C_D)        0.032    32.081    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         32.081    
                         arrival time                         -28.032    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.045ns  (logic 0.773ns (8.546%)  route 8.272ns (91.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.833ns = ( 31.833 - 20.000 ) 
    Source Clock Delay      (SCD):    9.005ns = ( 19.005 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    15.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    17.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.854    19.005    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X80Y45         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.478    19.483 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/Q
                         net (fo=1, routed)           8.272    27.755    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[4]
    SLICE_X80Y43         LUT4 (Prop_lut4_I1_O)        0.295    28.050 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[5]_i_1/O
                         net (fo=1, routed)           0.000    28.050    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[4]
    SLICE_X80Y43         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.724    31.833    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y43         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism              0.390    32.224    
                         clock uncertainty           -0.173    32.051    
    SLICE_X80Y43         FDCE (Setup_fdce_C_D)        0.081    32.132    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         32.132    
                         arrival time                         -28.050    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][58]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.787ns  (logic 0.580ns (7.449%)  route 7.207ns (92.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.784ns = ( 31.784 - 20.000 ) 
    Source Clock Delay      (SCD):    8.956ns = ( 18.956 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    15.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    17.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.805    18.956    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X71Y49         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDRE (Prop_fdre_C_Q)         0.456    19.412 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][58]/Q
                         net (fo=1, routed)           7.207    26.618    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][58]
    SLICE_X70Y49         LUT4 (Prop_lut4_I3_O)        0.124    26.742 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[58]_i_1__0/O
                         net (fo=1, routed)           0.000    26.742    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[55]
    SLICE_X70Y49         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.675    31.784    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X70Y49         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/C
                         clock pessimism              0.390    32.175    
                         clock uncertainty           -0.173    32.002    
    SLICE_X70Y49         FDCE (Setup_fdce_C_D)        0.079    32.081    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]
  -------------------------------------------------------------------
                         required time                         32.081    
                         arrival time                         -26.742    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.534ns  (logic 0.580ns (7.698%)  route 6.954ns (92.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.829ns = ( 31.829 - 20.000 ) 
    Source Clock Delay      (SCD):    9.003ns = ( 19.003 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    15.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    17.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.852    19.003    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y41         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456    19.459 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/Q
                         net (fo=1, routed)           6.954    26.413    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][30]
    SLICE_X73Y37         LUT4 (Prop_lut4_I3_O)        0.124    26.537 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    26.537    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[27]
    SLICE_X73Y37         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.720    31.829    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X73Y37         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism              0.390    32.220    
                         clock uncertainty           -0.173    32.047    
    SLICE_X73Y37         FDCE (Setup_fdce_C_D)        0.029    32.076    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         32.076    
                         arrival time                         -26.537    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][69]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.719ns  (logic 0.580ns (7.514%)  route 7.139ns (92.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.784ns = ( 31.784 - 20.000 ) 
    Source Clock Delay      (SCD):    8.783ns = ( 18.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    15.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    17.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.632    18.783    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y50         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    19.239 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][69]/Q
                         net (fo=1, routed)           7.139    26.377    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][69]
    SLICE_X70Y49         LUT4 (Prop_lut4_I0_O)        0.124    26.501 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[69]_i_1__0/O
                         net (fo=1, routed)           0.000    26.501    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[66]
    SLICE_X70Y49         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.675    31.784    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X70Y49         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/C
                         clock pessimism              0.390    32.175    
                         clock uncertainty           -0.173    32.002    
    SLICE_X70Y49         FDCE (Setup_fdce_C_D)        0.079    32.081    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]
  -------------------------------------------------------------------
                         required time                         32.081    
                         arrival time                         -26.501    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.350ns  (logic 0.580ns (7.891%)  route 6.770ns (92.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.831ns = ( 31.831 - 20.000 ) 
    Source Clock Delay      (SCD):    9.004ns = ( 19.004 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    15.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    17.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.853    19.004    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y45         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDRE (Prop_fdre_C_Q)         0.456    19.460 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][29]/Q
                         net (fo=1, routed)           6.770    26.230    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][29]
    SLICE_X72Y40         LUT4 (Prop_lut4_I0_O)        0.124    26.354 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[29]_i_1__0/O
                         net (fo=1, routed)           0.000    26.354    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[26]
    SLICE_X72Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.722    31.831    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X72Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/C
                         clock pessimism              0.390    32.222    
                         clock uncertainty           -0.173    32.049    
    SLICE_X72Y40         FDCE (Setup_fdce_C_D)        0.031    32.080    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]
  -------------------------------------------------------------------
                         required time                         32.080    
                         arrival time                         -26.354    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.315ns  (logic 0.580ns (7.929%)  route 6.735ns (92.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.834ns = ( 31.834 - 20.000 ) 
    Source Clock Delay      (SCD):    9.005ns = ( 19.005 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    15.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    17.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.854    19.005    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y48         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDRE (Prop_fdre_C_Q)         0.456    19.461 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][72]/Q
                         net (fo=1, routed)           6.735    26.195    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][72]
    SLICE_X72Y47         LUT4 (Prop_lut4_I3_O)        0.124    26.319 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[72]_i_1__0/O
                         net (fo=1, routed)           0.000    26.319    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[69]
    SLICE_X72Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.725    31.834    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X72Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
                         clock pessimism              0.390    32.225    
                         clock uncertainty           -0.173    32.052    
    SLICE_X72Y47         FDCE (Setup_fdce_C_D)        0.031    32.083    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                         32.083    
                         arrival time                         -26.319    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][21]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.270ns  (logic 0.642ns (8.831%)  route 6.628ns (91.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.782ns = ( 31.782 - 20.000 ) 
    Source Clock Delay      (SCD):    8.955ns = ( 18.955 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    15.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    17.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.804    18.955    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X66Y45         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y45         FDRE (Prop_fdre_C_Q)         0.518    19.473 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][21]/Q
                         net (fo=1, routed)           6.628    26.100    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][21]
    SLICE_X66Y41         LUT4 (Prop_lut4_I3_O)        0.124    26.224 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    26.224    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[18]
    SLICE_X66Y41         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.673    31.782    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X66Y41         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism              0.390    32.173    
                         clock uncertainty           -0.173    32.000    
    SLICE_X66Y41         FDCE (Setup_fdce_C_D)        0.081    32.081    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         32.081    
                         arrival time                         -26.224    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.202ns  (logic 0.580ns (8.054%)  route 6.622ns (91.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.782ns = ( 31.782 - 20.000 ) 
    Source Clock Delay      (SCD):    8.955ns = ( 18.955 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    15.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    15.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    17.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.804    18.955    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y44         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y44         FDRE (Prop_fdre_C_Q)         0.456    19.411 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/Q
                         net (fo=1, routed)           6.622    26.032    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][22]
    SLICE_X68Y41         LUT4 (Prop_lut4_I3_O)        0.124    26.156 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[22]_i_1__0/O
                         net (fo=1, routed)           0.000    26.156    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[19]
    SLICE_X68Y41         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.673    31.782    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y41         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism              0.390    32.173    
                         clock uncertainty           -0.173    32.000    
    SLICE_X68Y41         FDCE (Setup_fdce_C_D)        0.031    32.031    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                         -26.156    
  -------------------------------------------------------------------
                         slack                                  5.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.467ns (11.160%)  route 3.718ns (88.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.565ns
    Source Clock Delay      (SCD):    8.484ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538     4.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625     6.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.724     8.484    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y45         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDRE (Prop_fdre_C_Q)         0.367     8.851 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][12]/Q
                         net (fo=1, routed)           3.718    12.568    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][12]
    SLICE_X75Y45         LUT4 (Prop_lut4_I3_O)        0.100    12.668 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    12.668    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[9]
    SLICE_X75Y45         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.853    12.565    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X75Y45         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/C
                         clock pessimism             -0.390    12.175    
                         clock uncertainty            0.173    12.348    
    SLICE_X75Y45         FDCE (Hold_fdce_C_D)         0.269    12.617    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                        -12.617    
                         arrival time                          12.668    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][29]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.467ns (11.137%)  route 3.726ns (88.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.563ns
    Source Clock Delay      (SCD):    8.483ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538     4.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625     6.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.723     8.483    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y41         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y41         FDRE (Prop_fdre_C_Q)         0.367     8.850 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][29]/Q
                         net (fo=1, routed)           3.726    12.576    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][29]
    SLICE_X72Y40         LUT4 (Prop_lut4_I3_O)        0.100    12.676 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[29]_i_1__0/O
                         net (fo=1, routed)           0.000    12.676    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[26]
    SLICE_X72Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.851    12.563    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X72Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/C
                         clock pessimism             -0.390    12.173    
                         clock uncertainty            0.173    12.346    
    SLICE_X72Y40         FDCE (Hold_fdce_C_D)         0.270    12.616    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]
  -------------------------------------------------------------------
                         required time                        -12.616    
                         arrival time                          12.676    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.467ns (10.971%)  route 3.790ns (89.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.510ns
    Source Clock Delay      (SCD):    8.432ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538     4.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625     6.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.672     8.432    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X63Y42         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.367     8.799 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/Q
                         net (fo=1, routed)           3.790    12.588    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][56]
    SLICE_X62Y35         LUT4 (Prop_lut4_I3_O)        0.100    12.688 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[56]_i_1__0/O
                         net (fo=1, routed)           0.000    12.688    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[53]
    SLICE_X62Y35         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.798    12.510    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y35         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism             -0.390    12.120    
                         clock uncertainty            0.173    12.293    
    SLICE_X62Y35         FDCE (Hold_fdce_C_D)         0.331    12.624    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                        -12.624    
                         arrival time                          12.688    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][70]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.467ns (10.781%)  route 3.865ns (89.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.566ns
    Source Clock Delay      (SCD):    8.353ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538     4.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625     6.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.593     8.353    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y52         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDRE (Prop_fdre_C_Q)         0.367     8.720 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][70]/Q
                         net (fo=1, routed)           3.865    12.585    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][70]
    SLICE_X72Y47         LUT4 (Prop_lut4_I0_O)        0.100    12.685 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[70]_i_1__0/O
                         net (fo=1, routed)           0.000    12.685    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[67]
    SLICE_X72Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.854    12.566    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X72Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism             -0.390    12.176    
                         clock uncertainty            0.173    12.349    
    SLICE_X72Y47         FDCE (Hold_fdce_C_D)         0.270    12.619    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                        -12.619    
                         arrival time                          12.685    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.518ns (12.305%)  route 3.692ns (87.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.516ns
    Source Clock Delay      (SCD):    8.434ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538     4.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625     6.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.674     8.434    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X70Y44         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDRE (Prop_fdre_C_Q)         0.418     8.852 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/Q
                         net (fo=1, routed)           3.692    12.543    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][43]
    SLICE_X68Y44         LUT4 (Prop_lut4_I0_O)        0.100    12.643 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[43]_i_1__0/O
                         net (fo=1, routed)           0.000    12.643    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[40]
    SLICE_X68Y44         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.804    12.516    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y44         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism             -0.390    12.126    
                         clock uncertainty            0.173    12.299    
    SLICE_X68Y44         FDCE (Hold_fdce_C_D)         0.270    12.569    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                        -12.569    
                         arrival time                          12.643    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.578ns (13.724%)  route 3.634ns (86.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.563ns
    Source Clock Delay      (SCD):    8.484ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538     4.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625     6.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.724     8.484    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y44         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.337     8.821 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/Q
                         net (fo=1, routed)           3.634    12.454    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][8]
    SLICE_X73Y40         LUT4 (Prop_lut4_I0_O)        0.241    12.695 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    12.695    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[5]
    SLICE_X73Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.851    12.563    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X73Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/C
                         clock pessimism             -0.390    12.173    
                         clock uncertainty            0.173    12.346    
    SLICE_X73Y40         FDCE (Hold_fdce_C_D)         0.271    12.617    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                        -12.617    
                         arrival time                          12.695    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.467ns (11.078%)  route 3.749ns (88.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.563ns
    Source Clock Delay      (SCD):    8.483ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538     4.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625     6.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.723     8.483    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y42         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDRE (Prop_fdre_C_Q)         0.367     8.850 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/Q
                         net (fo=1, routed)           3.749    12.598    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][24]
    SLICE_X73Y39         LUT4 (Prop_lut4_I0_O)        0.100    12.698 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    12.698    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[21]
    SLICE_X73Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.851    12.563    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X73Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/C
                         clock pessimism             -0.390    12.173    
                         clock uncertainty            0.173    12.346    
    SLICE_X73Y39         FDCE (Hold_fdce_C_D)         0.270    12.616    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                        -12.616    
                         arrival time                          12.698    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][19]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.467ns (11.057%)  route 3.757ns (88.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.563ns
    Source Clock Delay      (SCD):    8.484ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538     4.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625     6.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.724     8.484    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y43         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y43         FDRE (Prop_fdre_C_Q)         0.367     8.851 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][19]/Q
                         net (fo=1, routed)           3.757    12.607    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][19]
    SLICE_X73Y39         LUT4 (Prop_lut4_I3_O)        0.100    12.707 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[19]_i_1__0/O
                         net (fo=1, routed)           0.000    12.707    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[16]
    SLICE_X73Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.851    12.563    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X73Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
                         clock pessimism             -0.390    12.173    
                         clock uncertainty            0.173    12.346    
    SLICE_X73Y39         FDCE (Hold_fdce_C_D)         0.269    12.615    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                        -12.615    
                         arrival time                          12.707    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.623ns (14.731%)  route 3.606ns (85.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.516ns
    Source Clock Delay      (SCD):    8.434ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538     4.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625     6.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.674     8.434    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X70Y44         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDRE (Prop_fdre_C_Q)         0.385     8.819 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][9]/Q
                         net (fo=1, routed)           3.606    12.425    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][9]
    SLICE_X68Y44         LUT4 (Prop_lut4_I0_O)        0.238    12.663 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    12.663    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[6]
    SLICE_X68Y44         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.804    12.516    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y44         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/C
                         clock pessimism             -0.390    12.126    
                         clock uncertainty            0.173    12.299    
    SLICE_X68Y44         FDCE (Hold_fdce_C_D)         0.270    12.569    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                        -12.569    
                         arrival time                          12.663    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][38]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.467ns (11.015%)  route 3.773ns (88.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.516ns
    Source Clock Delay      (SCD):    8.434ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538     4.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625     6.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.674     8.434    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X71Y44         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y44         FDRE (Prop_fdre_C_Q)         0.367     8.801 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][38]/Q
                         net (fo=1, routed)           3.773    12.573    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][38]
    SLICE_X69Y43         LUT4 (Prop_lut4_I3_O)        0.100    12.673 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[38]_i_1__0/O
                         net (fo=1, routed)           0.000    12.673    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[35]
    SLICE_X69Y43         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.804    12.516    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X69Y43         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism             -0.390    12.126    
                         clock uncertainty            0.173    12.299    
    SLICE_X69Y43         FDCE (Hold_fdce_C_D)         0.270    12.569    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                        -12.569    
                         arrival time                          12.673    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_75M_clk_gen_75M
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - o_clk_75M_clk_gen_75M rise@13.333ns)
  Data Path Delay:        6.461ns  (logic 0.456ns (7.057%)  route 6.005ns (92.943%))
  Logic Levels:           0  
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.623ns = ( 31.623 - 20.000 ) 
    Source Clock Delay      (SCD):    8.783ns = ( 22.116 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    16.840    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    16.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    18.595    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    18.683 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    20.387    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.483 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645    22.128    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443    18.685 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    20.389    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.485 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.631    22.116    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X11Y146        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDCE (Prop_fdce_C_Q)         0.456    22.572 r  rojo_bot_0/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           6.005    28.578    swervolf/rojobot/i_reg_a[10]
    SLICE_X11Y145        FDCE                                         r  swervolf/rojobot/reg_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.514    31.623    swervolf/rojobot/clk_core_BUFG
    SLICE_X11Y145        FDCE                                         r  swervolf/rojobot/reg_0_reg[10]/C
                         clock pessimism              0.390    32.013    
                         clock uncertainty           -0.458    31.555    
    SLICE_X11Y145        FDCE (Setup_fdce_C_D)       -0.061    31.494    swervolf/rojobot/reg_0_reg[10]
  -------------------------------------------------------------------
                         required time                         31.494    
                         arrival time                         -28.578    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - o_clk_75M_clk_gen_75M rise@13.333ns)
  Data Path Delay:        6.430ns  (logic 0.518ns (8.056%)  route 5.912ns (91.944%))
  Logic Levels:           0  
  Clock Path Skew:        3.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.701ns = ( 31.701 - 20.000 ) 
    Source Clock Delay      (SCD):    8.860ns = ( 22.193 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    16.840    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    16.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    18.595    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    18.683 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    20.387    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.483 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645    22.128    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443    18.685 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    20.389    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.485 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.708    22.193    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X6Y146         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDCE (Prop_fdce_C_Q)         0.518    22.711 r  rojo_bot_0/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=1, routed)           5.912    28.624    swervolf/rojobot/i_reg_a[1]
    SLICE_X2Y146         FDCE                                         r  swervolf/rojobot/reg_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.592    31.701    swervolf/rojobot/clk_core_BUFG
    SLICE_X2Y146         FDCE                                         r  swervolf/rojobot/reg_0_reg[1]/C
                         clock pessimism              0.390    32.091    
                         clock uncertainty           -0.458    31.633    
    SLICE_X2Y146         FDCE (Setup_fdce_C_D)       -0.031    31.602    swervolf/rojobot/reg_0_reg[1]
  -------------------------------------------------------------------
                         required time                         31.602    
                         arrival time                         -28.624    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - o_clk_75M_clk_gen_75M rise@13.333ns)
  Data Path Delay:        6.197ns  (logic 0.419ns (6.761%)  route 5.778ns (93.239%))
  Logic Levels:           0  
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.623ns = ( 31.623 - 20.000 ) 
    Source Clock Delay      (SCD):    8.783ns = ( 22.116 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    16.840    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    16.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    18.595    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    18.683 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    20.387    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.483 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645    22.128    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443    18.685 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    20.389    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.485 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.631    22.116    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X11Y146        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDCE (Prop_fdce_C_Q)         0.419    22.535 r  rojo_bot_0/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           5.778    28.314    swervolf/rojobot/i_reg_a[15]
    SLICE_X11Y145        FDCE                                         r  swervolf/rojobot/reg_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.514    31.623    swervolf/rojobot/clk_core_BUFG
    SLICE_X11Y145        FDCE                                         r  swervolf/rojobot/reg_0_reg[15]/C
                         clock pessimism              0.390    32.013    
                         clock uncertainty           -0.458    31.555    
    SLICE_X11Y145        FDCE (Setup_fdce_C_D)       -0.233    31.322    swervolf/rojobot/reg_0_reg[15]
  -------------------------------------------------------------------
                         required time                         31.322    
                         arrival time                         -28.314    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - o_clk_75M_clk_gen_75M rise@13.333ns)
  Data Path Delay:        6.334ns  (logic 0.456ns (7.199%)  route 5.878ns (92.801%))
  Logic Levels:           0  
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.623ns = ( 31.623 - 20.000 ) 
    Source Clock Delay      (SCD):    8.783ns = ( 22.116 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    16.840    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    16.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    18.595    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    18.683 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    20.387    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.483 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645    22.128    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443    18.685 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    20.389    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.485 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.631    22.116    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X11Y146        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDCE (Prop_fdce_C_Q)         0.456    22.572 r  rojo_bot_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           5.878    28.450    swervolf/rojobot/i_reg_a[23]
    SLICE_X11Y143        FDCE                                         r  swervolf/rojobot/reg_0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.514    31.623    swervolf/rojobot/clk_core_BUFG
    SLICE_X11Y143        FDCE                                         r  swervolf/rojobot/reg_0_reg[23]/C
                         clock pessimism              0.390    32.013    
                         clock uncertainty           -0.458    31.555    
    SLICE_X11Y143        FDCE (Setup_fdce_C_D)       -0.081    31.474    swervolf/rojobot/reg_0_reg[23]
  -------------------------------------------------------------------
                         required time                         31.474    
                         arrival time                         -28.450    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - o_clk_75M_clk_gen_75M rise@13.333ns)
  Data Path Delay:        6.291ns  (logic 0.518ns (8.234%)  route 5.773ns (91.766%))
  Logic Levels:           0  
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.620ns = ( 31.620 - 20.000 ) 
    Source Clock Delay      (SCD):    8.783ns = ( 22.116 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    16.840    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    16.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    18.595    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    18.683 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    20.387    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.483 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645    22.128    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443    18.685 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    20.389    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.485 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.631    22.116    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X10Y145        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y145        FDCE (Prop_fdce_C_Q)         0.518    22.634 r  rojo_bot_0/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=1, routed)           5.773    28.407    swervolf/rojobot/i_reg_a[25]
    SLICE_X9Y144         FDCE                                         r  swervolf/rojobot/reg_0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.511    31.620    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y144         FDCE                                         r  swervolf/rojobot/reg_0_reg[25]/C
                         clock pessimism              0.390    32.010    
                         clock uncertainty           -0.458    31.552    
    SLICE_X9Y144         FDCE (Setup_fdce_C_D)       -0.062    31.490    swervolf/rojobot/reg_0_reg[25]
  -------------------------------------------------------------------
                         required time                         31.490    
                         arrival time                         -28.407    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - o_clk_75M_clk_gen_75M rise@13.333ns)
  Data Path Delay:        6.240ns  (logic 0.518ns (8.301%)  route 5.722ns (91.699%))
  Logic Levels:           0  
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.621ns = ( 31.621 - 20.000 ) 
    Source Clock Delay      (SCD):    8.784ns = ( 22.117 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    16.840    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    16.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    18.595    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    18.683 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    20.387    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.483 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645    22.128    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443    18.685 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    20.389    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.485 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.632    22.117    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X10Y149        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y149        FDCE (Prop_fdce_C_Q)         0.518    22.635 r  rojo_bot_0/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=1, routed)           5.722    28.357    swervolf/rojobot/i_reg_a[26]
    SLICE_X9Y149         FDCE                                         r  swervolf/rojobot/reg_0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.512    31.621    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y149         FDCE                                         r  swervolf/rojobot/reg_0_reg[26]/C
                         clock pessimism              0.390    32.011    
                         clock uncertainty           -0.458    31.553    
    SLICE_X9Y149         FDCE (Setup_fdce_C_D)       -0.047    31.506    swervolf/rojobot/reg_0_reg[26]
  -------------------------------------------------------------------
                         required time                         31.506    
                         arrival time                         -28.357    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - o_clk_75M_clk_gen_75M rise@13.333ns)
  Data Path Delay:        6.199ns  (logic 0.456ns (7.356%)  route 5.743ns (92.644%))
  Logic Levels:           0  
  Clock Path Skew:        3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.699ns = ( 31.699 - 20.000 ) 
    Source Clock Delay      (SCD):    8.860ns = ( 22.193 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    16.840    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    16.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    18.595    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    18.683 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    20.387    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.483 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645    22.128    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443    18.685 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    20.389    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.485 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.708    22.193    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X7Y146         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDCE (Prop_fdce_C_Q)         0.456    22.649 r  rojo_bot_0/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=1, routed)           5.743    28.393    swervolf/rojobot/i_reg_a[0]
    SLICE_X7Y145         FDCE                                         r  swervolf/rojobot/reg_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.590    31.699    swervolf/rojobot/clk_core_BUFG
    SLICE_X7Y145         FDCE                                         r  swervolf/rojobot/reg_0_reg[0]/C
                         clock pessimism              0.390    32.089    
                         clock uncertainty           -0.458    31.631    
    SLICE_X7Y145         FDCE (Setup_fdce_C_D)       -0.067    31.564    swervolf/rojobot/reg_0_reg[0]
  -------------------------------------------------------------------
                         required time                         31.564    
                         arrival time                         -28.393    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - o_clk_75M_clk_gen_75M rise@13.333ns)
  Data Path Delay:        6.127ns  (logic 0.456ns (7.443%)  route 5.671ns (92.557%))
  Logic Levels:           0  
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.620ns = ( 31.620 - 20.000 ) 
    Source Clock Delay      (SCD):    8.783ns = ( 22.116 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    16.840    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    16.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    18.595    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    18.683 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    20.387    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.483 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645    22.128    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443    18.685 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    20.389    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.485 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.631    22.116    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X9Y147         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.456    22.572 r  rojo_bot_0/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=1, routed)           5.671    28.243    swervolf/rojobot/i_reg_a[19]
    SLICE_X9Y144         FDCE                                         r  swervolf/rojobot/reg_0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.511    31.620    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y144         FDCE                                         r  swervolf/rojobot/reg_0_reg[19]/C
                         clock pessimism              0.390    32.010    
                         clock uncertainty           -0.458    31.552    
    SLICE_X9Y144         FDCE (Setup_fdce_C_D)       -0.092    31.460    swervolf/rojobot/reg_0_reg[19]
  -------------------------------------------------------------------
                         required time                         31.460    
                         arrival time                         -28.243    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTREGIF/LocY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - o_clk_75M_clk_gen_75M rise@13.333ns)
  Data Path Delay:        6.154ns  (logic 0.456ns (7.410%)  route 5.698ns (92.590%))
  Logic Levels:           0  
  Clock Path Skew:        3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.700ns = ( 31.700 - 20.000 ) 
    Source Clock Delay      (SCD):    8.861ns = ( 22.194 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    16.840    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    16.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    18.595    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    18.683 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    20.387    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.483 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645    22.128    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443    18.685 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    20.389    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.485 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.709    22.194    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X7Y148         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/LocY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.456    22.650 r  rojo_bot_0/inst/BOTREGIF/LocY_reg[2]/Q
                         net (fo=1, routed)           5.698    28.348    swervolf/rojobot/i_reg_a[18]
    SLICE_X6Y147         FDCE                                         r  swervolf/rojobot/reg_0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.591    31.700    swervolf/rojobot/clk_core_BUFG
    SLICE_X6Y147         FDCE                                         r  swervolf/rojobot/reg_0_reg[18]/C
                         clock pessimism              0.390    32.090    
                         clock uncertainty           -0.458    31.632    
    SLICE_X6Y147         FDCE (Setup_fdce_C_D)       -0.031    31.601    swervolf/rojobot/reg_0_reg[18]
  -------------------------------------------------------------------
                         required time                         31.601    
                         arrival time                         -28.348    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 rojo_bot_0/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - o_clk_75M_clk_gen_75M rise@13.333ns)
  Data Path Delay:        6.119ns  (logic 0.518ns (8.466%)  route 5.601ns (91.534%))
  Logic Levels:           0  
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.623ns = ( 31.623 - 20.000 ) 
    Source Clock Delay      (SCD):    8.783ns = ( 22.116 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    16.840    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    16.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    18.595    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    18.683 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    20.387    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.483 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.645    22.128    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.443    18.685 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    20.389    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.485 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.631    22.116    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X10Y144        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDCE (Prop_fdce_C_Q)         0.518    22.634 r  rojo_bot_0/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=1, routed)           5.601    28.235    swervolf/rojobot/i_reg_a[29]
    SLICE_X10Y143        FDCE                                         r  swervolf/rojobot/reg_0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.514    31.623    swervolf/rojobot/clk_core_BUFG
    SLICE_X10Y143        FDCE                                         r  swervolf/rojobot/reg_0_reg[29]/C
                         clock pessimism              0.390    32.013    
                         clock uncertainty           -0.458    31.555    
    SLICE_X10Y143        FDCE (Setup_fdce_C_D)       -0.016    31.539    swervolf/rojobot/reg_0_reg[29]
  -------------------------------------------------------------------
                         required time                         31.539    
                         arrival time                         -28.235    
  -------------------------------------------------------------------
                         slack                                  3.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.367ns (8.236%)  route 4.089ns (91.764%))
  Logic Levels:           0  
  Clock Path Skew:        3.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.344ns
    Source Clock Delay      (SCD):    8.273ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538     4.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625     6.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525     8.284    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238     5.047 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.672    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.763 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.511     8.273    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X11Y146        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDCE (Prop_fdce_C_Q)         0.367     8.640 r  rojo_bot_0/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           4.089    12.730    swervolf/rojobot/i_reg_a[14]
    SLICE_X12Y146        FDCE                                         r  swervolf/rojobot/reg_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.632    12.344    swervolf/rojobot/clk_core_BUFG
    SLICE_X12Y146        FDCE                                         r  swervolf/rojobot/reg_0_reg[14]/C
                         clock pessimism             -0.390    11.954    
                         clock uncertainty            0.458    12.412    
    SLICE_X12Y146        FDCE (Hold_fdce_C_D)         0.246    12.658    swervolf/rojobot/reg_0_reg[14]
  -------------------------------------------------------------------
                         required time                        -12.658    
                         arrival time                          12.730    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.164ns (6.831%)  route 2.237ns (93.169%))
  Logic Levels:           0  
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.569     2.639    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X10Y144        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDCE (Prop_fdce_C_Q)         0.164     2.803 r  rojo_bot_0/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           2.237     5.040    swervolf/rojobot/i_reg_a[7]
    SLICE_X8Y143         FDCE                                         r  swervolf/rojobot/reg_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.841     4.951    swervolf/rojobot/clk_core_BUFG
    SLICE_X8Y143         FDCE                                         r  swervolf/rojobot/reg_0_reg[7]/C
                         clock pessimism             -0.567     4.384    
                         clock uncertainty            0.458     4.842    
    SLICE_X8Y143         FDCE (Hold_fdce_C_D)         0.053     4.895    swervolf/rojobot/reg_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.895    
                         arrival time                           5.040    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.164ns (6.809%)  route 2.244ns (93.191%))
  Logic Levels:           0  
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.569     2.639    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X10Y145        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y145        FDCE (Prop_fdce_C_Q)         0.164     2.803 r  rojo_bot_0/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=1, routed)           2.244     5.047    swervolf/rojobot/i_reg_a[22]
    SLICE_X10Y142        FDCE                                         r  swervolf/rojobot/reg_0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.840     4.950    swervolf/rojobot/clk_core_BUFG
    SLICE_X10Y142        FDCE                                         r  swervolf/rojobot/reg_0_reg[22]/C
                         clock pessimism             -0.567     4.383    
                         clock uncertainty            0.458     4.841    
    SLICE_X10Y142        FDCE (Hold_fdce_C_D)         0.060     4.901    swervolf/rojobot/reg_0_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.901    
                         arrival time                           5.047    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.141ns (5.765%)  route 2.305ns (94.235%))
  Logic Levels:           0  
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.570     2.640    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X9Y147         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.141     2.781 r  rojo_bot_0/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=1, routed)           2.305     5.086    swervolf/rojobot/i_reg_a[16]
    SLICE_X9Y149         FDCE                                         r  swervolf/rojobot/reg_0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.843     4.952    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y149         FDCE                                         r  swervolf/rojobot/reg_0_reg[16]/C
                         clock pessimism             -0.567     4.385    
                         clock uncertainty            0.458     4.843    
    SLICE_X9Y149         FDCE (Hold_fdce_C_D)         0.072     4.915    swervolf/rojobot/reg_0_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.915    
                         arrival time                           5.086    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.164ns (6.688%)  route 2.288ns (93.312%))
  Logic Levels:           0  
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.570     2.640    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X10Y149        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y149        FDCE (Prop_fdce_C_Q)         0.164     2.804 r  rojo_bot_0/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=1, routed)           2.288     5.092    swervolf/rojobot/i_reg_a[21]
    SLICE_X9Y144         FDCE                                         r  swervolf/rojobot/reg_0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.841     4.951    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y144         FDCE                                         r  swervolf/rojobot/reg_0_reg[21]/C
                         clock pessimism             -0.567     4.384    
                         clock uncertainty            0.458     4.842    
    SLICE_X9Y144         FDCE (Hold_fdce_C_D)         0.075     4.917    swervolf/rojobot/reg_0_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.917    
                         arrival time                           5.092    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.148ns (6.152%)  route 2.258ns (93.848%))
  Logic Levels:           0  
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.569     2.639    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X10Y145        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y145        FDCE (Prop_fdce_C_Q)         0.148     2.787 r  rojo_bot_0/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           2.258     5.045    swervolf/rojobot/i_reg_a[9]
    SLICE_X9Y144         FDCE                                         r  swervolf/rojobot/reg_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.841     4.951    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y144         FDCE                                         r  swervolf/rojobot/reg_0_reg[9]/C
                         clock pessimism             -0.567     4.384    
                         clock uncertainty            0.458     4.842    
    SLICE_X9Y144         FDCE (Hold_fdce_C_D)         0.025     4.867    swervolf/rojobot/reg_0_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.867    
                         arrival time                           5.045    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.128ns (5.320%)  route 2.278ns (94.680%))
  Logic Levels:           0  
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.569     2.639    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X11Y146        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDCE (Prop_fdce_C_Q)         0.128     2.767 r  rojo_bot_0/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           2.278     5.045    swervolf/rojobot/i_reg_a[15]
    SLICE_X11Y145        FDCE                                         r  swervolf/rojobot/reg_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.841     4.951    swervolf/rojobot/clk_core_BUFG
    SLICE_X11Y145        FDCE                                         r  swervolf/rojobot/reg_0_reg[15]/C
                         clock pessimism             -0.567     4.384    
                         clock uncertainty            0.458     4.842    
    SLICE_X11Y145        FDCE (Hold_fdce_C_D)         0.018     4.860    swervolf/rojobot/reg_0_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.860    
                         arrival time                           5.045    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.141ns (5.718%)  route 2.325ns (94.282%))
  Logic Levels:           0  
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.569     2.639    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X11Y146        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDCE (Prop_fdce_C_Q)         0.141     2.780 r  rojo_bot_0/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           2.325     5.105    swervolf/rojobot/i_reg_a[31]
    SLICE_X13Y146        FDCE                                         r  swervolf/rojobot/reg_0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.841     4.951    swervolf/rojobot/clk_core_BUFG
    SLICE_X13Y146        FDCE                                         r  swervolf/rojobot/reg_0_reg[31]/C
                         clock pessimism             -0.567     4.384    
                         clock uncertainty            0.458     4.842    
    SLICE_X13Y146        FDCE (Hold_fdce_C_D)         0.075     4.917    swervolf/rojobot/reg_0_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.917    
                         arrival time                           5.105    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.141ns (5.715%)  route 2.326ns (94.285%))
  Logic Levels:           0  
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.570     2.640    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X9Y147         FDCE                                         r  rojo_bot_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDCE (Prop_fdce_C_Q)         0.141     2.781 r  rojo_bot_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=1, routed)           2.326     5.107    swervolf/rojobot/i_reg_a[27]
    SLICE_X11Y145        FDCE                                         r  swervolf/rojobot/reg_0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.841     4.951    swervolf/rojobot/clk_core_BUFG
    SLICE_X11Y145        FDCE                                         r  swervolf/rojobot/reg_0_reg[27]/C
                         clock pessimism             -0.567     4.384    
                         clock uncertainty            0.458     4.842    
    SLICE_X11Y145        FDCE (Hold_fdce_C_D)         0.075     4.917    swervolf/rojobot/reg_0_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.917    
                         arrival time                           5.107    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rojo_bot_0/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot/reg_0_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - o_clk_75M_clk_gen_75M rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.164ns (6.653%)  route 2.301ns (93.347%))
  Logic Levels:           0  
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.559     2.627    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093     1.534 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.044    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.070 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.569     2.639    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X10Y145        FDCE                                         r  rojo_bot_0/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y145        FDCE (Prop_fdce_C_Q)         0.164     2.803 r  rojo_bot_0/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=1, routed)           2.301     5.104    swervolf/rojobot/i_reg_a[25]
    SLICE_X9Y144         FDCE                                         r  swervolf/rojobot/reg_0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.841     4.951    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y144         FDCE                                         r  swervolf/rojobot/reg_0_reg[25]/C
                         clock pessimism             -0.567     4.384    
                         clock uncertainty            0.458     4.842    
    SLICE_X9Y144         FDCE (Hold_fdce_C_D)         0.071     4.913    swervolf/rojobot/reg_0_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.913    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       12.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.957ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        14.895ns  (logic 0.456ns (3.061%)  route 14.439ns (96.939%))
  Logic Levels:           0  
  Clock Path Skew:        8.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.605ns = ( 31.605 - 20.000 ) 
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.617     3.546    tap/dtmcs_tck
    SLICE_X40Y74         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.456     4.002 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          14.439    18.441    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X43Y74         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.495    31.605    tap/clk_core_BUFG
    SLICE_X43Y74         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    31.605    
                         clock uncertainty           -0.140    31.465    
    SLICE_X43Y74         FDCE (Setup_fdce_C_D)       -0.067    31.398    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         31.398    
                         arrival time                         -18.441    
  -------------------------------------------------------------------
                         slack                                 12.957    

Slack (MET) :             14.656ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        13.030ns  (logic 0.419ns (3.216%)  route 12.611ns (96.784%))
  Logic Levels:           0  
  Clock Path Skew:        8.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.605ns = ( 31.605 - 20.000 ) 
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.617     3.546    tap/dtmcs_tck
    SLICE_X40Y74         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.419     3.965 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          12.611    16.576    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X43Y74         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.495    31.605    tap/clk_core_BUFG
    SLICE_X43Y74         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    31.605    
                         clock uncertainty           -0.140    31.465    
    SLICE_X43Y74         FDCE (Setup_fdce_C_D)       -0.233    31.232    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         31.232    
                         arrival time                         -16.576    
  -------------------------------------------------------------------
                         slack                                 14.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.503ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 0.128ns (2.414%)  route 5.175ns (97.586%))
  Logic Levels:           0  
  Clock Path Skew:        3.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.709     0.709    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.735 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.553     1.287    tap/dtmcs_tck
    SLICE_X40Y74         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.128     1.415 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           5.175     6.590    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X43Y74         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.820     4.929    tap/clk_core_BUFG
    SLICE_X43Y74         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     4.929    
                         clock uncertainty            0.140     5.069    
    SLICE_X43Y74         FDCE (Hold_fdce_C_D)         0.018     5.087    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.087    
                         arrival time                           6.590    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             2.236ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 0.141ns (2.316%)  route 5.947ns (97.684%))
  Logic Levels:           0  
  Clock Path Skew:        3.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.709     0.709    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.735 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.553     1.287    tap/dtmcs_tck
    SLICE_X40Y74         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.141     1.428 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           5.947     7.375    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X43Y74         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.820     4.929    tap/clk_core_BUFG
    SLICE_X43Y74         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     4.929    
                         clock uncertainty            0.140     5.069    
    SLICE_X43Y74         FDCE (Hold_fdce_C_D)         0.070     5.139    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.139    
                         arrival time                           7.375    
  -------------------------------------------------------------------
                         slack                                  2.236    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  o_clk_75M_clk_gen_75M

Setup :            0  Failing Endpoints,  Worst Slack        0.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 swervolf/rojobot/o_reg_a_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (o_clk_75M_clk_gen_75M rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.859ns  (logic 0.704ns (37.868%)  route 1.155ns (62.132%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns = ( 34.941 - 26.667 ) 
    Source Clock Delay      (SCD):    12.344ns = ( 32.344 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    23.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    25.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    27.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    28.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    28.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    30.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    30.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.632    32.344    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y144         FDCE                                         r  swervolf/rojobot/o_reg_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.456    32.800 r  swervolf/rojobot/o_reg_a_reg[3]/Q
                         net (fo=1, routed)           0.713    33.513    rojo_bot_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X9Y147         LUT6 (Prop_lut6_I5_O)        0.124    33.637 r  rojo_bot_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.442    34.079    rojo_bot_0/inst/BOTCPU/DataOut_reg[3]
    SLICE_X11Y148        LUT6 (Prop_lut6_I5_O)        0.124    34.203 r  rojo_bot_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000    34.203    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[3]
    SLICE_X11Y148        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    31.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    31.710 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    33.335    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.426 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    34.951    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    31.713 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    33.338    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.429 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.512    34.941    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X11Y148        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.390    35.331    
                         clock uncertainty           -0.458    34.873    
    SLICE_X11Y148        FDRE (Setup_fdre_C_D)        0.029    34.902    rojo_bot_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         34.902    
                         arrival time                         -34.203    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 swervolf/rojobot/o_reg_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (o_clk_75M_clk_gen_75M rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.866ns  (logic 0.704ns (37.732%)  route 1.162ns (62.268%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.271ns = ( 34.938 - 26.667 ) 
    Source Clock Delay      (SCD):    12.345ns = ( 32.345 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    23.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    25.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    27.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    28.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    28.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    30.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    30.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.633    32.345    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y149         FDCE                                         r  swervolf/rojobot/o_reg_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDCE (Prop_fdce_C_Q)         0.456    32.801 r  swervolf/rojobot/o_reg_a_reg[4]/Q
                         net (fo=1, routed)           0.855    33.656    rojo_bot_0/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X9Y149         LUT6 (Prop_lut6_I5_O)        0.124    33.780 r  rojo_bot_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.306    34.087    rojo_bot_0/inst/BOTCPU/DataOut_reg[4]
    SLICE_X8Y148         LUT5 (Prop_lut5_I4_O)        0.124    34.211 r  rojo_bot_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000    34.211    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[4]
    SLICE_X8Y148         FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    31.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    31.710 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    33.335    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.426 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    34.951    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    31.713 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    33.338    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.429 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.509    34.938    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X8Y148         FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.390    35.328    
                         clock uncertainty           -0.458    34.870    
    SLICE_X8Y148         FDRE (Setup_fdre_C_D)        0.077    34.947    rojo_bot_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         34.947    
                         arrival time                         -34.211    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 swervolf/rojobot/o_reg_a_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (o_clk_75M_clk_gen_75M rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.715ns  (logic 0.704ns (41.043%)  route 1.011ns (58.957%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns = ( 34.941 - 26.667 ) 
    Source Clock Delay      (SCD):    12.345ns = ( 32.345 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    23.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    25.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    27.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    28.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    28.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    30.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    30.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.633    32.345    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y149         FDCE                                         r  swervolf/rojobot/o_reg_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDCE (Prop_fdce_C_Q)         0.456    32.801 r  swervolf/rojobot/o_reg_a_reg[5]/Q
                         net (fo=1, routed)           0.715    33.516    rojo_bot_0/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X9Y148         LUT6 (Prop_lut6_I5_O)        0.124    33.640 r  rojo_bot_0/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.296    33.936    rojo_bot_0/inst/BOTCPU/DataOut_reg[5]
    SLICE_X11Y148        LUT6 (Prop_lut6_I5_O)        0.124    34.060 r  rojo_bot_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000    34.060    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[5]
    SLICE_X11Y148        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    31.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    31.710 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    33.335    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.426 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    34.951    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    31.713 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    33.338    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.429 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.512    34.941    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X11Y148        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.390    35.331    
                         clock uncertainty           -0.458    34.873    
    SLICE_X11Y148        FDRE (Setup_fdre_C_D)        0.031    34.904    rojo_bot_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         34.904    
                         arrival time                         -34.060    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 swervolf/rojobot/o_reg_a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (o_clk_75M_clk_gen_75M rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.763ns  (logic 0.704ns (39.941%)  route 1.059ns (60.059%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns = ( 34.941 - 26.667 ) 
    Source Clock Delay      (SCD):    12.344ns = ( 32.344 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    23.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    25.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    27.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    28.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    28.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    30.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    30.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.632    32.344    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y144         FDCE                                         r  swervolf/rojobot/o_reg_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.456    32.800 r  swervolf/rojobot/o_reg_a_reg[0]/Q
                         net (fo=1, routed)           0.549    33.349    rojo_bot_0/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X9Y146         LUT6 (Prop_lut6_I5_O)        0.124    33.473 r  rojo_bot_0/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.510    33.983    rojo_bot_0/inst/BOTCPU/DataOut_reg[0]
    SLICE_X10Y147        LUT5 (Prop_lut5_I4_O)        0.124    34.107 r  rojo_bot_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000    34.107    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X10Y147        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    31.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    31.710 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    33.335    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.426 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    34.951    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    31.713 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    33.338    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.429 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.512    34.941    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X10Y147        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.390    35.331    
                         clock uncertainty           -0.458    34.873    
    SLICE_X10Y147        FDRE (Setup_fdre_C_D)        0.079    34.952    rojo_bot_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         34.952    
                         arrival time                         -34.107    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 swervolf/rojobot/o_reg_a_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (o_clk_75M_clk_gen_75M rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.725ns  (logic 0.704ns (40.800%)  route 1.021ns (59.200%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns = ( 34.941 - 26.667 ) 
    Source Clock Delay      (SCD):    12.345ns = ( 32.345 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    23.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    25.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    27.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    28.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    28.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    30.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    30.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.633    32.345    swervolf/rojobot/clk_core_BUFG
    SLICE_X11Y145        FDCE                                         r  swervolf/rojobot/o_reg_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDCE (Prop_fdce_C_Q)         0.456    32.801 r  swervolf/rojobot/o_reg_a_reg[6]/Q
                         net (fo=1, routed)           0.428    33.229    rojo_bot_0/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X10Y146        LUT6 (Prop_lut6_I5_O)        0.124    33.353 r  rojo_bot_0/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.593    33.946    rojo_bot_0/inst/BOTCPU/DataOut_reg[6]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.124    34.070 r  rojo_bot_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000    34.070    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[6]
    SLICE_X10Y147        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    31.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    31.710 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    33.335    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.426 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    34.951    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    31.713 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    33.338    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.429 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.512    34.941    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X10Y147        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.390    35.331    
                         clock uncertainty           -0.458    34.873    
    SLICE_X10Y147        FDRE (Setup_fdre_C_D)        0.077    34.950    rojo_bot_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         34.950    
                         arrival time                         -34.070    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 swervolf/rojobot/o_reg_a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (o_clk_75M_clk_gen_75M rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.717ns  (logic 0.704ns (40.994%)  route 1.013ns (59.006%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.271ns = ( 34.938 - 26.667 ) 
    Source Clock Delay      (SCD):    12.344ns = ( 32.344 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    23.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    25.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    27.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    28.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    28.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    30.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    30.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.632    32.344    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y144         FDCE                                         r  swervolf/rojobot/o_reg_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.456    32.800 r  swervolf/rojobot/o_reg_a_reg[1]/Q
                         net (fo=1, routed)           0.564    33.364    rojo_bot_0/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X8Y146         LUT6 (Prop_lut6_I5_O)        0.124    33.488 r  rojo_bot_0/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.449    33.937    rojo_bot_0/inst/BOTCPU/DataOut_reg[1]
    SLICE_X8Y149         LUT5 (Prop_lut5_I4_O)        0.124    34.061 r  rojo_bot_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000    34.061    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[1]
    SLICE_X8Y149         FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    31.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    31.710 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    33.335    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.426 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    34.951    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    31.713 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    33.338    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.429 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.509    34.938    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X8Y149         FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.390    35.328    
                         clock uncertainty           -0.458    34.870    
    SLICE_X8Y149         FDRE (Setup_fdre_C_D)        0.077    34.947    rojo_bot_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         34.947    
                         arrival time                         -34.061    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 swervolf/rojobot/o_reg_a_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (o_clk_75M_clk_gen_75M rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.568ns  (logic 0.704ns (44.887%)  route 0.864ns (55.113%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns = ( 34.941 - 26.667 ) 
    Source Clock Delay      (SCD):    12.345ns = ( 32.345 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    23.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    25.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    27.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    28.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    28.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    30.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    30.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.633    32.345    swervolf/rojobot/clk_core_BUFG
    SLICE_X11Y145        FDCE                                         r  swervolf/rojobot/o_reg_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDCE (Prop_fdce_C_Q)         0.456    32.801 r  swervolf/rojobot/o_reg_a_reg[7]/Q
                         net (fo=1, routed)           0.573    33.374    rojo_bot_0/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X11Y146        LUT6 (Prop_lut6_I5_O)        0.124    33.498 r  rojo_bot_0/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.291    33.789    rojo_bot_0/inst/BOTCPU/DataOut_reg[7]
    SLICE_X11Y148        LUT6 (Prop_lut6_I5_O)        0.124    33.913 r  rojo_bot_0/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000    33.913    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[7]
    SLICE_X11Y148        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    31.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    31.710 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    33.335    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.426 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    34.951    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    31.713 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    33.338    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.429 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.512    34.941    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X11Y148        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.390    35.331    
                         clock uncertainty           -0.458    34.873    
    SLICE_X11Y148        FDRE (Setup_fdre_C_D)        0.031    34.904    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         34.904    
                         arrival time                         -33.913    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 swervolf/rojobot/o_reg_a_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (o_clk_75M_clk_gen_75M rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.536ns  (logic 0.704ns (45.833%)  route 0.832ns (54.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.271ns = ( 34.938 - 26.667 ) 
    Source Clock Delay      (SCD):    12.345ns = ( 32.345 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    23.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    25.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    27.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    28.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    28.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    30.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    30.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.633    32.345    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y149         FDCE                                         r  swervolf/rojobot/o_reg_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDCE (Prop_fdce_C_Q)         0.456    32.801 r  swervolf/rojobot/o_reg_a_reg[2]/Q
                         net (fo=1, routed)           0.670    33.471    rojo_bot_0/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X8Y149         LUT6 (Prop_lut6_I5_O)        0.124    33.595 r  rojo_bot_0/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.162    33.757    rojo_bot_0/inst/BOTCPU/DataOut_reg[2]
    SLICE_X8Y149         LUT4 (Prop_lut4_I0_O)        0.124    33.881 r  rojo_bot_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000    33.881    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[2]
    SLICE_X8Y149         FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    31.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    31.710 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    33.335    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.426 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.525    34.951    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    31.713 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    33.338    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.429 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         1.509    34.938    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X8Y149         FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.390    35.328    
                         clock uncertainty           -0.458    34.870    
    SLICE_X8Y149         FDRE (Setup_fdre_C_D)        0.081    34.951    rojo_bot_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         34.951    
                         arrival time                         -33.881    
  -------------------------------------------------------------------
                         slack                                  1.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 swervolf/rojobot/o_reg_a_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.294%)  route 0.279ns (54.706%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.572     3.793    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y149         FDCE                                         r  swervolf/rojobot/o_reg_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDCE (Prop_fdce_C_Q)         0.141     3.934 r  swervolf/rojobot/o_reg_a_reg[2]/Q
                         net (fo=1, routed)           0.225     4.160    rojo_bot_0/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X8Y149         LUT6 (Prop_lut6_I5_O)        0.045     4.205 r  rojo_bot_0/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.054     4.258    rojo_bot_0/inst/BOTCPU/DataOut_reg[2]
    SLICE_X8Y149         LUT4 (Prop_lut4_I0_O)        0.045     4.303 r  rojo_bot_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     4.303    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[2]
    SLICE_X8Y149         FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.841     3.478    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X8Y149         FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism             -0.567     2.911    
                         clock uncertainty            0.458     3.369    
    SLICE_X8Y149         FDRE (Hold_fdre_C_D)         0.121     3.490    rojo_bot_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.490    
                         arrival time                           4.303    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 swervolf/rojobot/o_reg_a_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.231ns (43.471%)  route 0.300ns (56.529%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.571     3.792    swervolf/rojobot/clk_core_BUFG
    SLICE_X11Y145        FDCE                                         r  swervolf/rojobot/o_reg_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDCE (Prop_fdce_C_Q)         0.141     3.933 r  swervolf/rojobot/o_reg_a_reg[7]/Q
                         net (fo=1, routed)           0.191     4.125    rojo_bot_0/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X11Y146        LUT6 (Prop_lut6_I5_O)        0.045     4.170 r  rojo_bot_0/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.109     4.279    rojo_bot_0/inst/BOTCPU/DataOut_reg[7]
    SLICE_X11Y148        LUT6 (Prop_lut6_I5_O)        0.045     4.324 r  rojo_bot_0/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     4.324    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[7]
    SLICE_X11Y148        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.841     3.478    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X11Y148        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism             -0.567     2.911    
                         clock uncertainty            0.458     3.369    
    SLICE_X11Y148        FDRE (Hold_fdre_C_D)         0.092     3.461    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.461    
                         arrival time                           4.324    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 swervolf/rojobot/o_reg_a_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.231ns (40.849%)  route 0.334ns (59.151%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.571     3.792    swervolf/rojobot/clk_core_BUFG
    SLICE_X11Y145        FDCE                                         r  swervolf/rojobot/o_reg_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDCE (Prop_fdce_C_Q)         0.141     3.933 r  swervolf/rojobot/o_reg_a_reg[6]/Q
                         net (fo=1, routed)           0.140     4.074    rojo_bot_0/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X10Y146        LUT6 (Prop_lut6_I5_O)        0.045     4.119 r  rojo_bot_0/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.194     4.313    rojo_bot_0/inst/BOTCPU/DataOut_reg[6]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.045     4.358 r  rojo_bot_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     4.358    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[6]
    SLICE_X10Y147        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.841     3.478    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X10Y147        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism             -0.567     2.911    
                         clock uncertainty            0.458     3.369    
    SLICE_X10Y147        FDRE (Hold_fdre_C_D)         0.120     3.489    rojo_bot_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           4.358    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 swervolf/rojobot/o_reg_a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.231ns (38.589%)  route 0.368ns (61.410%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.571     3.792    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y144         FDCE                                         r  swervolf/rojobot/o_reg_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.141     3.933 r  swervolf/rojobot/o_reg_a_reg[0]/Q
                         net (fo=1, routed)           0.195     4.128    rojo_bot_0/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X9Y146         LUT6 (Prop_lut6_I5_O)        0.045     4.173 r  rojo_bot_0/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.173     4.346    rojo_bot_0/inst/BOTCPU/DataOut_reg[0]
    SLICE_X10Y147        LUT5 (Prop_lut5_I4_O)        0.045     4.391 r  rojo_bot_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     4.391    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X10Y147        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.841     3.478    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X10Y147        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism             -0.567     2.911    
                         clock uncertainty            0.458     3.369    
    SLICE_X10Y147        FDRE (Hold_fdre_C_D)         0.121     3.490    rojo_bot_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.490    
                         arrival time                           4.391    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 swervolf/rojobot/o_reg_a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.231ns (38.098%)  route 0.375ns (61.902%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.571     3.792    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y144         FDCE                                         r  swervolf/rojobot/o_reg_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.141     3.933 r  swervolf/rojobot/o_reg_a_reg[1]/Q
                         net (fo=1, routed)           0.203     4.137    rojo_bot_0/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X8Y146         LUT6 (Prop_lut6_I5_O)        0.045     4.182 r  rojo_bot_0/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.172     4.354    rojo_bot_0/inst/BOTCPU/DataOut_reg[1]
    SLICE_X8Y149         LUT5 (Prop_lut5_I4_O)        0.045     4.399 r  rojo_bot_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     4.399    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[1]
    SLICE_X8Y149         FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.841     3.478    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X8Y149         FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism             -0.567     2.911    
                         clock uncertainty            0.458     3.369    
    SLICE_X8Y149         FDRE (Hold_fdre_C_D)         0.120     3.489    rojo_bot_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           4.399    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 swervolf/rojobot/o_reg_a_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.231ns (39.135%)  route 0.359ns (60.865%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.572     3.793    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y149         FDCE                                         r  swervolf/rojobot/o_reg_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDCE (Prop_fdce_C_Q)         0.141     3.934 r  swervolf/rojobot/o_reg_a_reg[5]/Q
                         net (fo=1, routed)           0.252     4.187    rojo_bot_0/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X9Y148         LUT6 (Prop_lut6_I5_O)        0.045     4.232 r  rojo_bot_0/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.107     4.339    rojo_bot_0/inst/BOTCPU/DataOut_reg[5]
    SLICE_X11Y148        LUT6 (Prop_lut6_I5_O)        0.045     4.384 r  rojo_bot_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     4.384    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[5]
    SLICE_X11Y148        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.841     3.478    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X11Y148        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism             -0.567     2.911    
                         clock uncertainty            0.458     3.369    
    SLICE_X11Y148        FDRE (Hold_fdre_C_D)         0.092     3.461    rojo_bot_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.461    
                         arrival time                           4.384    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 swervolf/rojobot/o_reg_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.231ns (37.033%)  route 0.393ns (62.967%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.572     3.793    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y149         FDCE                                         r  swervolf/rojobot/o_reg_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDCE (Prop_fdce_C_Q)         0.141     3.934 r  swervolf/rojobot/o_reg_a_reg[4]/Q
                         net (fo=1, routed)           0.282     4.217    rojo_bot_0/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X9Y149         LUT6 (Prop_lut6_I5_O)        0.045     4.262 r  rojo_bot_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.110     4.372    rojo_bot_0/inst/BOTCPU/DataOut_reg[4]
    SLICE_X8Y148         LUT5 (Prop_lut5_I4_O)        0.045     4.417 r  rojo_bot_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     4.417    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[4]
    SLICE_X8Y148         FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.841     3.478    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X8Y148         FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism             -0.567     2.911    
                         clock uncertainty            0.458     3.369    
    SLICE_X8Y148         FDRE (Hold_fdre_C_D)         0.120     3.489    rojo_bot_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           4.417    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 swervolf/rojobot/o_reg_a_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_75M_clk_gen_75M  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             o_clk_75M_clk_gen_75M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_75M_clk_gen_75M rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.231ns (35.644%)  route 0.417ns (64.356%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.571     3.792    swervolf/rojobot/clk_core_BUFG
    SLICE_X9Y144         FDCE                                         r  swervolf/rojobot/o_reg_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.141     3.933 r  swervolf/rojobot/o_reg_a_reg[3]/Q
                         net (fo=1, routed)           0.249     4.183    rojo_bot_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X9Y147         LUT6 (Prop_lut6_I5_O)        0.045     4.228 r  rojo_bot_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.168     4.395    rojo_bot_0/inst/BOTCPU/DataOut_reg[3]
    SLICE_X11Y148        LUT6 (Prop_lut6_I5_O)        0.045     4.440 r  rojo_bot_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     4.440    rojo_bot_0/inst/BOTREGIF/DataOut_reg[7]_1[3]
    SLICE_X11Y148        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_75M_clk_gen_75M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.828     3.464    clk_75M/inst/i_clk_100M
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411     2.053 r  clk_75M/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.608    clk_75M/inst/o_clk_75M_clk_gen_75M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.637 r  clk_75M/inst/clkout1_buf/O
                         net (fo=210, routed)         0.841     3.478    rojo_bot_0/inst/BOTREGIF/clk_in
    SLICE_X11Y148        FDRE                                         r  rojo_bot_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism             -0.567     2.911    
                         clock uncertainty            0.458     3.369    
    SLICE_X11Y148        FDRE (Hold_fdre_C_D)         0.091     3.460    rojo_bot_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.460    
                         arrival time                           4.440    
  -------------------------------------------------------------------
                         slack                                  0.981    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack        8.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.855ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.910ns  (logic 0.610ns (31.945%)  route 1.300ns (68.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 103.166 - 100.000 ) 
    Source Clock Delay      (SCD):    12.336ns = ( 92.336 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    85.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    85.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    87.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    88.814    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    88.902 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    90.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    90.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.624    92.336    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X59Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDCE (Prop_fdce_C_Q)         0.456    92.792 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           1.300    94.092    tap/dmi_reg_rdata[14]
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.154    94.246 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000    94.246    tap/dtmcs[16]_i_1_n_0
    SLICE_X49Y64         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.505   103.166    tap/dtmcs_tck
    SLICE_X49Y64         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000   103.166    
                         clock uncertainty           -0.140   103.026    
    SLICE_X49Y64         FDRE (Setup_fdre_C_D)        0.075   103.101    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                        103.101    
                         arrival time                         -94.246    
  -------------------------------------------------------------------
                         slack                                  8.855    

Slack (MET) :             8.980ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.740ns  (logic 0.642ns (36.890%)  route 1.098ns (63.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 103.163 - 100.000 ) 
    Source Clock Delay      (SCD):    12.335ns = ( 92.335 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    85.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    85.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    87.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    88.814    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    88.902 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    90.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    90.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.623    92.335    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X50Y65         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.518    92.853 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/Q
                         net (fo=1, routed)           1.098    93.952    tap/dmi_reg_rdata[5]
    SLICE_X47Y67         LUT3 (Prop_lut3_I0_O)        0.124    94.076 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000    94.076    tap/dtmcs[7]_i_1_n_0
    SLICE_X47Y67         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.163    tap/dtmcs_tck
    SLICE_X47Y67         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000   103.163    
                         clock uncertainty           -0.140   103.023    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.032   103.055    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                        103.055    
                         arrival time                         -94.076    
  -------------------------------------------------------------------
                         slack                                  8.980    

Slack (MET) :             9.022ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.740ns  (logic 0.606ns (34.836%)  route 1.134ns (65.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 103.163 - 100.000 ) 
    Source Clock Delay      (SCD):    12.336ns = ( 92.336 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    85.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    85.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    87.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    88.814    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    88.902 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    90.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    90.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.624    92.336    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X59Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDCE (Prop_fdce_C_Q)         0.456    92.792 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           1.134    93.926    tap/dmi_reg_rdata[23]
    SLICE_X51Y65         LUT3 (Prop_lut3_I0_O)        0.150    94.076 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000    94.076    tap/dtmcs[25]_i_1_n_0
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.163    tap/dtmcs_tck
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000   103.163    
                         clock uncertainty           -0.140   103.023    
    SLICE_X51Y65         FDRE (Setup_fdre_C_D)        0.075   103.098    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.098    
                         arrival time                         -94.076    
  -------------------------------------------------------------------
                         slack                                  9.022    

Slack (MET) :             9.184ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.528ns  (logic 0.580ns (37.954%)  route 0.948ns (62.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 103.164 - 100.000 ) 
    Source Clock Delay      (SCD):    12.341ns = ( 92.341 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    85.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    85.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    87.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    88.814    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    88.902 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    90.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    90.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.629    92.341    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X40Y66         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.456    92.797 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           0.948    93.745    tap/dmi_reg_rdata[12]
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.124    93.869 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000    93.869    tap/dtmcs[14]_i_1_n_0
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503   103.164    tap/dtmcs_tck
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000   103.164    
                         clock uncertainty           -0.140   103.024    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)        0.029   103.053    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        103.053    
                         arrival time                         -93.869    
  -------------------------------------------------------------------
                         slack                                  9.184    

Slack (MET) :             9.225ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.493ns  (logic 0.580ns (38.858%)  route 0.913ns (61.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 103.165 - 100.000 ) 
    Source Clock Delay      (SCD):    12.336ns = ( 92.336 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    85.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    85.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    87.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    88.814    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    88.902 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    90.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    90.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.624    92.336    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X43Y67         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.456    92.792 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.913    93.705    tap/dmi_reg_rdata[9]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124    93.829 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000    93.829    tap/dtmcs[11]_i_1_n_0
    SLICE_X45Y67         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.504   103.165    tap/dtmcs_tck
    SLICE_X45Y67         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000   103.165    
                         clock uncertainty           -0.140   103.025    
    SLICE_X45Y67         FDRE (Setup_fdre_C_D)        0.029   103.054    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                        103.054    
                         arrival time                         -93.829    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.227ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.488ns  (logic 0.580ns (38.972%)  route 0.908ns (61.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 103.163 - 100.000 ) 
    Source Clock Delay      (SCD):    12.337ns = ( 92.337 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    85.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    85.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    87.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    88.814    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    88.902 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    90.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    90.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.625    92.337    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X45Y66         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDCE (Prop_fdce_C_Q)         0.456    92.793 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.908    93.702    tap/dmi_reg_rdata[8]
    SLICE_X47Y67         LUT3 (Prop_lut3_I0_O)        0.124    93.826 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000    93.826    tap/dtmcs[10]_i_1_n_0
    SLICE_X47Y67         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.163    tap/dtmcs_tck
    SLICE_X47Y67         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000   103.163    
                         clock uncertainty           -0.140   103.023    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.029   103.052    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                        103.052    
                         arrival time                         -93.826    
  -------------------------------------------------------------------
                         slack                                  9.227    

Slack (MET) :             9.271ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.493ns  (logic 0.672ns (44.997%)  route 0.821ns (55.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 103.163 - 100.000 ) 
    Source Clock Delay      (SCD):    12.333ns = ( 92.333 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    85.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    85.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    87.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    88.814    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    88.902 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    90.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    90.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.621    92.333    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X50Y67         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDCE (Prop_fdce_C_Q)         0.518    92.851 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.821    93.673    tap/dmi_reg_rdata[31]
    SLICE_X47Y67         LUT3 (Prop_lut3_I0_O)        0.154    93.827 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000    93.827    tap/dtmcs[33]_i_2_n_0
    SLICE_X47Y67         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.163    tap/dtmcs_tck
    SLICE_X47Y67         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000   103.163    
                         clock uncertainty           -0.140   103.023    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.075   103.098    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.098    
                         arrival time                         -93.827    
  -------------------------------------------------------------------
                         slack                                  9.271    

Slack (MET) :             9.282ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.480ns  (logic 0.672ns (45.400%)  route 0.808ns (54.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 103.164 - 100.000 ) 
    Source Clock Delay      (SCD):    12.337ns = ( 92.337 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    85.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    85.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    87.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    88.814    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    88.902 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    90.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    90.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.625    92.337    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X46Y65         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDCE (Prop_fdce_C_Q)         0.518    92.855 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/Q
                         net (fo=1, routed)           0.808    93.663    tap/dmi_reg_rdata[2]
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.154    93.817 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000    93.817    tap/dtmcs[4]_i_1_n_0
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503   103.164    tap/dtmcs_tck
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.000   103.164    
                         clock uncertainty           -0.140   103.024    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)        0.075   103.099    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                        103.099    
                         arrival time                         -93.817    
  -------------------------------------------------------------------
                         slack                                  9.282    

Slack (MET) :             9.319ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.402ns  (logic 0.580ns (41.377%)  route 0.822ns (58.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 103.166 - 100.000 ) 
    Source Clock Delay      (SCD):    12.337ns = ( 92.337 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    85.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    85.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    87.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    88.814    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    88.902 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    90.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    90.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.625    92.337    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X51Y64         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDCE (Prop_fdce_C_Q)         0.456    92.793 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/Q
                         net (fo=1, routed)           0.822    93.615    tap/dmi_reg_rdata[15]
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    93.739 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000    93.739    tap/dtmcs[17]_i_1_n_0
    SLICE_X49Y64         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.505   103.166    tap/dtmcs_tck
    SLICE_X49Y64         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.000   103.166    
                         clock uncertainty           -0.140   103.026    
    SLICE_X49Y64         FDRE (Setup_fdre_C_D)        0.032   103.058    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        103.058    
                         arrival time                         -93.739    
  -------------------------------------------------------------------
                         slack                                  9.319    

Slack (MET) :             9.325ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.393ns  (logic 0.580ns (41.632%)  route 0.813ns (58.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 103.163 - 100.000 ) 
    Source Clock Delay      (SCD):    12.337ns = ( 92.337 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659    85.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    85.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704    87.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664    88.814    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    88.902 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    90.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    90.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.625    92.337    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X51Y64         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDCE (Prop_fdce_C_Q)         0.456    92.793 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/Q
                         net (fo=1, routed)           0.813    93.606    tap/dmi_reg_rdata[25]
    SLICE_X51Y65         LUT3 (Prop_lut3_I0_O)        0.124    93.730 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000    93.730    tap/dtmcs[27]_i_1_n_0
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.163    tap/dtmcs_tck
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000   103.163    
                         clock uncertainty           -0.140   103.023    
    SLICE_X51Y65         FDRE (Setup_fdre_C_D)        0.032   103.055    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                        103.055    
                         arrival time                         -93.730    
  -------------------------------------------------------------------
                         slack                                  9.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.128ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.560     3.781    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X44Y67         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.141     3.922 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/Q
                         net (fo=1, routed)           0.086     4.008    tap/dmi_reg_rdata[10]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.048     4.056 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000     4.056    tap/dtmcs[12]_i_1_n_0
    SLICE_X45Y67         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.828     1.681    tap/dtmcs_tck
    SLICE_X45Y67         FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000     1.681    
                         clock uncertainty            0.140     1.821    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.107     1.928    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           4.056    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.182ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.048%)  route 0.129ns (40.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.558     3.779    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y67         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDCE (Prop_fdce_C_Q)         0.141     3.920 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.129     4.049    tap/dmi_reg_rdata[28]
    SLICE_X47Y67         LUT3 (Prop_lut3_I0_O)        0.045     4.094 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     4.094    tap/dtmcs[30]_i_1_n_0
    SLICE_X47Y67         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.680    tap/dtmcs_tck
    SLICE_X47Y67         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000     1.680    
                         clock uncertainty            0.140     1.820    
    SLICE_X47Y67         FDRE (Hold_fdre_C_D)         0.092     1.912    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.201ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.785%)  route 0.147ns (44.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.558     3.779    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X53Y65         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDCE (Prop_fdce_C_Q)         0.141     3.920 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/Q
                         net (fo=1, routed)           0.147     4.068    tap/dmi_reg_rdata[21]
    SLICE_X51Y65         LUT3 (Prop_lut3_I0_O)        0.045     4.113 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000     4.113    tap/dtmcs[23]_i_1_n_0
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.680    tap/dtmcs_tck
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000     1.680    
                         clock uncertainty            0.140     1.820    
    SLICE_X51Y65         FDRE (Hold_fdre_C_D)         0.092     1.912    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.220ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.187ns (50.920%)  route 0.180ns (49.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.560     3.781    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y65         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.141     3.922 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/Q
                         net (fo=1, routed)           0.180     4.103    tap/dmi_reg_rdata[18]
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.046     4.149 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000     4.149    tap/dtmcs[20]_i_1_n_0
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.828     1.681    tap/dtmcs_tck
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000     1.681    
                         clock uncertainty            0.140     1.821    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.107     1.928    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           4.149    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.233ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.190ns (50.068%)  route 0.189ns (49.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.560     3.781    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X43Y67         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.141     3.922 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/Q
                         net (fo=1, routed)           0.189     4.112    tap/dmi_reg_rdata[0]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.049     4.161 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     4.161    tap/dtmcs[2]_i_1_n_0
    SLICE_X45Y67         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.828     1.681    tap/dtmcs_tck
    SLICE_X45Y67         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000     1.681    
                         clock uncertainty            0.140     1.821    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.107     1.928    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           4.161    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.235ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.185ns (48.083%)  route 0.200ns (51.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.559     3.780    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X51Y64         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDCE (Prop_fdce_C_Q)         0.141     3.921 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=1, routed)           0.200     4.121    tap/dmi_reg_rdata[19]
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.044     4.165 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     4.165    tap/dtmcs[21]_i_1_n_0
    SLICE_X49Y64         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.830     1.683    tap/dtmcs_tck
    SLICE_X49Y64         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000     1.683    
                         clock uncertainty            0.140     1.823    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.107     1.930    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           4.165    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.237ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.422%)  route 0.183ns (49.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.560     3.781    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y65         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.141     3.922 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/Q
                         net (fo=1, routed)           0.183     4.105    tap/dmi_reg_rdata[17]
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.045     4.150 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     4.150    tap/dtmcs[19]_i_1_n_0
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.828     1.681    tap/dtmcs_tck
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.000     1.681    
                         clock uncertainty            0.140     1.821    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.092     1.913    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           4.150    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.253ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.063%)  route 0.201ns (51.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.558     3.779    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y67         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDCE (Prop_fdce_C_Q)         0.141     3.920 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.201     4.121    tap/dmi_reg_rdata[11]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.045     4.166 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     4.166    tap/dtmcs[13]_i_1_n_0
    SLICE_X45Y67         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.828     1.681    tap/dtmcs_tck
    SLICE_X45Y67         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     1.681    
                         clock uncertainty            0.140     1.821    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.092     1.913    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           4.166    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.257ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.184ns (45.724%)  route 0.218ns (54.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.561     3.782    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X43Y66         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.141     3.923 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           0.218     4.142    tap/dmi_reg_rdata[1]
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.043     4.185 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000     4.185    tap/dtmcs[3]_i_1_n_0
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.828     1.681    tap/dtmcs_tck
    SLICE_X47Y66         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000     1.681    
                         clock uncertainty            0.140     1.821    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.107     1.928    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           4.185    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.260ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.325%)  route 0.207ns (52.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.558     3.779    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y67         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDCE (Prop_fdce_C_Q)         0.141     3.920 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/Q
                         net (fo=1, routed)           0.207     4.127    tap/dmi_reg_rdata[30]
    SLICE_X47Y67         LUT3 (Prop_lut3_I0_O)        0.045     4.172 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000     4.172    tap/dtmcs[32]_i_1_n_0
    SLICE_X47Y67         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.825     0.825    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.854 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.680    tap/dtmcs_tck
    SLICE_X47Y67         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.000     1.680    
                         clock uncertainty            0.140     1.820    
    SLICE_X47Y67         FDRE (Hold_fdre_C_D)         0.092     1.912    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           4.172    
  -------------------------------------------------------------------
                         slack                                  2.260    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.641ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.346ns  (logic 0.518ns (4.196%)  route 11.828ns (95.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.711ns = ( 31.711 - 20.000 ) 
    Source Clock Delay      (SCD):    12.319ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.607    12.319    clk_gen/clk_core_BUFG
    SLICE_X70Y130        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.518    12.837 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3182, routed)       11.828    24.665    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/rst_core
    SLICE_X0Y58          FDCE                                         f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.601    31.711    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X0Y58          FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/C
                         clock pessimism              0.603    32.313    
                         clock uncertainty           -0.062    32.251    
    SLICE_X0Y58          FDCE (Recov_fdce_C_CLR)     -0.405    31.846    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]
  -------------------------------------------------------------------
                         required time                         31.846    
                         arrival time                         -24.665    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.346ns  (logic 0.518ns (4.196%)  route 11.828ns (95.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.711ns = ( 31.711 - 20.000 ) 
    Source Clock Delay      (SCD):    12.319ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.607    12.319    clk_gen/clk_core_BUFG
    SLICE_X70Y130        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.518    12.837 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3182, routed)       11.828    24.665    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/rst_core
    SLICE_X0Y58          FDCE                                         f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.601    31.711    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X0Y58          FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]/C
                         clock pessimism              0.603    32.313    
                         clock uncertainty           -0.062    32.251    
    SLICE_X0Y58          FDCE (Recov_fdce_C_CLR)     -0.405    31.846    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[18]
  -------------------------------------------------------------------
                         required time                         31.846    
                         arrival time                         -24.665    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[19]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.346ns  (logic 0.518ns (4.196%)  route 11.828ns (95.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.711ns = ( 31.711 - 20.000 ) 
    Source Clock Delay      (SCD):    12.319ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.607    12.319    clk_gen/clk_core_BUFG
    SLICE_X70Y130        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.518    12.837 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3182, routed)       11.828    24.665    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/rst_core
    SLICE_X0Y58          FDCE                                         f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.601    31.711    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X0Y58          FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[19]/C
                         clock pessimism              0.603    32.313    
                         clock uncertainty           -0.062    32.251    
    SLICE_X0Y58          FDCE (Recov_fdce_C_CLR)     -0.405    31.846    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[19]
  -------------------------------------------------------------------
                         required time                         31.846    
                         arrival time                         -24.665    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.192ns  (logic 0.518ns (4.249%)  route 11.674ns (95.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.712ns = ( 31.712 - 20.000 ) 
    Source Clock Delay      (SCD):    12.319ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.607    12.319    clk_gen/clk_core_BUFG
    SLICE_X70Y130        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.518    12.837 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3182, routed)       11.674    24.511    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/rst_core
    SLICE_X1Y53          FDCE                                         f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.602    31.712    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X1Y53          FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[0]/C
                         clock pessimism              0.603    32.314    
                         clock uncertainty           -0.062    32.252    
    SLICE_X1Y53          FDCE (Recov_fdce_C_CLR)     -0.405    31.847    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         31.847    
                         arrival time                         -24.511    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.380ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/dout_reg[22]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.056ns  (logic 0.668ns (5.541%)  route 11.388ns (94.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.822ns = ( 31.822 - 20.000 ) 
    Source Clock Delay      (SCD):    12.319ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.607    12.319    clk_gen/clk_core_BUFG
    SLICE_X70Y130        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.518    12.837 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3182, routed)        3.346    16.183    clk_gen/rst_core
    SLICE_X39Y68         LUT2 (Prop_lut2_I0_O)        0.150    16.333 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        8.042    24.375    swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/dout_reg[63]_0
    SLICE_X77Y18         FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/dout_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.713    31.822    swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/clk_core_BUFG
    SLICE_X77Y18         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/dout_reg[22]/C
                         clock pessimism              0.603    32.425    
                         clock uncertainty           -0.062    32.363    
    SLICE_X77Y18         FDCE (Recov_fdce_C_CLR)     -0.607    31.756    swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         31.756    
                         arrival time                         -24.375    
  -------------------------------------------------------------------
                         slack                                  7.380    

Slack (MET) :             7.380ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/dout_reg[23]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.056ns  (logic 0.668ns (5.541%)  route 11.388ns (94.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.822ns = ( 31.822 - 20.000 ) 
    Source Clock Delay      (SCD):    12.319ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.607    12.319    clk_gen/clk_core_BUFG
    SLICE_X70Y130        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.518    12.837 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3182, routed)        3.346    16.183    clk_gen/rst_core
    SLICE_X39Y68         LUT2 (Prop_lut2_I0_O)        0.150    16.333 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        8.042    24.375    swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/dout_reg[63]_0
    SLICE_X77Y18         FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/dout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.713    31.822    swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/clk_core_BUFG
    SLICE_X77Y18         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/dout_reg[23]/C
                         clock pessimism              0.603    32.425    
                         clock uncertainty           -0.062    32.363    
    SLICE_X77Y18         FDCE (Recov_fdce_C_CLR)     -0.607    31.756    swervolf/swerv_eh1/swerv/ifu/mem_ctl/byp_data_first_half/genblock.dff/dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         31.756    
                         arrival time                         -24.375    
  -------------------------------------------------------------------
                         slack                                  7.380    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 0.518ns (4.280%)  route 11.586ns (95.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.712ns = ( 31.712 - 20.000 ) 
    Source Clock Delay      (SCD):    12.319ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.607    12.319    clk_gen/clk_core_BUFG
    SLICE_X70Y130        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.518    12.837 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3182, routed)       11.586    24.423    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/rst_core
    SLICE_X0Y54          FDCE                                         f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.602    31.712    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X0Y54          FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[1]/C
                         clock pessimism              0.603    32.314    
                         clock uncertainty           -0.062    32.252    
    SLICE_X0Y54          FDCE (Recov_fdce_C_CLR)     -0.405    31.847    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         31.847    
                         arrival time                         -24.423    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 0.518ns (4.280%)  route 11.586ns (95.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.712ns = ( 31.712 - 20.000 ) 
    Source Clock Delay      (SCD):    12.319ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.607    12.319    clk_gen/clk_core_BUFG
    SLICE_X70Y130        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.518    12.837 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3182, routed)       11.586    24.423    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/rst_core
    SLICE_X0Y54          FDCE                                         f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.602    31.712    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X0Y54          FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[2]/C
                         clock pessimism              0.603    32.314    
                         clock uncertainty           -0.062    32.252    
    SLICE_X0Y54          FDCE (Recov_fdce_C_CLR)     -0.405    31.847    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         31.847    
                         arrival time                         -24.423    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 0.518ns (4.280%)  route 11.586ns (95.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.712ns = ( 31.712 - 20.000 ) 
    Source Clock Delay      (SCD):    12.319ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.607    12.319    clk_gen/clk_core_BUFG
    SLICE_X70Y130        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.518    12.837 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3182, routed)       11.586    24.423    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/rst_core
    SLICE_X0Y54          FDCE                                         f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.602    31.712    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X0Y54          FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[3]/C
                         clock pessimism              0.603    32.314    
                         clock uncertainty           -0.062    32.252    
    SLICE_X0Y54          FDCE (Recov_fdce_C_CLR)     -0.405    31.847    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         31.847    
                         arrival time                         -24.423    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 0.518ns (4.280%)  route 11.586ns (95.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.712ns = ( 31.712 - 20.000 ) 
    Source Clock Delay      (SCD):    12.319ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.664     8.815    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.903 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.713    10.616    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.712 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.607    12.319    clk_gen/clk_core_BUFG
    SLICE_X70Y130        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.518    12.837 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3182, routed)       11.586    24.423    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/rst_core
    SLICE_X0Y54          FDCE                                         f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    24.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    26.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.541    28.301    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.384 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.634    30.018    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.109 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       1.602    31.712    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X0Y54          FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[4]/C
                         clock pessimism              0.603    32.314    
                         clock uncertainty           -0.062    32.252    
    SLICE_X0Y54          FDCE (Recov_fdce_C_CLR)     -0.405    31.847    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         31.847    
                         arrival time                         -24.423    
  -------------------------------------------------------------------
                         slack                                  7.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.208ns (10.927%)  route 1.695ns (89.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.932ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.558     3.779    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X42Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     3.943 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.620     4.564    clk_gen/dmcontrol_reg_1
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.044     4.608 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        1.075     5.683    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0]_1
    SLICE_X10Y79         FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.301     4.822    clk_gen/clk_core
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.055     4.877 r  clk_gen/dout[1]_i_2__224/O
                         net (fo=32, routed)          1.055     5.932    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0]_0
    SLICE_X10Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0]/C
                         clock pessimism             -0.839     5.093    
    SLICE_X10Y79         FDCE (Remov_fdce_C_CLR)     -0.051     5.042    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.042    
                         arrival time                           5.683    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.208ns (15.425%)  route 1.140ns (84.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.558     3.779    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X42Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     3.943 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.620     4.564    clk_gen/dmcontrol_reg_1
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.044     4.608 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        0.520     5.128    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0]_1
    SLICE_X49Y72         FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.250     4.771    clk_gen/clk_core
    SLICE_X52Y76         LUT2 (Prop_lut2_I0_O)        0.056     4.827 r  clk_gen/dout[0]_i_2__306/O
                         net (fo=32, routed)          0.551     5.378    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/p_2_in
    SLICE_X49Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0]/C
                         clock pessimism             -0.839     4.539    
    SLICE_X49Y72         FDCE (Remov_fdce_C_CLR)     -0.070     4.469    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.469    
                         arrival time                           5.128    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.208ns (15.425%)  route 1.140ns (84.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.558     3.779    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X42Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     3.943 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.620     4.564    clk_gen/dmcontrol_reg_1
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.044     4.608 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        0.520     5.128    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0]_1
    SLICE_X49Y72         FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.250     4.771    clk_gen/clk_core
    SLICE_X52Y76         LUT2 (Prop_lut2_I0_O)        0.056     4.827 r  clk_gen/dout[0]_i_2__306/O
                         net (fo=32, routed)          0.551     5.378    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/p_2_in
    SLICE_X49Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0]/C
                         clock pessimism             -0.839     4.539    
    SLICE_X49Y72         FDCE (Remov_fdce_C_CLR)     -0.070     4.469    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.469    
                         arrival time                           5.128    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank/dffs/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.208ns (10.099%)  route 1.852ns (89.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.135ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.558     3.779    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X42Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     3.943 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.620     4.564    clk_gen/dmcontrol_reg_1
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.044     4.608 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        1.231     5.839    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank/dffs/dout_reg[0]_1
    SLICE_X6Y66          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.275     4.796    clk_gen/clk_core
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.055     4.851 r  clk_gen/dout[1]_i_6__52/O
                         net (fo=1, routed)           0.312     5.163    clk_gen_n_22
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.107     5.270 r  dout_reg[1]_i_2__3/O
                         net (fo=32, routed)          0.865     6.135    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank/dffs/dout_reg[0]_0
    SLICE_X6Y66          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank/dffs/dout_reg[1]/C
                         clock pessimism             -0.839     5.295    
    SLICE_X6Y66          FDCE (Remov_fdce_C_CLR)     -0.129     5.166    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.166    
                         arrival time                           5.839    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.495%)  route 0.490ns (72.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    1.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.559     3.780    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X39Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     3.921 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.287     4.209    clk_gen/dmcontrol_reg_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.045     4.254 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.203     4.457    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_5
    SLICE_X42Y68         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.827     4.936    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X42Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[2]/C
                         clock pessimism             -1.122     3.814    
    SLICE_X42Y68         FDCE (Remov_fdce_C_CLR)     -0.067     3.747    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.747    
                         arrival time                           4.457    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.495%)  route 0.490ns (72.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    1.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.559     3.780    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X39Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     3.921 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.287     4.209    clk_gen/dmcontrol_reg_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.045     4.254 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.203     4.457    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[31]_2
    SLICE_X43Y68         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.827     4.936    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X43Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[0]/C
                         clock pessimism             -1.122     3.814    
    SLICE_X43Y68         FDCE (Remov_fdce_C_CLR)     -0.092     3.722    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.722    
                         arrival time                           4.457    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.495%)  route 0.490ns (72.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    1.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.559     3.780    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X39Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     3.921 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.287     4.209    clk_gen/dmcontrol_reg_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.045     4.254 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.203     4.457    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[31]_2
    SLICE_X43Y68         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.827     4.936    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X43Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[1]/C
                         clock pessimism             -1.122     3.814    
    SLICE_X43Y68         FDCE (Remov_fdce_C_CLR)     -0.092     3.722    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.722    
                         arrival time                           4.457    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.495%)  route 0.490ns (72.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    1.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.559     3.780    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X39Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     3.921 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.287     4.209    clk_gen/dmcontrol_reg_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.045     4.254 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.203     4.457    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[31]_2
    SLICE_X43Y68         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.827     4.936    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X43Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[2]/C
                         clock pessimism             -1.122     3.814    
    SLICE_X43Y68         FDCE (Remov_fdce_C_CLR)     -0.092     3.722    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.722    
                         arrival time                           4.457    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.495%)  route 0.490ns (72.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    1.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.559     3.780    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X39Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     3.921 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.287     4.209    clk_gen/dmcontrol_reg_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.045     4.254 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.203     4.457    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[31]_2
    SLICE_X43Y68         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.827     4.936    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X43Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism             -1.122     3.814    
    SLICE_X43Y68         FDCE (Remov_fdce_C_CLR)     -0.092     3.722    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.722    
                         arrival time                           4.457    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.035%)  route 0.477ns (71.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    1.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.564     2.632    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.682 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.514     3.196    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.222 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.559     3.780    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X39Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     3.921 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.287     4.209    clk_gen/dmcontrol_reg_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.045     4.254 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.190     4.444    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_5
    SLICE_X39Y67         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.833     3.468    clk_gen/user_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.521 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.560     4.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.110 r  clk_core_BUFG_inst/O
                         net (fo=16323, routed)       0.830     4.939    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X39Y67         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[1]/C
                         clock pessimism             -1.144     3.795    
    SLICE_X39Y67         FDCE (Remov_fdce_C_CLR)     -0.092     3.703    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.703    
                         arrival time                           4.444    
  -------------------------------------------------------------------
                         slack                                  0.740    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  soc_s7pll0_clkout0
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.419ns (5.653%)  route 6.993ns (94.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.484ns = ( 18.484 - 10.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.711     8.861    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.419     9.280 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        6.993    16.273    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X80Y46         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.724    18.484    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X80Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.390    18.874    
                         clock uncertainty           -0.057    18.817    
    SLICE_X80Y46         FDCE (Recov_fdce_C_CLR)     -0.536    18.281    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.281    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.419ns (5.653%)  route 6.993ns (94.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.484ns = ( 18.484 - 10.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.711     8.861    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.419     9.280 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        6.993    16.273    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_rst
    SLICE_X80Y46         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.724    18.484    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X80Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]/C
                         clock pessimism              0.390    18.874    
                         clock uncertainty           -0.057    18.817    
    SLICE_X80Y46         FDCE (Recov_fdce_C_CLR)     -0.536    18.281    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.281    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.419ns (5.653%)  route 6.993ns (94.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.484ns = ( 18.484 - 10.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.711     8.861    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.419     9.280 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        6.993    16.273    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X80Y46         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.724    18.484    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X80Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.390    18.874    
                         clock uncertainty           -0.057    18.817    
    SLICE_X80Y46         FDCE (Recov_fdce_C_CLR)     -0.494    18.323    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.323    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.419ns (5.653%)  route 6.993ns (94.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.484ns = ( 18.484 - 10.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.711     8.861    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.419     9.280 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        6.993    16.273    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X80Y46         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.724    18.484    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X80Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.390    18.874    
                         clock uncertainty           -0.057    18.817    
    SLICE_X80Y46         FDCE (Recov_fdce_C_CLR)     -0.494    18.323    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.323    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.419ns (5.653%)  route 6.993ns (94.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.484ns = ( 18.484 - 10.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.711     8.861    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.419     9.280 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        6.993    16.273    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X80Y46         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.724    18.484    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X80Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.390    18.874    
                         clock uncertainty           -0.057    18.817    
    SLICE_X80Y46         FDCE (Recov_fdce_C_CLR)     -0.494    18.323    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.323    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.419ns (5.653%)  route 6.993ns (94.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.484ns = ( 18.484 - 10.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.711     8.861    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.419     9.280 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        6.993    16.273    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_rst
    SLICE_X80Y46         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.724    18.484    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X80Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/C
                         clock pessimism              0.390    18.874    
                         clock uncertainty           -0.057    18.817    
    SLICE_X80Y46         FDCE (Recov_fdce_C_CLR)     -0.494    18.323    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.323    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 0.419ns (6.300%)  route 6.231ns (93.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.353ns = ( 18.353 - 10.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.711     8.861    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.419     9.280 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        6.231    15.512    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X72Y51         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.593    18.353    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X72Y51         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism              0.390    18.744    
                         clock uncertainty           -0.057    18.687    
    SLICE_X72Y51         FDCE (Recov_fdce_C_CLR)     -0.580    18.107    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                         -15.512    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 0.419ns (6.300%)  route 6.231ns (93.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.353ns = ( 18.353 - 10.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.711     8.861    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.419     9.280 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        6.231    15.512    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X72Y51         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.593    18.353    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X72Y51         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism              0.390    18.744    
                         clock uncertainty           -0.057    18.687    
    SLICE_X72Y51         FDCE (Recov_fdce_C_CLR)     -0.580    18.107    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                         -15.512    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 0.419ns (6.300%)  route 6.231ns (93.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.353ns = ( 18.353 - 10.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.711     8.861    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.419     9.280 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        6.231    15.512    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X72Y51         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.593    18.353    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X72Y51         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/C
                         clock pessimism              0.390    18.744    
                         clock uncertainty           -0.057    18.687    
    SLICE_X72Y51         FDCE (Recov_fdce_C_CLR)     -0.580    18.107    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                         -15.512    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 0.419ns (6.300%)  route 6.231ns (93.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.353ns = ( 18.353 - 10.000 ) 
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.659     5.262    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.350 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.704     7.054    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.150 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.711     8.861    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.419     9.280 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        6.231    15.512    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X72Y51         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.538    14.961    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.044 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.625    16.669    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.760 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        1.593    18.353    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X72Y51         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism              0.390    18.744    
                         clock uncertainty           -0.057    18.687    
    SLICE_X72Y51         FDCE (Recov_fdce_C_CLR)     -0.580    18.107    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                         -15.512    
  -------------------------------------------------------------------
                         slack                                  2.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[12]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.128ns (10.673%)  route 1.071ns (89.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.600     2.668    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.128     2.796 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        1.071     3.867    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X60Y52         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.836     3.471    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X60Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[12]/C
                         clock pessimism             -0.567     2.904    
    SLICE_X60Y52         FDCE (Remov_fdce_C_CLR)     -0.121     2.783    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.867    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[17]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.128ns (10.673%)  route 1.071ns (89.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.600     2.668    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.128     2.796 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        1.071     3.867    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X60Y52         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.836     3.471    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X60Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[17]/C
                         clock pessimism             -0.567     2.904    
    SLICE_X60Y52         FDCE (Remov_fdce_C_CLR)     -0.121     2.783    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.867    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.128ns (10.673%)  route 1.071ns (89.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.600     2.668    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.128     2.796 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        1.071     3.867    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X60Y52         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.836     3.471    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X60Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/C
                         clock pessimism             -0.567     2.904    
    SLICE_X60Y52         FDCE (Remov_fdce_C_CLR)     -0.121     2.783    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.867    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[19]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.128ns (10.673%)  route 1.071ns (89.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.600     2.668    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.128     2.796 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        1.071     3.867    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X60Y52         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.836     3.471    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X60Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[19]/C
                         clock pessimism             -0.567     2.904    
    SLICE_X60Y52         FDCE (Remov_fdce_C_CLR)     -0.121     2.783    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.867    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.128ns (10.230%)  route 1.123ns (89.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.600     2.668    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.128     2.796 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        1.123     3.919    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X57Y45         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.903     3.538    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X57Y45         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/C
                         clock pessimism             -0.567     2.971    
    SLICE_X57Y45         FDCE (Remov_fdce_C_CLR)     -0.146     2.825    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.919    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.128ns (10.230%)  route 1.123ns (89.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.600     2.668    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.128     2.796 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        1.123     3.919    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X57Y45         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.903     3.538    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X57Y45         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism             -0.567     2.971    
    SLICE_X57Y45         FDCE (Remov_fdce_C_CLR)     -0.146     2.825    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.919    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.128ns (10.230%)  route 1.123ns (89.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.600     2.668    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.128     2.796 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        1.123     3.919    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X57Y45         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.903     3.538    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X57Y45         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/C
                         clock pessimism             -0.567     2.971    
    SLICE_X57Y45         FDCE (Remov_fdce_C_CLR)     -0.146     2.825    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.919    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.128ns (10.564%)  route 1.084ns (89.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.600     2.668    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.128     2.796 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        1.084     3.880    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X60Y50         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.836     3.471    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X60Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/C
                         clock pessimism             -0.567     2.904    
    SLICE_X60Y50         FDCE (Remov_fdce_C_CLR)     -0.121     2.783    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.128ns (10.564%)  route 1.084ns (89.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.600     2.668    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.128     2.796 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        1.084     3.880    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X60Y50         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.836     3.471    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X60Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism             -0.567     2.904    
    SLICE_X60Y50         FDCE (Remov_fdce_C_CLR)     -0.121     2.783    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.128ns (10.564%)  route 1.084ns (89.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.482    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.532 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.510     2.042    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.600     2.668    ddr2/ldc/PLLE2_ADV_0
    SLICE_X0Y104         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.128     2.796 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1334, routed)        1.084     3.880    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X60Y50         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     1.998    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.051 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.556     2.606    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.635 r  ddr2/ldc/BUFG/O
                         net (fo=2911, routed)        0.836     3.471    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X60Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism             -0.567     2.904    
    SLICE_X60Y50         FDCE (Remov_fdce_C_CLR)     -0.121     2.783    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                  1.097    





