module mux(a,b,c,d,sel,o);
input a,b,c,d;
input [1:0] sel;
output o;
wire x1,x2;
mux2to1 mux1(.a(a),.b(b),.sel(sel[0]),.c(x1));
mux2to1 mux2(.a(c),.b(d),.sel(sel[0]),.c(x2));
mux2to1 mux3(.a(x1),.b(x2),.sel(sel[1]),.c(o));
endmodule

module mux2to1(a,b,sel,c);
input a,b,sel;
output reg c;
always@(*)
begin
   case(sel)
		1'b0: c=a;
		1'b1: c=b;
	endcase
end
endmodule
