#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Wed Apr 02 11:42:52 2014
# Process ID: 3696
# Log file: C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_2_hiarchy/Throughput_top.rds
# Journal file: C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_2_hiarchy\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source Throughput_top.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files C:/CHALMERS/DAT096/DAT096/ADCDAC/filtercoeff.coe
# add_files C:/CHALMERS/DAT096/DAT096/ADCDAC/FIR705kHz.coe
# add_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp
# set_property used_in_implementation false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp]
# set_property use_blackbox_stub false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp]
# add_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/ADC_synth_1/ADC.dcp
# set_property used_in_implementation false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/ADC_synth_1/ADC.dcp]
# set_property use_blackbox_stub false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/ADC_synth_1/ADC.dcp]
# read_verilog {
#   c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_stub.v
#   c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/ADC/ADC_stub.v
# }
# read_vhdl {
#   C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/DAC_buffer.vhd
#   C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/ADC_buffer.vhd
#   C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/imports/DAC/PWM.vhd
#   C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/ADC_TOP.vhd
#   C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/imports/DAC/top.vhd
#   C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/Throughput_top.vhd
# }
# read_xdc C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc
# set_property used_in_implementation false [get_files C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.data/wt [current_project]
# set_property parent.project_dir C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4 [current_project]
# synth_design -top Throughput_top -part xc7a100tcsg324-1 -flatten_hierarchy none
Command: synth_design -top Throughput_top -part xc7a100tcsg324-1 -flatten_hierarchy none

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 334.566 ; gain = 76.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Throughput_top' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/Throughput_top.vhd:48]
INFO: [Synth 8-3491] module 'ADC_TOP' declared at 'C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/ADC_TOP.vhd:32' bound to instance 'inst_ADC_TOP' of component 'ADC_TOP' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/Throughput_top.vhd:105]
INFO: [Synth 8-638] synthesizing module 'ADC_TOP' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/ADC_TOP.vhd:50]
INFO: [Synth 8-637] synthesizing blackbox instance 'inst_fir' of component 'fir_compiler_0' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/ADC_TOP.vhd:183]
INFO: [Synth 8-3491] module 'ADC' declared at 'c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/ADC/ADC_stub.v:16' bound to instance 'inst_ADC' of component 'ADC' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/ADC_TOP.vhd:199]
INFO: [Synth 8-638] synthesizing module 'ADC' [c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/ADC/ADC_stub.v:16]
	Parameter bufferwidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ADC_buffer' declared at 'C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/ADC_buffer.vhd:34' bound to instance 'inst_Buffer' of component 'ADC_buffer' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/ADC_TOP.vhd:247]
INFO: [Synth 8-638] synthesizing module 'ADC_buffer__parameterized0' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/ADC_buffer.vhd:48]
	Parameter bufferwidth bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADC_buffer__parameterized0' (1#1) [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/ADC_buffer.vhd:48]
WARNING: [Synth 8-3848] Net sampledvalue in module/entity ADC_TOP does not have driver. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/ADC_TOP.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'ADC_TOP' (2#1) [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/ADC_TOP.vhd:50]
INFO: [Synth 8-3491] module 'DAC_top' declared at 'C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/imports/DAC/top.vhd:32' bound to instance 'inst_top' of component 'DAC_top' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/Throughput_top.vhd:120]
INFO: [Synth 8-638] synthesizing module 'DAC_top' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/imports/DAC/top.vhd:46]
	Parameter Resolution bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'PWM' declared at 'C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/imports/DAC/PWM.vhd:34' bound to instance 'Inst_PWM' of component 'PWM' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/imports/DAC/top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'PWM__parameterized0' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/imports/DAC/PWM.vhd:46]
	Parameter Resolution bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM__parameterized0' (3#1) [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/imports/DAC/PWM.vhd:46]
	Parameter bufferwidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'DAC_buffer' declared at 'C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/DAC_buffer.vhd:34' bound to instance 'inst_DAC_buffer' of component 'DAC_buffer' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/imports/DAC/top.vhd:135]
INFO: [Synth 8-638] synthesizing module 'DAC_buffer__parameterized0' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/DAC_buffer.vhd:48]
	Parameter bufferwidth bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DAC_buffer__parameterized0' (4#1) [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/DAC_buffer.vhd:48]
WARNING: [Synth 8-3848] Net PWMclock in module/entity DAC_top does not have driver. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/imports/DAC/top.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'DAC_top' (5#1) [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/imports/DAC/top.vhd:46]
WARNING: [Synth 8-3848] Net sample in module/entity Throughput_top does not have driver. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/Throughput_top.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'Throughput_top' (6#1) [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/Throughput_top.vhd:48]
WARNING: [Synth 8-3917] design Throughput_top has port opena driven by constant 1
WARNING: [Synth 8-3331] design Throughput_top has unconnected port testout
WARNING: [Synth 8-3331] design Throughput_top has unconnected port testout2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 359.652 ; gain = 101.551
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Inst_PWM:PWMclk to constant 0 [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/imports/DAC/top.vhd:126]
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc:88]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc:89]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_2_hiarchy/.Xil/Throughput_top_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_2_hiarchy/.Xil/Throughput_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_2_hiarchy/dont_buffer.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_2_hiarchy/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_2_hiarchy/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_2_hiarchy/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/synth_2_hiarchy/dont_buffer.xdc, line 5).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 506.508 ; gain = 248.406
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 506.508 ; gain = 248.406
---------------------------------------------------------------------------------

WARNING: [Synth 8-3848] Net sampledvalue in module/entity ADC_TOP does not have driver. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/ADC_TOP.vhd:120]
WARNING: [Synth 8-3848] Net PWMclock in module/entity DAC_top does not have driver. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/imports/DAC/top.vhd:91]
WARNING: [Synth 8-3848] Net sample in module/entity Throughput_top does not have driver. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/Throughput_top.vhd:98]
WARNING: [Synth 8-327] inferring latch for variable 'DIODES_reg' [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/imports/sources_1/new/Throughput_top.vhd:148]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 535.348 ; gain = 277.246
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 258   
	               11 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 273   

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Throughput_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ADC_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 128   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 130   
Module ADC_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module PWM__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module DAC_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 129   
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 130   
Module DAC_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Throughput_top has port opena driven by constant 1
WARNING: [Synth 8-3331] design Throughput_top has unconnected port testout
WARNING: [Synth 8-3331] design Throughput_top has unconnected port testout2
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 542.047 ; gain = 283.945
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[0][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[1][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[2][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[3][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[4][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[4][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[5][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[5][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[6][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[6][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[7][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[7][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[8][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[8][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[9][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[9][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[10][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[10][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[11][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[11][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[12][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[12][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[13][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[13][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[14][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[14][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[15][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[15][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[16][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[16][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[17][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[17][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[18][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[18][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[19][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[19][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[20][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[20][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[21][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[21][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[22][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[22][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[23][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[23][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[24][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[24][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[25][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[25][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[26][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[26][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[27][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[27][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[28][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[28][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[29][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[29][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[30][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[30][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[31][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[31][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[32][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[32][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[33][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[33][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[34][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[34][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[35][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[35][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[36][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[36][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[37][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[37][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[38][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[38][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[39][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[39][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[40][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[40][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[41][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[41][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[42][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[42][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[43][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[43][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[44][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[44][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[45][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[45][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[46][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[46][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[47][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[47][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[48][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[48][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[49][16] ) is unused and will be removed from module ADC_buffer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\Memory_array_reg[49][0] ) is unused and will be removed from module ADC_buffer__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 590.680 ; gain = 332.578
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 590.680 ; gain = 332.578
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 590.680 ; gain = 332.578
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 590.680 ; gain = 332.578
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated clock conversion will not work if '-flatten_hierarchy none' switch to synth_design is specified.
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_fir has unconnected pin s_axis_data_tdata[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_fir has unconnected pin s_axis_data_tdata[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_fir has unconnected pin s_axis_data_tdata[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_fir has unconnected pin s_axis_data_tdata[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_fir has unconnected pin s_axis_data_tdata[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_fir has unconnected pin s_axis_data_tdata[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_fir has unconnected pin s_axis_data_tdata[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_fir has unconnected pin s_axis_data_tdata[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_fir has unconnected pin s_axis_data_tdata[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_fir has unconnected pin s_axis_data_tdata[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_fir has unconnected pin s_axis_data_tdata[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_fir has unconnected pin s_axis_data_tdata[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_fir has unconnected pin s_axis_data_tdata[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_fir has unconnected pin s_axis_data_tdata[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_fir has unconnected pin s_axis_data_tdata[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst_fir has unconnected pin s_axis_data_tdata[0]
WARNING: [Synth 8-3295] tying undriven pin inst_Buffer:Buffin[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_Buffer:Buffin[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_ADC_TOP:sampleclk to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:clk to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:index_reset to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_write to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:DAC_buff_in[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:ADDR[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:ADDR[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:ADDR[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:ADDR[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:ADDR[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:ADDR[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_top:ADDR[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 590.680 ; gain = 332.578
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 590.680 ; gain = 332.578
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |fir_compiler_0 |         1|
|2     |ADC            |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |ADC_bbox            |     1|
|2     |fir_compiler_0_bbox |     1|
|3     |BUFG                |     2|
|4     |CARRY4              |    10|
|5     |LUT1                |    38|
|6     |LUT2                |     5|
|7     |LUT3                |    21|
|8     |LUT4                |    13|
|9     |LUT5                |   137|
|10    |LUT6                |  1029|
|11    |MUXF7               |   510|
|12    |MUXF8               |   240|
|13    |FDCE                |  3852|
|14    |FDPE                |     1|
|15    |FDRE                |    42|
|16    |LDC                 |     1|
|17    |IBUF                |     2|
|18    |OBUF                |    19|
|19    |OBUFT               |     2|
+------+--------------------+------+

Report Instance Areas: 
+------+----------------+---------------------------+------+
|      |Instance        |Module                     |Cells |
+------+----------------+---------------------------+------+
|1     |top             |                           |  5988|
|2     |  inst_ADC_TOP  |ADC_TOP                    |  5836|
|3     |    inst_Buffer |ADC_buffer__parameterized0 |  5764|
|4     |  inst_top      |DAC_top                    |     6|
+------+----------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 590.680 ; gain = 332.578
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 16 critical warnings and 4474 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 590.680 ; gain = 332.578
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Throughput_top' is not ideal for floorplanning, since the cellview 'ADC_buffer__parameterized0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 162 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 780.004 ; gain = 478.902
# write_checkpoint Throughput_top.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file Throughput_top_utilization_synth.rpt -pb Throughput_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 780.004 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 02 11:44:24 2014...
