
*** Running vivado
    with args -log design_1_controls_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_controls_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_controls_0_0.tcl -notrace
Command: synth_design -top design_1_controls_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10339 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1286.898 ; gain = 87.891 ; free physical = 7740 ; free virtual = 25727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_controls_0_0' [/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.srcs/sources_1/bd/design_1/ip/design_1_controls_0_0/synth/design_1_controls_0_0.vhd:93]
INFO: [Synth 8-3491] module 'controls' declared at '/home/user/Downloads/embeddedLabs/lab_5/controls.vhd:5' bound to instance 'U0' of component 'controls' [/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.srcs/sources_1/bd/design_1/ip/design_1_controls_0_0/synth/design_1_controls_0_0.vhd:147]
INFO: [Synth 8-638] synthesizing module 'controls' [/home/user/Downloads/embeddedLabs/lab_5/controls.vhd:43]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [/home/user/Downloads/embeddedLabs/lab_5/controls.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element r2a_reg was removed.  [/home/user/Downloads/embeddedLabs/lab_5/controls.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'controls' (1#1) [/home/user/Downloads/embeddedLabs/lab_5/controls.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_controls_0_0' (2#1) [/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.srcs/sources_1/bd/design_1/ip/design_1_controls_0_0/synth/design_1_controls_0_0.vhd:93]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1331.523 ; gain = 132.516 ; free physical = 7756 ; free virtual = 25744
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1331.523 ; gain = 132.516 ; free physical = 7750 ; free virtual = 25738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1331.523 ; gain = 132.516 ; free physical = 7750 ; free virtual = 25737
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1673.160 ; gain = 2.000 ; free physical = 6968 ; free virtual = 24956
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1673.160 ; gain = 474.152 ; free physical = 7066 ; free virtual = 25053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1673.160 ; gain = 474.152 ; free physical = 7066 ; free virtual = 25053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1673.160 ; gain = 474.152 ; free physical = 7068 ; free virtual = 25055
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'NS_reg' in module 'controls'
INFO: [Synth 8-5587] ROM size for "aluOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "fbRST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rID1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "irAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "currIN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_enR1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regwD1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_enR2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regwD2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fbAddr1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fbDout1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fb_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sendOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "charSend" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   fetch | 000000000000000000000000000000000000000001 |                           000000
                  fetch1 | 000000000000000000000000000000000000000010 |                           000001
                  fetch2 | 000000000000000000000000000000000000000100 |                           000010
                  fetch3 | 000000000000000000000000000000000000001000 |                           000011
                  decode | 000000000000000000000000000000000000010000 |                           000100
                    rops | 000000000000000000000000000000000000100000 |                           001000
                   rops1 | 000000000000000000000000000000000001000000 |                           001001
                      jr | 000000000000000000000000000000000010000000 |                           011111
                    recv | 000000000000000000000000000000000100000000 |                           100000
                    rpix | 000000000000000000000000000000001000000000 |                           100001
                   rpix1 | 000000000000000000000000000000010000000000 |                           100010
                   rpix2 | 000000000000000000000000000000100000000000 |                           100011
                    wpix | 000000000000000000000000000001000000000000 |                           100100
                    send | 000000000000000000000000000010000000000000 |                           100101
                   send1 | 000000000000000000000000000100000000000000 |                           100110
                   send2 | 000000000000000000000000001000000000000000 |                           100111
                    calc | 000000000000000000000000010000000000000000 |                           011100
                   calc1 | 000000000000000000000000100000000000000000 |                           011101
                   calc2 | 000000000000000000000001000000000000000000 |                           011110
                    iops | 000000000000000000000010000000000000000000 |                           000110
                   iops1 | 000000000000000000000100000000000000000000 |                           000111
                  equals | 000000000000000000001000000000000000000000 |                           011001
                 equals1 | 000000000000000000010000000000000000000000 |                           011010
                 equals2 | 000000000000000000100000000000000000000000 |                           011011
                  nequal | 000000000000000001000000000000000000000000 |                           010110
                 nequal1 | 000000000000000010000000000000000000000000 |                           010111
                 nequal2 | 000000000000000100000000000000000000000000 |                           011000
                     ori | 000000000000001000000000000000000000000000 |                           010011
                    ori1 | 000000000000010000000000000000000000000000 |                           010100
                    ori2 | 000000000000100000000000000000000000000000 |                           010101
                      lw | 000000000001000000000000000000000000000000 |                           010000
                     lw1 | 000000000010000000000000000000000000000000 |                           010001
                     lw2 | 000000000100000000000000000000000000000000 |                           010010
                   store | 000000001000000000000000000000000000000000 |                           101000
                      sw | 000000010000000000000000000000000000000000 |                           001110
                    jops | 000000100000000000000000000000000000000000 |                           000101
                     jmp | 000001000000000000000000000000000000000000 |                           001010
                     jal | 000010000000000000000000000000000000000000 |                           001011
                  clrscr | 000100000000000000000000000000000000000000 |                           001101
                  finish | 001000000000000000000000000000000000000000 |                           101001
                 finish1 | 010000000000000000000000000000000000000000 |                           101010
                 finish2 | 100000000000000000000000000000000000000000 |                           101011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'NS_reg' using encoding 'one-hot' in module 'controls'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1673.160 ; gain = 474.152 ; free physical = 7046 ; free virtual = 25033
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  42 Input     42 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 6     
	   3 Input     42 Bit        Muxes := 1     
	   5 Input     42 Bit        Muxes := 1     
	   6 Input     42 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  42 Input     16 Bit        Muxes := 5     
	  42 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	  42 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  42 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controls 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  42 Input     42 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 6     
	   3 Input     42 Bit        Muxes := 1     
	   5 Input     42 Bit        Muxes := 1     
	   6 Input     42 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  42 Input     16 Bit        Muxes := 5     
	  42 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	  42 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  42 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "U0/NS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "U0/" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "U0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "U0/" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'U0/currIN_reg[29]' (FDCE) to 'U0/opcode_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/currIN_reg[27]' (FDCE) to 'U0/opcode_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/currIN_reg[28]' (FDCE) to 'U0/opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/currIN_reg[31]' (FDCE) to 'U0/opcode_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/currIN_reg[30]' (FDCE) to 'U0/opcode_reg[3]'
INFO: [Synth 8-3332] Sequential element (U0/currIN_reg[0]) is unused and will be removed from module design_1_controls_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1673.160 ; gain = 474.152 ; free physical = 6973 ; free virtual = 24961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.160 ; gain = 474.152 ; free physical = 6629 ; free virtual = 24617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.160 ; gain = 474.152 ; free physical = 6629 ; free virtual = 24617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.160 ; gain = 474.152 ; free physical = 6585 ; free virtual = 24573
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1673.160 ; gain = 474.152 ; free physical = 7133 ; free virtual = 25121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1673.160 ; gain = 474.152 ; free physical = 7132 ; free virtual = 25119
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1673.160 ; gain = 474.152 ; free physical = 7129 ; free virtual = 25117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1673.160 ; gain = 474.152 ; free physical = 7136 ; free virtual = 25123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1673.160 ; gain = 474.152 ; free physical = 7135 ; free virtual = 25123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1673.160 ; gain = 474.152 ; free physical = 7141 ; free virtual = 25128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     1|
|3     |LUT2   |    69|
|4     |LUT3   |    12|
|5     |LUT4   |    70|
|6     |LUT5   |    24|
|7     |LUT6   |    96|
|8     |FDCE   |   289|
|9     |FDPE   |     2|
|10    |FDRE   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   591|
|2     |  U0     |controls |   591|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1673.160 ; gain = 474.152 ; free physical = 7140 ; free virtual = 25128
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1673.160 ; gain = 132.516 ; free physical = 7194 ; free virtual = 25182
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1673.160 ; gain = 474.152 ; free physical = 7194 ; free virtual = 25182
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1674.168 ; gain = 487.723 ; free physical = 7733 ; free virtual = 25721
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_controls_0_0_synth_1/design_1_controls_0_0.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_controls_0_0_synth_1/design_1_controls_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_controls_0_0_utilization_synth.rpt -pb design_1_controls_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1698.180 ; gain = 0.000 ; free physical = 7754 ; free virtual = 25742
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 13:18:59 2018...
