

================================================================
== Vitis HLS Report for 'insert_checksum_512_s'
================================================================
* Date:           Sat Mar 18 14:39:15 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.848 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       35|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       59|    -|
|Register             |        -|     -|     1163|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1163|       94|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_161                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_249                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_write_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_70_p3            |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_62_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln1543_fu_109_p2             |      icmp|   0|  0|   8|           2|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln1581_fu_179_p3           |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  35|          15|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done                      |   9|          2|    1|          2|
    |state_V                      |   9|          2|    2|          4|
    |txEng_tcpChecksumFifo_blk_n  |   9|          2|    1|          2|
    |txEng_tcpPkgBuffer4_blk_n    |   9|          2|    1|          2|
    |txEng_tcpPkgBuffer5_blk_n    |   9|          2|    1|          2|
    |txEng_tcpPkgBuffer5_din      |  14|          3|  577|       1731|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  59|         13|  583|       1743|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |icmp_ln1543_reg_206               |    1|   0|    1|          0|
    |p_Result_214_reg_218              |  512|   0|  512|          0|
    |state_V                           |    2|   0|    2|          0|
    |tmp_48_i_reg_228                  |    1|   0|    1|          0|
    |tmp_49_i_reg_214                  |    1|   0|    1|          0|
    |tmp_i_reg_210                     |    1|   0|    1|          0|
    |tmp_reg_223                       |   65|   0|   65|          0|
    |txEng_tcpPkgBuffer4_read_reg_232  |  577|   0|  577|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1163|   0| 1163|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|   insert_checksum<512>|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|   insert_checksum<512>|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|   insert_checksum<512>|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|   insert_checksum<512>|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|   insert_checksum<512>|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|   insert_checksum<512>|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|   insert_checksum<512>|  return value|
|txEng_tcpChecksumFifo_dout     |   in|   16|     ap_fifo|  txEng_tcpChecksumFifo|       pointer|
|txEng_tcpChecksumFifo_empty_n  |   in|    1|     ap_fifo|  txEng_tcpChecksumFifo|       pointer|
|txEng_tcpChecksumFifo_read     |  out|    1|     ap_fifo|  txEng_tcpChecksumFifo|       pointer|
|txEng_tcpPkgBuffer4_dout       |   in|  577|     ap_fifo|    txEng_tcpPkgBuffer4|       pointer|
|txEng_tcpPkgBuffer4_empty_n    |   in|    1|     ap_fifo|    txEng_tcpPkgBuffer4|       pointer|
|txEng_tcpPkgBuffer4_read       |  out|    1|     ap_fifo|    txEng_tcpPkgBuffer4|       pointer|
|txEng_tcpPkgBuffer5_din        |  out|  577|     ap_fifo|    txEng_tcpPkgBuffer5|       pointer|
|txEng_tcpPkgBuffer5_full_n     |   in|    1|     ap_fifo|    txEng_tcpPkgBuffer5|       pointer|
|txEng_tcpPkgBuffer5_write      |  out|    1|     ap_fifo|    txEng_tcpPkgBuffer5|       pointer|
+-------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer4, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer4, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer4, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer5, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer5, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer5, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer5, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer4, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln1533 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1533]   --->   Operation 15 'specpipeline' 'specpipeline_ln1533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_V_load = load i2 %state_V"   --->   Operation 16 'load' 'state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.34ns)   --->   "%icmp_ln1543 = icmp_eq  i2 %state_V_load, i2 2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1543]   --->   Operation 17 'icmp' 'icmp_ln1543' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln1543 = br i1 %icmp_ln1543, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1543]   --->   Operation 18 'br' 'br_ln1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %txEng_tcpChecksumFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 19 'nbreadreq' 'tmp_i' <Predicate = (!icmp_ln1543)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1560 = br i1 %tmp_i, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1560]   --->   Operation 20 'br' 'br_ln1560' <Predicate = (!icmp_ln1543)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_49_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %txEng_tcpPkgBuffer4, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 21 'nbreadreq' 'tmp_49_i' <Predicate = (!icmp_ln1543 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln1560 = br i1 %tmp_49_i, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1560]   --->   Operation 22 'br' 'br_ln1560' <Predicate = (!icmp_ln1543 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.16ns)   --->   "%checksum_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %txEng_tcpChecksumFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'read' 'checksum_V' <Predicate = (!icmp_ln1543 & tmp_i & tmp_49_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 24 [1/1] (1.16ns)   --->   "%txEng_tcpPkgBuffer4_read_1 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer4" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'read' 'txEng_tcpPkgBuffer4_read_1' <Predicate = (!icmp_ln1543 & tmp_i & tmp_49_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i577 %txEng_tcpPkgBuffer4_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 25 'trunc' 'tmp_data_V' <Predicate = (!icmp_ln1543 & tmp_i & tmp_49_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %txEng_tcpPkgBuffer4_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'bitselect' 'tmp_last_V' <Predicate = (!icmp_ln1543 & tmp_i & tmp_49_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %checksum_V, i32 8, i32 15"   --->   Operation 27 'partselect' 'p_Result_i' <Predicate = (!icmp_ln1543 & tmp_i & tmp_49_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_s = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_i, i32 0, i32 7"   --->   Operation 28 'partset' 'p_Result_s' <Predicate = (!icmp_ln1543 & tmp_i & tmp_49_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i16 %checksum_V"   --->   Operation 29 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln1543 & tmp_i & tmp_49_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_213 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_s, i8 %trunc_ln674, i32 8, i32 15"   --->   Operation 30 'partset' 'p_Result_213' <Predicate = (!icmp_ln1543 & tmp_i & tmp_49_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_214 = partset i512 @llvm.part.set.i512.i16, i512 %tmp_data_V, i16 %p_Result_213, i32 128, i32 143"   --->   Operation 31 'partset' 'p_Result_214' <Predicate = (!icmp_ln1543 & tmp_i & tmp_49_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = partselect i65 @_ssdm_op_PartSelect.i65.i577.i32.i32, i577 %txEng_tcpPkgBuffer4_read_1, i32 512, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 32 'partselect' 'tmp' <Predicate = (!icmp_ln1543 & tmp_i & tmp_49_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.27ns)   --->   "%select_ln1581 = select i1 %tmp_last_V, i2 1, i2 2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1581]   --->   Operation 33 'select' 'select_ln1581' <Predicate = (!icmp_ln1543 & tmp_i & tmp_49_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln1581 = store i2 %select_ln1581, i2 %state_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1581]   --->   Operation 34 'store' 'store_ln1581' <Predicate = (!icmp_ln1543 & tmp_i & tmp_49_i)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1586 = br void %insert_checksum<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1586]   --->   Operation 35 'br' 'br_ln1586' <Predicate = (!icmp_ln1543)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_48_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %txEng_tcpPkgBuffer4, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 36 'nbreadreq' 'tmp_48_i' <Predicate = (icmp_ln1543)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1588 = br i1 %tmp_48_i, void %._crit_edge7.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1588]   --->   Operation 37 'br' 'br_ln1588' <Predicate = (icmp_ln1543)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.16ns)   --->   "%txEng_tcpPkgBuffer4_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer4" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'read' 'txEng_tcpPkgBuffer4_read' <Predicate = (icmp_ln1543 & tmp_48_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_last_V_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %txEng_tcpPkgBuffer4_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 39 'bitselect' 'tmp_last_V_8' <Predicate = (icmp_ln1543 & tmp_48_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1592 = br i1 %tmp_last_V_8, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1592]   --->   Operation 40 'br' 'br_ln1592' <Predicate = (icmp_ln1543 & tmp_48_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln1594 = store i2 1, i2 %state_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1594]   --->   Operation 41 'store' 'store_ln1594' <Predicate = (icmp_ln1543 & tmp_48_i & tmp_last_V_8)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln1595 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1595]   --->   Operation 42 'br' 'br_ln1595' <Predicate = (icmp_ln1543 & tmp_48_i & tmp_last_V_8)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1596 = br void %._crit_edge7.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1596]   --->   Operation 43 'br' 'br_ln1596' <Predicate = (icmp_ln1543 & tmp_48_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln1597 = br void %insert_checksum<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1597]   --->   Operation 44 'br' 'br_ln1597' <Predicate = (icmp_ln1543)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp, i512 %p_Result_214" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 45 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln1543 & tmp_i & tmp_49_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer5, i577 %p_0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 46 'write' 'write_ln173' <Predicate = (!icmp_ln1543 & tmp_i & tmp_49_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln1585 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1585]   --->   Operation 47 'br' 'br_ln1585' <Predicate = (!icmp_ln1543 & tmp_i & tmp_49_i)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer5, i577 %txEng_tcpPkgBuffer4_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 48 'write' 'write_ln173' <Predicate = (icmp_ln1543 & tmp_48_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txEng_tcpChecksumFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txEng_tcpPkgBuffer4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txEng_tcpPkgBuffer5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specpipeline_ln1533        (specpipeline  ) [ 000]
state_V_load               (load          ) [ 000]
icmp_ln1543                (icmp          ) [ 011]
br_ln1543                  (br            ) [ 000]
tmp_i                      (nbreadreq     ) [ 011]
br_ln1560                  (br            ) [ 000]
tmp_49_i                   (nbreadreq     ) [ 011]
br_ln1560                  (br            ) [ 000]
checksum_V                 (read          ) [ 000]
txEng_tcpPkgBuffer4_read_1 (read          ) [ 000]
tmp_data_V                 (trunc         ) [ 000]
tmp_last_V                 (bitselect     ) [ 000]
p_Result_i                 (partselect    ) [ 000]
p_Result_s                 (partset       ) [ 000]
trunc_ln674                (trunc         ) [ 000]
p_Result_213               (partset       ) [ 000]
p_Result_214               (partset       ) [ 011]
tmp                        (partselect    ) [ 011]
select_ln1581              (select        ) [ 000]
store_ln1581               (store         ) [ 000]
br_ln1586                  (br            ) [ 000]
tmp_48_i                   (nbreadreq     ) [ 011]
br_ln1588                  (br            ) [ 000]
txEng_tcpPkgBuffer4_read   (read          ) [ 011]
tmp_last_V_8               (bitselect     ) [ 010]
br_ln1592                  (br            ) [ 000]
store_ln1594               (store         ) [ 000]
br_ln1595                  (br            ) [ 000]
br_ln1596                  (br            ) [ 000]
br_ln1597                  (br            ) [ 000]
p_0                        (bitconcatenate) [ 000]
write_ln173                (write         ) [ 000]
br_ln1585                  (br            ) [ 000]
write_ln173                (write         ) [ 000]
ret_ln0                    (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="txEng_tcpChecksumFifo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tcpChecksumFifo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="txEng_tcpPkgBuffer4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tcpPkgBuffer4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="txEng_tcpPkgBuffer5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tcpPkgBuffer5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i577.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i65.i577.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i65.i512"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_i_nbreadreq_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_nbreadreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="577" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_49_i/1 tmp_48_i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="checksum_V_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="checksum_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="577" slack="0"/>
<pin id="86" dir="0" index="1" bw="577" slack="0"/>
<pin id="87" dir="1" index="2" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txEng_tcpPkgBuffer4_read_1/1 txEng_tcpPkgBuffer4_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="577" slack="0"/>
<pin id="93" dir="0" index="2" bw="577" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="577" slack="0"/>
<pin id="100" dir="0" index="2" bw="11" slack="0"/>
<pin id="101" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 tmp_last_V_8/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="state_V_load_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_V_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln1543_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="2" slack="0"/>
<pin id="111" dir="0" index="1" bw="2" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1543/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_data_V_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="577" slack="0"/>
<pin id="117" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="p_Result_i_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="0"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="0" index="3" bw="5" slack="0"/>
<pin id="124" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="p_Result_s_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="0" index="3" bw="1" slack="0"/>
<pin id="134" dir="0" index="4" bw="4" slack="0"/>
<pin id="135" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln674_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_Result_213_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="0" index="3" bw="5" slack="0"/>
<pin id="150" dir="0" index="4" bw="5" slack="0"/>
<pin id="151" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_213/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_Result_214_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="512" slack="0"/>
<pin id="159" dir="0" index="1" bw="512" slack="0"/>
<pin id="160" dir="0" index="2" bw="16" slack="0"/>
<pin id="161" dir="0" index="3" bw="9" slack="0"/>
<pin id="162" dir="0" index="4" bw="9" slack="0"/>
<pin id="163" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_214/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="65" slack="0"/>
<pin id="171" dir="0" index="1" bw="577" slack="0"/>
<pin id="172" dir="0" index="2" bw="11" slack="0"/>
<pin id="173" dir="0" index="3" bw="11" slack="0"/>
<pin id="174" dir="1" index="4" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln1581_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="2" slack="0"/>
<pin id="182" dir="0" index="2" bw="2" slack="0"/>
<pin id="183" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1581/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln1581_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="0" index="1" bw="2" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1581/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln1594_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1594/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_0_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="577" slack="0"/>
<pin id="201" dir="0" index="1" bw="65" slack="1"/>
<pin id="202" dir="0" index="2" bw="512" slack="1"/>
<pin id="203" dir="1" index="3" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="icmp_ln1543_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1543 "/>
</bind>
</comp>

<comp id="210" class="1005" name="tmp_i_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_49_i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_49_i "/>
</bind>
</comp>

<comp id="218" class="1005" name="p_Result_214_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="512" slack="1"/>
<pin id="220" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_214 "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="65" slack="1"/>
<pin id="225" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="228" class="1005" name="tmp_48_i_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_48_i "/>
</bind>
</comp>

<comp id="232" class="1005" name="txEng_tcpPkgBuffer4_read_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="577" slack="1"/>
<pin id="234" dir="1" index="1" bw="577" slack="1"/>
</pin_list>
<bind>
<opset="txEng_tcpPkgBuffer4_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="60" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="84" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="84" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="78" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="119" pin="4"/><net_sink comp="129" pin=2"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="129" pin=4"/></net>

<net id="144"><net_src comp="78" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="129" pin="5"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="145" pin=4"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="115" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="145" pin="5"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="157" pin=4"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="84" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="184"><net_src comp="97" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="56" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="58" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="199" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="209"><net_src comp="109" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="62" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="70" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="157" pin="5"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="226"><net_src comp="169" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="231"><net_src comp="70" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="84" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_V | {1 }
	Port: txEng_tcpChecksumFifo | {}
	Port: txEng_tcpPkgBuffer4 | {}
	Port: txEng_tcpPkgBuffer5 | {2 }
 - Input state : 
	Port: insert_checksum<512> : state_V | {1 }
	Port: insert_checksum<512> : txEng_tcpChecksumFifo | {1 }
	Port: insert_checksum<512> : txEng_tcpPkgBuffer4 | {1 }
	Port: insert_checksum<512> : txEng_tcpPkgBuffer5 | {}
  - Chain level:
	State 1
		icmp_ln1543 : 1
		br_ln1543 : 2
		p_Result_s : 1
		p_Result_213 : 2
		p_Result_214 : 3
		select_ln1581 : 1
		store_ln1581 : 2
		br_ln1592 : 1
	State 2
		write_ln173 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln1543_fu_109  |    0    |    8    |
|----------|-----------------------|---------|---------|
|  select  |  select_ln1581_fu_179 |    0    |    2    |
|----------|-----------------------|---------|---------|
| nbreadreq| tmp_i_nbreadreq_fu_62 |    0    |    0    |
|          |  grp_nbreadreq_fu_70  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   read   | checksum_V_read_fu_78 |    0    |    0    |
|          |     grp_read_fu_84    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_90    |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       grp_fu_97       |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   tmp_data_V_fu_115   |    0    |    0    |
|          |   trunc_ln674_fu_141  |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|   p_Result_i_fu_119   |    0    |    0    |
|          |       tmp_fu_169      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   p_Result_s_fu_129   |    0    |    0    |
|  partset |  p_Result_213_fu_145  |    0    |    0    |
|          |  p_Result_214_fu_157  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|       p_0_fu_199      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    10   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|       icmp_ln1543_reg_206      |    1   |
|      p_Result_214_reg_218      |   512  |
|        tmp_48_i_reg_228        |    1   |
|        tmp_49_i_reg_214        |    1   |
|          tmp_i_reg_210         |    1   |
|           tmp_reg_223          |   65   |
|txEng_tcpPkgBuffer4_read_reg_232|   577  |
+--------------------------------+--------+
|              Total             |  1158  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_90 |  p2  |   2  |  577 |  1154  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  1154  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   10   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1158  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1158  |   19   |
+-----------+--------+--------+--------+
