# ttl_74x04 — Hex inverter

| Field         | Value                                              |
| ------------- | -------------------------------------------------- |
| Original part | 74x04 (74LS04, 74HC04, 74AS04, …)                  |
| Function      | Six independent inverters                          |
| Package       | DIP-14                                             |
| Datasheet     | [TI SN74LS04](https://www.ti.com/lit/gpn/sn74ls04) |

## Behavior

```
y[i] = ~a[i]    for i in 0..5
```

## Ports

| Signal | Width | Direction | Description           |
| ------ | ----- | --------- | --------------------- |
| `a`    | [5:0] | in        | Input of each gate    |
| `y`    | [5:0] | out       | Output of each gate   |

## DIP-14 pin mapping

| Pin | Signal | Pin | Signal |
|-----|--------|-----|--------|
| 1   | a[0]   | 14  | Vcc    |
| 2   | y[0]   | 13  | a[5]   |
| 3   | a[1]   | 12  | y[5]   |
| 4   | y[1]   | 11  | a[4]   |
| 5   | a[2]   | 10  | y[4]   |
| 6   | y[2]   | 9   | a[3]   |
| 7   | GND    | 8   | y[3]   |

## What is *not* modeled

- **Pierce-oscillator use.** Wrapping a 74HC04 inverter with a feedback resistor
  and a crystal builds an analog oscillator. The RTL does not oscillate; it is
  pure combinational logic. For FPGA clocks use the device's PLL/MMCM.
- **Open-collector / Schmitt variants.** This is the standard push-pull
  non-Schmitt variant. See `ttl_74x05` (open-collector inverter) and
  `ttl_74x14` (Schmitt-trigger inverter) for those.

## Testbench

Exhaustive 64-vector walk over all 6-bit input patterns.
