#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f7ab5104160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x7f7ab5808200 .param/l "AluOp_ADD" 1 3 9, C4<00000000000000000000000000000000>;
P_0x7f7ab5808240 .param/l "AluOp_AND" 1 3 12, C4<00000000000000000000000000000011>;
P_0x7f7ab5808280 .param/l "AluOp_DIV" 1 3 19, C4<00000000000000000000000000001010>;
P_0x7f7ab58082c0 .param/l "AluOp_MUL" 1 3 18, C4<00000000000000000000000000001001>;
P_0x7f7ab5808300 .param/l "AluOp_OR" 1 3 13, C4<00000000000000000000000000000100>;
P_0x7f7ab5808340 .param/l "AluOp_SLL" 1 3 15, C4<00000000000000000000000000000110>;
P_0x7f7ab5808380 .param/l "AluOp_SRA" 1 3 17, C4<00000000000000000000000000001000>;
P_0x7f7ab58083c0 .param/l "AluOp_SRL" 1 3 16, C4<00000000000000000000000000000111>;
P_0x7f7ab5808400 .param/l "AluOp_SUB" 1 3 10, C4<00000000000000000000000000000001>;
P_0x7f7ab5808440 .param/l "AluOp_SUBU" 1 3 11, C4<00000000000000000000000000000010>;
P_0x7f7ab5808480 .param/l "AluOp_XOR" 1 3 14, C4<00000000000000000000000000000101>;
P_0x7f7ab58084c0 .param/l "InstFormat_I" 1 3 3, +C4<00000000000000000000000000000001>;
P_0x7f7ab5808500 .param/l "InstFormat_R" 1 3 2, +C4<00000000000000000000000000000000>;
P_0x7f7ab5808540 .param/l "InstFormat_S" 1 3 4, +C4<00000000000000000000000000000010>;
P_0x7f7ab5808580 .param/l "InstFormat_SB" 1 3 5, +C4<00000000000000000000000000000011>;
P_0x7f7ab58085c0 .param/l "InstFormat_U" 1 3 6, +C4<00000000000000000000000000000100>;
P_0x7f7ab5808600 .param/l "InstFormat_UJ" 1 3 7, +C4<00000000000000000000000000000101>;
S_0x7f7ab5104a20 .scope module, "dram" "dram" 4 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /OUTPUT 32 "rdata";
L_0x7f7ab5117900 .functor BUFZ 32, L_0x7f7ab5117740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f7ab51151d0_0 .net *"_ivl_0", 31 0, L_0x7f7ab5117740;  1 drivers
v0x7f7ab5115290_0 .net *"_ivl_3", 29 0, L_0x7f7ab5117820;  1 drivers
o0x7f7aa8008098 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7ab5115330_0 .net "addr", 31 0, o0x7f7aa8008098;  0 drivers
o0x7f7aa80080c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7ab51153e0_0 .net "clk", 0 0, o0x7f7aa80080c8;  0 drivers
v0x7f7ab5115480 .array "mem", 1023 0, 31 0;
v0x7f7ab5115560_0 .net "rdata", 31 0, L_0x7f7ab5117900;  1 drivers
o0x7f7aa8008128 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7ab5115610_0 .net "rst", 0 0, o0x7f7aa8008128;  0 drivers
o0x7f7aa8008158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7ab51156b0_0 .net "wdata", 31 0, o0x7f7aa8008158;  0 drivers
o0x7f7aa8008188 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7ab5115760_0 .net "write", 0 0, o0x7f7aa8008188;  0 drivers
E_0x7f7ab51049c0 .event posedge, v0x7f7ab5115610_0, v0x7f7ab51153e0_0;
L_0x7f7ab5117740 .array/port v0x7f7ab5115480, L_0x7f7ab5117820;
L_0x7f7ab5117820 .part o0x7f7aa8008098, 2, 30;
S_0x7f7ab5104f50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 13, 4 13 0, S_0x7f7ab5104a20;
 .timescale -9 -12;
v0x7f7ab5105110_0 .var/i "i", 31 0;
S_0x7f7ab5104c20 .scope module, "imem" "imem" 5 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data";
o0x7f7aa80082d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7ab5115910_0 .net "addr", 31 0, o0x7f7aa80082d8;  0 drivers
o0x7f7aa8008308 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7ab51159d0_0 .net "clk", 0 0, o0x7f7aa8008308;  0 drivers
v0x7f7ab5115a70_0 .var "data", 31 0;
v0x7f7ab5115b00 .array "mem", 1023 0, 31 0;
E_0x7f7ab5115510 .event posedge, v0x7f7ab51159d0_0;
S_0x7f7ab5104de0 .scope module, "regfile_tb" "regfile_tb" 6 3;
 .timescale -9 -12;
v0x7f7ab5117220_0 .var "clk", 0 0;
v0x7f7ab51172b0_0 .var "raddr1", 4 0;
v0x7f7ab5117340_0 .var "raddr2", 4 0;
v0x7f7ab51173d0_0 .net "rdata1", 31 0, L_0x7f7ab5117e80;  1 drivers
v0x7f7ab5117460_0 .net "rdata2", 31 0, L_0x7f7ab51184a0;  1 drivers
v0x7f7ab5117530_0 .var "waddr", 4 0;
v0x7f7ab51175e0_0 .var "wrdata", 31 0;
v0x7f7ab5117690_0 .var "wreg", 0 0;
S_0x7f7ab5115bf0 .scope module, "uut" "regfile" 6 11, 7 2 0, S_0x7f7ab5104de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wreg";
    .port_info 2 /INPUT 5 "waddr";
    .port_info 3 /INPUT 5 "raddr1";
    .port_info 4 /INPUT 5 "raddr2";
    .port_info 5 /INPUT 32 "wrdata";
    .port_info 6 /OUTPUT 32 "rdata1";
    .port_info 7 /OUTPUT 32 "rdata2";
v0x7f7ab5115f20_0 .net *"_ivl_0", 31 0, L_0x7f7ab51179d0;  1 drivers
v0x7f7ab5115fe0_0 .net *"_ivl_10", 6 0, L_0x7f7ab5117d40;  1 drivers
L_0x7f7aa8040098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7ab5116080_0 .net *"_ivl_13", 1 0, L_0x7f7aa8040098;  1 drivers
L_0x7f7aa80400e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7ab5116130_0 .net/2u *"_ivl_14", 31 0, L_0x7f7aa80400e0;  1 drivers
v0x7f7ab51161e0_0 .net *"_ivl_18", 31 0, L_0x7f7ab5118050;  1 drivers
L_0x7f7aa8040128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7ab51162d0_0 .net *"_ivl_21", 26 0, L_0x7f7aa8040128;  1 drivers
L_0x7f7aa8040170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7ab5116380_0 .net/2u *"_ivl_22", 31 0, L_0x7f7aa8040170;  1 drivers
v0x7f7ab5116430_0 .net *"_ivl_24", 0 0, L_0x7f7ab51181b0;  1 drivers
v0x7f7ab51164d0_0 .net *"_ivl_26", 31 0, L_0x7f7ab51182d0;  1 drivers
v0x7f7ab51165e0_0 .net *"_ivl_28", 6 0, L_0x7f7ab5118370;  1 drivers
L_0x7f7aa8040008 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7ab5116690_0 .net *"_ivl_3", 26 0, L_0x7f7aa8040008;  1 drivers
L_0x7f7aa80401b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7ab5116740_0 .net *"_ivl_31", 1 0, L_0x7f7aa80401b8;  1 drivers
L_0x7f7aa8040200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7ab51167f0_0 .net/2u *"_ivl_32", 31 0, L_0x7f7aa8040200;  1 drivers
L_0x7f7aa8040050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7ab51168a0_0 .net/2u *"_ivl_4", 31 0, L_0x7f7aa8040050;  1 drivers
v0x7f7ab5116950_0 .net *"_ivl_6", 0 0, L_0x7f7ab5117b60;  1 drivers
v0x7f7ab51169f0_0 .net *"_ivl_8", 31 0, L_0x7f7ab5117c80;  1 drivers
v0x7f7ab5116aa0_0 .net "clk", 0 0, v0x7f7ab5117220_0;  1 drivers
v0x7f7ab5116c30_0 .net "raddr1", 4 0, v0x7f7ab51172b0_0;  1 drivers
v0x7f7ab5116cc0_0 .net "raddr2", 4 0, v0x7f7ab5117340_0;  1 drivers
v0x7f7ab5116d60_0 .net "rdata1", 31 0, L_0x7f7ab5117e80;  alias, 1 drivers
v0x7f7ab5116e10_0 .net "rdata2", 31 0, L_0x7f7ab51184a0;  alias, 1 drivers
v0x7f7ab5116ec0 .array "registers", 31 0, 31 0;
v0x7f7ab5116f60_0 .net "waddr", 4 0, v0x7f7ab5117530_0;  1 drivers
v0x7f7ab5117010_0 .net "wrdata", 31 0, v0x7f7ab51175e0_0;  1 drivers
v0x7f7ab51170c0_0 .net "wreg", 0 0, v0x7f7ab5117690_0;  1 drivers
E_0x7f7ab5115ec0 .event posedge, v0x7f7ab5116aa0_0;
L_0x7f7ab51179d0 .concat [ 5 27 0 0], v0x7f7ab51172b0_0, L_0x7f7aa8040008;
L_0x7f7ab5117b60 .cmp/ne 32, L_0x7f7ab51179d0, L_0x7f7aa8040050;
L_0x7f7ab5117c80 .array/port v0x7f7ab5116ec0, L_0x7f7ab5117d40;
L_0x7f7ab5117d40 .concat [ 5 2 0 0], v0x7f7ab51172b0_0, L_0x7f7aa8040098;
L_0x7f7ab5117e80 .functor MUXZ 32, L_0x7f7aa80400e0, L_0x7f7ab5117c80, L_0x7f7ab5117b60, C4<>;
L_0x7f7ab5118050 .concat [ 5 27 0 0], v0x7f7ab5117340_0, L_0x7f7aa8040128;
L_0x7f7ab51181b0 .cmp/ne 32, L_0x7f7ab5118050, L_0x7f7aa8040170;
L_0x7f7ab51182d0 .array/port v0x7f7ab5116ec0, L_0x7f7ab5118370;
L_0x7f7ab5118370 .concat [ 5 2 0 0], v0x7f7ab5117340_0, L_0x7f7aa80401b8;
L_0x7f7ab51184a0 .functor MUXZ 32, L_0x7f7aa8040200, L_0x7f7ab51182d0, L_0x7f7ab51181b0, C4<>;
    .scope S_0x7f7ab5104a20;
T_0 ;
    %wait E_0x7f7ab51049c0;
    %load/vec4 v0x7f7ab5115610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0x7f7ab5104f50;
    %jmp t_0;
    .scope S_0x7f7ab5104f50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7ab5105110_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7f7ab5105110_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f7ab5105110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7ab5115480, 0, 4;
    %load/vec4 v0x7f7ab5105110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7ab5105110_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x7f7ab5104a20;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f7ab5115760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7f7ab51156b0_0;
    %load/vec4 v0x7f7ab5115330_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7ab5115480, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f7ab5104c20;
T_1 ;
    %vpi_call/w 5 8 "$readmemb", "imem.txt", v0x7f7ab5115b00 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f7ab5104c20;
T_2 ;
    %wait E_0x7f7ab5115510;
    %load/vec4 v0x7f7ab5115910_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x7f7ab5115b00, 4;
    %assign/vec4 v0x7f7ab5115a70_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f7ab5115bf0;
T_3 ;
    %wait E_0x7f7ab5115ec0;
    %load/vec4 v0x7f7ab51170c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x7f7ab5116f60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f7ab5117010_0;
    %load/vec4 v0x7f7ab5116f60_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f7ab5116ec0, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f7ab5104de0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7ab5117220_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7f7ab5104de0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x7f7ab5117220_0;
    %inv;
    %store/vec4 v0x7f7ab5117220_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f7ab5104de0;
T_6 ;
    %vpi_call/w 6 28 "$dumpfile", "regfile.vcd" {0 0 0};
    %vpi_call/w 6 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f7ab5104de0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7ab5117690_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f7ab5117530_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f7ab51172b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f7ab5117340_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7ab51175e0_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7ab5117690_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7f7ab5117530_0, 0, 5;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0x7f7ab51175e0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7ab5117690_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7f7ab51172b0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call/w 6 52 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "riscv_def.sv";
    "dram.sv";
    "imem.sv";
    "regfile_tb.sv";
    "regfile.sv";
