<?xml version="1.0"?>
<PCBDesignProperties2.6><Layers><Board><BoardOnOff>1</BoardOnOff><BoardState>6</BoardState><BoardSpecificOnOff>1</BoardSpecificOnOff><BoardSpecificState>14</BoardSpecificState><BoardSpecificTransState>1</BoardSpecificTransState><ContourOnOff>1</ContourOnOff><ContourState>14</ContourState><ContourTransState>1</ContourTransState><MountingHolesOnOff>1</MountingHolesOnOff><MountingHolesState>14</MountingHolesState><MountingHolesTransState>1</MountingHolesTransState><ObstructAllVisibility>1</ObstructAllVisibility><ObstructAllState>13</ObstructAllState><ObstructViaVisibility>1</ObstructViaVisibility><ObstructViaState>13</ObstructViaState><ObstructTraceVisibility>1</ObstructTraceVisibility><ObstructTraceState>13</ObstructTraceState><ObstructTraceViaVisibility>1</ObstructTraceViaVisibility><ObstructTraceViaState>13</ObstructTraceViaState><OtherHolesOnOff>0</OtherHolesOnOff><OtherHolesState>13</OtherHolesState><OtherHolesTransState>2</OtherHolesTransState><CavityVisibility>1</CavityVisibility><CavityState>12</CavityState><RouteBorderVisibility>1</RouteBorderVisibility><RouteBorderState>13</RouteBorderState></Board><AllLayers><AllTracesAndPadsOnOff>0</AllTracesAndPadsOnOff><AllTracesAndPadsState>1</AllTracesAndPadsState><AllTracesOnOff>0</AllTracesOnOff><AllTracesState>4</AllTracesState><AllTracesTransState>2</AllTracesTransState><AllPadsOnOff>0</AllPadsOnOff><AllPadsState>4</AllPadsState><AllPadsTransState>2</AllPadsTransState><AllPlanesOnOff>1</AllPlanesOnOff><AllPlanesState>12</AllPlanesState><AllPlanesTransState>2</AllPlanesTransState></AllLayers><Layer1><Start>1</Start><EntireLayerOnOff>1</EntireLayerOnOff><EntireLayerState>4</EntireLayerState><TracesOnOff>1</TracesOnOff><TracesState>4</TracesState><TracesTransState>2</TracesTransState><PadsOnOff>1</PadsOnOff><PadsState>4</PadsState><PadsTransState>2</PadsTransState><PlanesOnOff>1</PlanesOnOff><PlanesState>12</PlanesState><PlanesTransState>2</PlanesTransState><End>0</End></Layer1><Layer2><Start>1</Start><EntireLayerOnOff>1</EntireLayerOnOff><EntireLayerState>4</EntireLayerState><TracesOnOff>1</TracesOnOff><TracesState>4</TracesState><TracesTransState>2</TracesTransState><PadsOnOff>1</PadsOnOff><PadsState>4</PadsState><PadsTransState>2</PadsTransState><PlanesOnOff>1</PlanesOnOff><PlanesState>12</PlanesState><PlanesTransState>2</PlanesTransState><End>0</End></Layer2></Layers><Parts><TopParts><TopAllState>10</TopAllState><TopPlacementState>2</TopPlacementState><TopPlacementTransState>2</TopPlacementTransState></TopParts><BottomParts><BottomAllState>12</BottomAllState><BottomPlacementState>2</BottomPlacementState><BottomPlacementTransState>2</BottomPlacementTransState></BottomParts><TopPlacementObstructs><TopPlacementObsState>6</TopPlacementObsState><TopPlacementObsTransState>0</TopPlacementObsTransState></TopPlacementObstructs><BottomPlacementObstructs><BotPlacementObsState>6</BotPlacementObsState><BotPlacementObsTransState>0</BotPlacementObsTransState></BottomPlacementObstructs><TopBondWires><TopBondWires_State>5</TopBondWires_State><TopBondWires_Visibility>2</TopBondWires_Visibility><TopBondWires_State_BoardLevel>5</TopBondWires_State_BoardLevel><TopBondWires_Visibility_BoardLevel>2</TopBondWires_Visibility_BoardLevel><TopBondWires_State_StackLevel_1>5</TopBondWires_State_StackLevel_1><TopBondWires_Visibility_StackLevel_1>2</TopBondWires_Visibility_StackLevel_1><TopBondWires_State_StackLevel_2>5</TopBondWires_State_StackLevel_2><TopBondWires_Visibility_StackLevel_2>2</TopBondWires_Visibility_StackLevel_2><TopBondWires_State_StackLevel_3>5</TopBondWires_State_StackLevel_3><TopBondWires_Visibility_StackLevel_3>2</TopBondWires_Visibility_StackLevel_3><TopBondWires_State_StackLevel_4>5</TopBondWires_State_StackLevel_4><TopBondWires_Visibility_StackLevel_4>2</TopBondWires_Visibility_StackLevel_4></TopBondWires><BottomBondWires><BottomBondWires_State>5</BottomBondWires_State><BottomBondWires_Visibility>2</BottomBondWires_Visibility><BottomBondWires_State_BoardLevel>5</BottomBondWires_State_BoardLevel><BottomBondWires_Visibility_BoardLevel>2</BottomBondWires_Visibility_BoardLevel><BottomBondWires_State_StackLevel_1>5</BottomBondWires_State_StackLevel_1><BottomBondWires_Visibility_StackLevel_1>2</BottomBondWires_Visibility_StackLevel_1><BottomBondWires_State_StackLevel_2>5</BottomBondWires_State_StackLevel_2><BottomBondWires_Visibility_StackLevel_2>2</BottomBondWires_Visibility_StackLevel_2><BottomBondWires_State_StackLevel_3>5</BottomBondWires_State_StackLevel_3><BottomBondWires_Visibility_StackLevel_3>2</BottomBondWires_Visibility_StackLevel_3><BottomBondWires_State_StackLevel_4>5</BottomBondWires_State_StackLevel_4><BottomBondWires_Visibility_StackLevel_4>2</BottomBondWires_Visibility_StackLevel_4></BottomBondWires><TopDiePins><TopDiePins_State>5</TopDiePins_State><TopDiePins_Visibility>2</TopDiePins_Visibility><TopDiePins_State_BoardLevel>5</TopDiePins_State_BoardLevel><TopDiePins_Visibility_BoardLevel>2</TopDiePins_Visibility_BoardLevel><TopDiePins_State_StackLevel_1>5</TopDiePins_State_StackLevel_1><TopDiePins_Visibility_StackLevel_1>2</TopDiePins_Visibility_StackLevel_1><TopDiePins_State_StackLevel_2>5</TopDiePins_State_StackLevel_2><TopDiePins_Visibility_StackLevel_2>2</TopDiePins_Visibility_StackLevel_2><TopDiePins_State_StackLevel_3>5</TopDiePins_State_StackLevel_3><TopDiePins_Visibility_StackLevel_3>2</TopDiePins_Visibility_StackLevel_3><TopDiePins_State_StackLevel_4>5</TopDiePins_State_StackLevel_4><TopDiePins_Visibility_StackLevel_4>2</TopDiePins_Visibility_StackLevel_4></TopDiePins><BottomDiePins><BottomDiePins_State>5</BottomDiePins_State><BottomDiePins_Visibility>2</BottomDiePins_Visibility><BottomDiePins_State_BoardLevel>5</BottomDiePins_State_BoardLevel><BottomDiePins_Visibility_BoardLevel>2</BottomDiePins_Visibility_BoardLevel><BottomDiePins_State_StackLevel_1>5</BottomDiePins_State_StackLevel_1><BottomDiePins_Visibility_StackLevel_1>2</BottomDiePins_Visibility_StackLevel_1><BottomDiePins_State_StackLevel_2>5</BottomDiePins_State_StackLevel_2><BottomDiePins_Visibility_StackLevel_2>2</BottomDiePins_Visibility_StackLevel_2><BottomDiePins_State_StackLevel_3>5</BottomDiePins_State_StackLevel_3><BottomDiePins_Visibility_StackLevel_3>2</BottomDiePins_Visibility_StackLevel_3><BottomDiePins_State_StackLevel_4>5</BottomDiePins_State_StackLevel_4><BottomDiePins_Visibility_StackLevel_4>2</BottomDiePins_Visibility_StackLevel_4></BottomDiePins><Eps><AllEpsToggle>1</AllEpsToggle><AllEpsState>14</AllEpsState><AllResistiveToggle>1</AllResistiveToggle><AllResistiveState>14</AllResistiveState><AllCapacitiveEpsToggle>1</AllCapacitiveEpsToggle><AllCapacitiveEpsState>14</AllCapacitiveEpsState><AllConductiveEpsToggle>1</AllConductiveEpsToggle><AllConductiveEpsState>14</AllConductiveEpsState></Eps></Parts><AuxilaryGraphicsAndPCBs><AllAuxilaryGraphicsAndPCBsToggle>1</AllAuxilaryGraphicsAndPCBsToggle><AllAuxilaryGraphicsAndPCBsState>5</AllAuxilaryGraphicsAndPCBsState><AuxilaryGraphicsToggle>1</AuxilaryGraphicsToggle><AuxilaryGraphicsState>8</AuxilaryGraphicsState><AuxilaryPCBsToggle>1</AuxilaryPCBsToggle><AuxilaryPCBsState>12</AuxilaryPCBsState></AuxilaryGraphicsAndPCBs><TabExpand><LayerTabExpand><LayerTabExpand>1</LayerTabExpand><LayerTabExpand>1</LayerTabExpand><LayerTabExpand>1</LayerTabExpand><LayerTabExpand>1</LayerTabExpand></LayerTabExpand><PartTabExpand><PartTabExpand>1</PartTabExpand><PartTabExpand>1</PartTabExpand><PartTabExpand>1</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand><PartTabExpand>0</PartTabExpand></PartTabExpand><AssemblyTabExpand><AssemblyTabExpand>1</AssemblyTabExpand><AssemblyTabExpand>1</AssemblyTabExpand><AssemblyTabExpand>1</AssemblyTabExpand></AssemblyTabExpand></TabExpand><RefDes><AllRefDesToggle>1</AllRefDesToggle><AllRefDesSelect>0</AllRefDesSelect><AllRefDesState>2</AllRefDesState><Start>1</Start><RefDesName>U16</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844346</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U17</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844347</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U12</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844342</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U10</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844340</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U11</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844341</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U13</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844343</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U3</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844357</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U2</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844350</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U15</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844345</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U5</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844359</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844339</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U7</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844361</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R3</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844336</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U6</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844360</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U18</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844348</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>C1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844319</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U14</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844344</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U19</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844349</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U20</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844351</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U9</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844363</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U8</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844362</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844334</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U4</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844358</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R4</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844337</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R5</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844338</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>R2</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844335</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>P9</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844333</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>P10</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844323</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>M1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844320</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>M2</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844321</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>P1</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844322</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>P11</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844324</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>P12</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844325</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>P2</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844326</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>P3</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844327</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>P4</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844328</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>P5</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844329</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>P6</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844330</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>P7</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844331</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>P8</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844332</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U21</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844352</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U22</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844353</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U23</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844354</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U24</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844355</UID><RefDesState>2</RefDesState><End>0</End><Start>1</Start><RefDesName>U25</RefDesName><ToggleRefDes>1</ToggleRefDes><UID>1075844356</UID><RefDesState>2</RefDesState><End>0</End></RefDes><Thick><ToggleThickTrace>0</ToggleThickTrace><ToggleThickPad>1</ToggleThickPad></Thick><RenderMode><SelectRenderMode>1</SelectRenderMode></RenderMode></PCBDesignProperties2.6>
