## Platform

- OS: x86_64, macOS 10.14
- VHDL simulator: [GHDL 0.36](https://github.com/ghdl/ghdl)
- Wave viewer: [Gtkwave 3.3.100](http://gtkwave.sourceforge.net/)

## Example

This example is written in the official docs. A simple adder in file `adder.vhdl`:

```vhdl
entity adder is
    port (
        i0, i1 : in bit; 
        ci : in bit;
        s : out bit;
        co : out bit
    );
end adder;

architecture rt1 of adder is
begin
    -- Contains two concurrent assignment.
    -- Compute the sum.
    s <= i0 xor i1 xor ci;
    -- Compute the carry.
    co <= (i0 and i1) or (i0 and ci) or (i1 and ci);
end rt1;

```
To analyse the design:

```bash
$ ghdl -a adder.vhdl
```

Next up we'll need a testbench:

```vhdl
--  adder_tb.vhdl
entity adder_tb is
end adder_tb;

architecture behav of adder_tb is
    --  Declaration of the component that will be instantiated.
    component adder
        port (i0, i1 : in bit; ci : in bit; s : out bit; co : out bit);
    end component;
    --  Specifies which entity is bound with the component.
    for adder_0: adder use entity work.adder;
    signal i0, i1, ci, s, co : bit;
begin
    --  Component instantiation.
    adder_0: adder port map (i0 => i0, i1 => i1, ci => ci,
                            s => s, co => co);

    --  This process does the real job.
    process
        type pattern_type is record
            --  The inputs of the adder.
            i0, i1, ci : bit;
            --  The expected outputs of the adder.
            s, co : bit;
        end record;
        --  The patterns to apply.
        type pattern_array is array (natural range <>) of pattern_type;
        constant patterns : pattern_array :=
        (('0', '0', '0', '0', '0'),
            ('0', '0', '1', '1', '0'),
            ('0', '1', '0', '1', '0'),
            ('0', '1', '1', '0', '1'),
            ('1', '0', '0', '1', '0'),
            ('1', '0', '1', '0', '1'),
            ('1', '1', '0', '0', '1'),
            ('1', '1', '1', '1', '1'));
    begin
        --  Check each pattern.
        for i in patterns'range loop
            --  Set the inputs.
            i0 <= patterns(i).i0;
            i1 <= patterns(i).i1;
            ci <= patterns(i).ci;
            --  Wait for the results.
            wait for 1 ns;
            --  Check the outputs.
            assert s = patterns(i).s
            report "bad sum value" severity error;
            assert co = patterns(i).co
            report "bad carray out value" severity error;
        end loop;
        assert false report "end of test" severity note;
        --  Wait forever; this will finish the simulation.
        wait;
    end process;
end behav;
```

To analyse, elaborate and dump the changes of signal in vcd format:

```bash
$ ghdl -a adder_tb.vhdl # Analyse, or "compile".
$ ghdl -e adder_tb      # Elaborate, or "build an executable". GHDL will automatically find all obj files.
$ ghdl -r adder_tb --vcd=adder.vcd # Simulate and dump vcd.
```

Finally, we can view the waves:

![adder_waves](./adder_waves.png)