$date
	Sun Oct 25 19:38:21 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module confab_tb $end
$var wire 4 ! out_sb [3:0] $end
$var wire 1 " out_lt $end
$var reg 1 # clock $end
$var reg 1 $ in1 $end
$var reg 1 % in2 $end
$var reg 1 & in3 $end
$var reg 1 ' in4 $end
$var reg 1 ( in5 $end
$var reg 4 ) in_sb [3:0] $end
$scope module inst_logic_tile $end
$var wire 1 # clock $end
$var wire 1 $ in1 $end
$var wire 1 % in2 $end
$var wire 1 & in3 $end
$var wire 1 ' in4 $end
$var wire 1 ( in5 $end
$var wire 1 " out $end
$var wire 1 * in $end
$var wire 1 + d $end
$var reg 33 , mem [32:0] $end
$var reg 1 - q $end
$var reg 1 . qbar $end
$upscope $end
$scope module inst_switch_box_4x4 $end
$var wire 4 / in [3:0] $end
$var wire 4 0 out [3:0] $end
$var reg 16 1 configure [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000010000100001 1
bx 0
bx /
x.
x-
b11111111111111111111111111111110 ,
1+
1*
bx )
1(
0'
0&
0%
1$
0#
x"
bx !
$end
#10
1"
1-
0.
1#
#20
0#
1%
#30
1#
#40
0"
0+
0*
0#
0%
0$
#50
0-
1.
1#
#60
0#
b100 )
b100 /
#70
1#
#80
0#
b100 !
b100 0
#90
1#
#100
0#
#110
1#
#120
0#
#130
1#
#140
0#
#150
1#
#160
0#
#170
1#
#180
0#
#190
1#
#200
0#
#210
1#
#220
0#
#230
1#
#240
0#
#250
1#
#260
0#
#270
1#
#280
0#
#290
1#
#300
0#
#310
1#
#320
0#
#330
1#
#340
0#
#350
1#
#360
0#
#370
1#
#380
0#
#390
1#
#400
0#
#410
1#
#420
0#
#430
1#
#440
0#
#450
1#
#460
0#
#470
1#
#480
0#
#490
1#
#500
0#
#510
1#
#520
0#
#530
1#
#540
0#
#550
1#
#560
0#
#570
1#
#580
0#
#590
1#
#600
0#
#610
1#
#620
0#
#630
1#
#640
0#
#650
1#
#660
0#
#670
1#
#680
0#
#690
1#
#700
0#
#710
1#
#720
0#
#730
1#
#740
0#
#750
1#
#760
0#
#770
1#
#780
0#
#790
1#
#800
0#
#810
1#
#820
0#
#830
1#
#840
0#
#850
1#
#860
0#
#870
1#
#880
0#
#890
1#
#900
0#
#910
1#
#920
0#
#930
1#
#940
0#
#950
1#
#960
0#
#970
1#
#980
0#
#990
1#
#1000
0#
