INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/CPU Final/cpu2/cpu2.srcs/sources_1/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/CPU Final/cpu2/cpu2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/CPU Final/cpu2/cpu2.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/CPU Final/cpu2/cpu2.srcs/sources_1/new/muxb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/CPU Final/cpu2/cpu2.srcs/sources_1/new/muxd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/CPU Final/cpu2/cpu2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/CPU Final/cpu2/cpu2.srcs/sim_1/new/cpuTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuTB
