
Selected circuits
===================
 - **Circuit**: 9-bit signed adders (no overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add9se_07Y | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add9se_07Y.v)]  [[C](add9se_07Y.c)] |
| add9se_0CG | 0.098 | 0.20 | 50.00 | 1.27 | 0.5 |  [[Verilog](add9se_0CG.v)]  [[C](add9se_0CG.c)] |
| add9se_079 | 0.25 | 0.59 | 78.12 | 2.92 | 2.6 |  [[Verilog](add9se_079.v)]  [[C](add9se_079.c)] |
| add9se_0DX | 0.47 | 1.37 | 84.38 | 5.20 | 9.0 |  [[Verilog](add9se_0DX.v)]  [[C](add9se_0DX.c)] |
| add9se_0CU | 1.02 | 2.93 | 92.58 | 10.51 | 41 |  [[Verilog](add9se_0CU.v)]  [[C](add9se_0CU.c)] |
| add9se_0AD | 2.23 | 6.84 | 97.44 | 20.67 | 186 |  [[Verilog](add9se_0AD.v)]  [[C](add9se_0AD.c)] |
| add9se_0AY | 4.30 | 13.67 | 98.61 | 38.51 | 729 |  [[Verilog](add9se_0AY.v)]  [[C](add9se_0AY.c)] |
| add9se_0DV | 14.37 | 49.61 | 99.53 | 69.54 | 8574 |  [[Verilog](add9se_0DV.v)]  [[C](add9se_0DV.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, L. Sekanina, Z. Vasicek "Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020

             