$date
	Fri Oct 25 08:15:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Sp4b_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " CLR $end
$var reg 1 # D $end
$var reg 1 $ PR $end
$var reg 1 % clk $end
$scope module uut $end
$var wire 1 " CLR $end
$var wire 1 # D $end
$var wire 1 $ PR $end
$var wire 1 % clk $end
$var wire 4 & Q [3:0] $end
$scope module uut1 $end
$var wire 1 " CLR $end
$var wire 1 # D $end
$var wire 1 $ PR $end
$var wire 1 % clk $end
$var reg 1 ' Q $end
$upscope $end
$scope module uut2 $end
$var wire 1 " CLR $end
$var wire 1 ( D $end
$var wire 1 $ PR $end
$var wire 1 % clk $end
$var reg 1 ) Q $end
$upscope $end
$scope module uut3 $end
$var wire 1 " CLR $end
$var wire 1 * D $end
$var wire 1 $ PR $end
$var wire 1 % clk $end
$var reg 1 + Q $end
$upscope $end
$scope module uut4 $end
$var wire 1 " CLR $end
$var wire 1 , D $end
$var wire 1 $ PR $end
$var wire 1 % clk $end
$var reg 1 - Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
0+
0*
0)
0(
0'
b0 &
0%
1$
x#
0"
b0 !
$end
#10
1%
#20
1(
b1 !
b1 &
1'
0%
1#
1"
#30
1%
#40
1*
b11 !
b11 &
1)
0%
#41
0#
#50
1%
#60
1,
0(
1+
b110 !
b110 &
0'
0%
#62
