<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf
-ucf counter.ucf

</twCmdLine><twDesign>counter.ncd</twDesign><twDesignPath>counter.ncd</twDesignPath><twPCF>counter.pcf</twPCF><twPcfPath>counter.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="cpg196"><twDevName>xc6slx4</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3175 - clk_ext does not clock data from Data&lt;7&gt;</twWarn><twWarn anchorID="3">WARNING:Timing:3225 - Timing constraint COMP &quot;Data&lt;7&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;; ignored during timing analysis</twWarn><twWarn anchorID="4">WARNING:Timing:3175 - clk_ext does not clock data from Data&lt;6&gt;</twWarn><twWarn anchorID="5">WARNING:Timing:3225 - Timing constraint COMP &quot;Data&lt;6&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;; ignored during timing analysis</twWarn><twWarn anchorID="6">WARNING:Timing:3175 - clk_ext does not clock data from Data&lt;5&gt;</twWarn><twWarn anchorID="7">WARNING:Timing:3225 - Timing constraint COMP &quot;Data&lt;5&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;; ignored during timing analysis</twWarn><twWarn anchorID="8">WARNING:Timing:3175 - clk_ext does not clock data from Data&lt;4&gt;</twWarn><twWarn anchorID="9">WARNING:Timing:3225 - Timing constraint COMP &quot;Data&lt;4&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;; ignored during timing analysis</twWarn><twWarn anchorID="10">WARNING:Timing:3175 - clk_ext does not clock data from Data&lt;3&gt;</twWarn><twWarn anchorID="11">WARNING:Timing:3225 - Timing constraint COMP &quot;Data&lt;3&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;; ignored during timing analysis</twWarn><twWarn anchorID="12">WARNING:Timing:3175 - clk_ext does not clock data from Data&lt;2&gt;</twWarn><twWarn anchorID="13">WARNING:Timing:3225 - Timing constraint COMP &quot;Data&lt;2&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;; ignored during timing analysis</twWarn><twWarn anchorID="14">WARNING:Timing:3175 - clk_ext does not clock data from Data&lt;1&gt;</twWarn><twWarn anchorID="15">WARNING:Timing:3225 - Timing constraint COMP &quot;Data&lt;1&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;; ignored during timing analysis</twWarn><twWarn anchorID="16">WARNING:Timing:3175 - clk_ext does not clock data from Data&lt;0&gt;</twWarn><twWarn anchorID="17">WARNING:Timing:3225 - Timing constraint COMP &quot;Data&lt;0&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;; ignored during timing analysis</twWarn><twWarn anchorID="18">WARNING:Timing:3175 - clk_ext does not clock data to OE_L</twWarn><twWarn anchorID="19">WARNING:Timing:3225 - Timing constraint COMP &quot;OE_L&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;; ignored during timing analysis</twWarn><twWarn anchorID="20">WARNING:Timing:3175 - clk_ext does not clock data to RD_L</twWarn><twWarn anchorID="21">WARNING:Timing:3225 - Timing constraint COMP &quot;RD_L&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;; ignored during timing analysis</twWarn><twWarn anchorID="22">WARNING:Timing:3175 - clk_ext does not clock data to SIWU_L</twWarn><twWarn anchorID="23">WARNING:Timing:3225 - Timing constraint COMP &quot;SIWU_L&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;; ignored during timing analysis</twWarn><twWarn anchorID="24">WARNING:Timing:3175 - clk_ext does not clock data from RXF_L</twWarn><twWarn anchorID="25">WARNING:Timing:3225 - Timing constraint COMP &quot;RXF_L&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;; ignored during timing analysis</twWarn><twInfo anchorID="26">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="27">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="28">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="29" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_ext_pin = PERIOD clk_ext_pin 16.666 ns;" ScopeName="">TS_clk_ext_pin = PERIOD TIMEGRP &quot;clk_ext_pin&quot; 16.666 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_ext_pin = PERIOD TIMEGRP &quot;clk_ext_pin&quot; 16.666 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="8.666" period="16.666" constraintValue="8.333" deviceLimit="4.000" physResource="my_dcm/dcm_sp_inst/CLKIN" logResource="my_dcm/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="my_dcm/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="32" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="8.666" period="16.666" constraintValue="8.333" deviceLimit="4.000" physResource="my_dcm/dcm_sp_inst/CLKIN" logResource="my_dcm/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="my_dcm/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tdcmper_CLKIN" slack="12.666" period="16.666" constraintValue="16.666" deviceLimit="4.000" freqLimit="250.000" physResource="my_dcm/dcm_sp_inst/CLKIN" logResource="my_dcm/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="my_dcm/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_ext_pin = PERIOD clk_ext_pin 16.666 ns;" ScopeName="">TS_my_dcm_clk0 = PERIOD TIMEGRP &quot;my_dcm_clk0&quot; TS_clk_ext_pin HIGH 50%;</twConstName><twItemCnt>628</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>422</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.689</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y6.ENB), 3 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.977</twSlack><twSrc BELType="FF">state</twSrc><twDest BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>5.569</twTotPathDel><twClkSkew dest = "0.642" src = "0.627">-0.015</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>state</twComp><twBEL>state</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>state</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y6.ENB</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.768</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y6.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>4.540</twRouteDel><twTotDel>5.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_60</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.916</twSlack><twSrc BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.596</twTotPathDel><twClkSkew dest = "0.730" src = "0.749">0.019</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>SLICE_X3Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y47.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y6.ENB</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.768</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y6.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>3.662</twRouteDel><twTotDel>4.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_60</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.113</twSlack><twSrc BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twSrc><twDest BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>3.331</twTotPathDel><twClkSkew dest = "0.730" src = "0.817">0.087</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>SLICE_X2Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y6.ENB</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.768</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y6.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>2.302</twRouteDel><twTotDel>3.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_60</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y8.ENB), 3 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.251</twSlack><twSrc BELType="FF">state</twSrc><twDest BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>5.291</twTotPathDel><twClkSkew dest = "0.731" src = "0.720">-0.011</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>state</twComp><twBEL>state</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>state</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.ENB</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y8.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>4.262</twRouteDel><twTotDel>5.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_60</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.207</twSlack><twSrc BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.318</twTotPathDel><twClkSkew dest = "0.338" src = "0.344">0.006</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>SLICE_X3Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y47.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.ENB</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y8.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>3.384</twRouteDel><twTotDel>4.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_60</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.397</twSlack><twSrc BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twSrc><twDest BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>3.053</twTotPathDel><twClkSkew dest = "0.643" src = "0.724">0.081</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>SLICE_X2Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.ENB</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y8.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>2.024</twRouteDel><twTotDel>3.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_60</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y10.ENB), 3 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.492</twSlack><twSrc BELType="FF">state</twSrc><twDest BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>5.043</twTotPathDel><twClkSkew dest = "0.724" src = "0.720">-0.004</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>state</twComp><twBEL>state</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>state</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ENB</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>4.014</twRouteDel><twTotDel>5.043</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_60</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.448</twSlack><twSrc BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.070</twTotPathDel><twClkSkew dest = "0.331" src = "0.344">0.013</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>SLICE_X3Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y47.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ENB</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>3.136</twRouteDel><twTotDel>4.070</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_60</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.638</twSlack><twSrc BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twSrc><twDest BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>2.805</twTotPathDel><twClkSkew dest = "0.636" src = "0.724">0.088</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>SLICE_X2Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ENB</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>1.776</twRouteDel><twTotDel>2.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_60</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_my_dcm_clk0 = PERIOD TIMEGRP &quot;my_dcm_clk0&quot; TS_clk_ext_pin HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (SLICE_X1Y47.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.169</twSlack><twSrc BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10</twSrc><twDest BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10</twDest><twTotPathDel>0.851</twTotPathDel><twClkSkew dest = "1.193" src = "0.856">-0.337</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10</twSrc><twDest BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_30</twSrcClk><twPathDel><twSite>SLICE_X1Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;13&gt;</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.594</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;11&gt;</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.594</twRouteDel><twTotDel>0.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12 (SLICE_X1Y47.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.300</twSlack><twSrc BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12</twSrc><twDest BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12</twDest><twTotPathDel>0.982</twTotPathDel><twClkSkew dest = "1.193" src = "0.856">-0.337</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12</twSrc><twDest BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_30</twSrcClk><twPathDel><twSite>SLICE_X1Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;13&gt;</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.629</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;11&gt;</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;12&gt;_rt</twBEL><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.629</twRouteDel><twTotDel>0.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13 (SLICE_X1Y47.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.341</twSlack><twSrc BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_13</twSrc><twDest BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13</twDest><twTotPathDel>1.023</twTotPathDel><twClkSkew dest = "1.193" src = "0.856">-0.337</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_13</twSrc><twDest BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_30</twSrcClk><twPathDel><twSite>SLICE_X1Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;13&gt;</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.670</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;11&gt;</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;13&gt;_rt</twBEL><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.670</twRouteDel><twTotDel>1.023</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_my_dcm_clk0 = PERIOD TIMEGRP &quot;my_dcm_clk0&quot; TS_clk_ext_pin HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y6.CLKB" clockNet="clk_60"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y8.CLKB" clockNet="clk_60"/><twPinLimit anchorID="62" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y14.CLKB" clockNet="clk_60"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_ext_pin = PERIOD clk_ext_pin 16.666 ns;" ScopeName="">TS_my_dcm_clkdv = PERIOD TIMEGRP &quot;my_dcm_clkdv&quot; TS_clk_ext_pin * 2 HIGH 50%;</twConstName><twItemCnt>774</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>521</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.092</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.WEA1), 2 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.120</twSlack><twSrc BELType="FF">state</twSrc><twDest BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>5.595</twTotPathDel><twClkSkew dest = "1.782" src = "2.388">0.606</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_60</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>state</twComp><twBEL>state</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.030</twDelInfo><twComp>state</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1&lt;0&gt;_inv</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.WEA1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i12</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y20.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.114</twLogDel><twRouteDel>4.481</twRouteDel><twTotDel>5.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.332">clk_30</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.314</twSlack><twSrc BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.901</twTotPathDel><twClkSkew dest = "0.783" src = "0.715">-0.068</twClkSkew><twDelConst>33.332</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_30</twSrcClk><twPathDel><twSite>SLICE_X7Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1&lt;0&gt;_inv</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.WEA1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i12</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y20.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.019</twLogDel><twRouteDel>3.882</twRouteDel><twTotDel>4.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.332">clk_30</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.WEA2), 2 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.120</twSlack><twSrc BELType="FF">state</twSrc><twDest BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>5.595</twTotPathDel><twClkSkew dest = "1.782" src = "2.388">0.606</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_60</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>state</twComp><twBEL>state</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.030</twDelInfo><twComp>state</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1&lt;0&gt;_inv</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.WEA2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i12</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y20.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.114</twLogDel><twRouteDel>4.481</twRouteDel><twTotDel>5.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.332">clk_30</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.314</twSlack><twSrc BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.901</twTotPathDel><twClkSkew dest = "0.783" src = "0.715">-0.068</twClkSkew><twDelConst>33.332</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_30</twSrcClk><twPathDel><twSite>SLICE_X7Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1&lt;0&gt;_inv</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.WEA2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i12</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y20.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.019</twLogDel><twRouteDel>3.882</twRouteDel><twTotDel>4.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.332">clk_30</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.WEA3), 2 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.120</twSlack><twSrc BELType="FF">state</twSrc><twDest BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>5.595</twTotPathDel><twClkSkew dest = "1.782" src = "2.388">0.606</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_60</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>state</twComp><twBEL>state</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.030</twDelInfo><twComp>state</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1&lt;0&gt;_inv</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.WEA3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i12</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y20.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.114</twLogDel><twRouteDel>4.481</twRouteDel><twTotDel>5.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.332">clk_30</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.314</twSlack><twSrc BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.901</twTotPathDel><twClkSkew dest = "0.783" src = "0.715">-0.068</twClkSkew><twDelConst>33.332</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_30</twSrcClk><twPathDel><twSite>SLICE_X7Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1&lt;0&gt;_inv</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.WEA3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i12</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y20.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.019</twLogDel><twRouteDel>3.882</twRouteDel><twTotDel>4.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.332">clk_30</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_my_dcm_clkdv = PERIOD TIMEGRP &quot;my_dcm_clkdv&quot; TS_clk_ext_pin * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (SLICE_X3Y33.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5</twSrc><twDest BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5</twDest><twTotPathDel>0.717</twTotPathDel><twClkSkew dest = "1.121" src = "0.776">-0.345</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5</twSrc><twDest BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.332">clk_60</twSrcClk><twPathDel><twSite>SLICE_X4Y33.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;6&gt;</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y33.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.392</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y33.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;7&gt;</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5</twBEL></twPathDel><twLogDel>0.325</twLogDel><twRouteDel>0.392</twRouteDel><twTotDel>0.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.332">clk_30</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X7Y26.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.231</twSlack><twSrc BELType="FF">state</twSrc><twDest BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twTotPathDel>0.907</twTotPathDel><twClkSkew dest = "1.084" src = "0.753">-0.331</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>state</twSrc><twDest BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.332">clk_60</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>state</twComp><twBEL>state</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.458</twDelInfo><twComp>state</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_243_o_MUX_23_o11</twBEL><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.458</twRouteDel><twTotDel>0.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.332">clk_30</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (SLICE_X6Y26.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="FF">state</twSrc><twDest BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twDest><twTotPathDel>0.915</twTotPathDel><twClkSkew dest = "1.084" src = "0.753">-0.331</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>state</twSrc><twDest BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.332">clk_60</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>state</twComp><twBEL>state</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>state</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>state</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.390</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;3&gt;</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>0.633</twRouteDel><twTotDel>0.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.332">clk_30</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.142</twSlack><twSrc BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twDest><twTotPathDel>1.144</twTotPathDel><twClkSkew dest = "0.041" src = "0.039">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.332">clk_30</twSrcClk><twPathDel><twSite>SLICE_X7Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>state</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.390</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;3&gt;</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.898</twRouteDel><twTotDel>1.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.332">clk_30</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="84"><twPinLimitBanner>Component Switching Limit Checks: TS_my_dcm_clkdv = PERIOD TIMEGRP &quot;my_dcm_clkdv&quot; TS_clk_ext_pin * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="29.762" period="33.332" constraintValue="33.332" deviceLimit="3.570" freqLimit="280.112" physResource="fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y6.CLKA" clockNet="clk_30"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="29.762" period="33.332" constraintValue="33.332" deviceLimit="3.570" freqLimit="280.112" physResource="fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y8.CLKA" clockNet="clk_30"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="29.762" period="33.332" constraintValue="33.332" deviceLimit="3.570" freqLimit="280.112" physResource="fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y14.CLKA" clockNet="clk_30"/></twPinLimitRpt></twConst><twConst anchorID="88" twConstType="OFFSETINDELAY" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;TXE_L&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE &quot;clk_ext&quot;;" ScopeName="">COMP &quot;TXE_L&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.243</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state (SLICE_X8Y26.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstOffIn anchorID="90" twDataPathType="twDataPathMaxDelay"><twSlack>4.757</twSlack><twSrc BELType="PAD">TXE_L</twSrc><twDest BELType="FF">state</twDest><twClkDel>1.534</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>state</twClkDest><twOff>9.000</twOff><twOffSrc>TXE_L</twOffSrc><twOffDest>clk_ext</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>TXE_L</twSrc><twDest BELType='FF'>state</twDest><twLogLvls>1</twLogLvls><twSrcSite>L13.PAD</twSrcSite><twPathDel><twSite>L13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.590</twDelInfo><twComp>TXE_L</twComp><twBEL>TXE_L</twBEL><twBEL>TXE_L_IBUF</twBEL><twBEL>ProtoComp42.IINV</twBEL><twBEL>ProtoComp42.IMUX</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.827</twDelInfo><twComp>nxt_state</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.085</twDelInfo><twComp>state</twComp><twBEL>state</twBEL></twPathDel><twLogDel>1.675</twLogDel><twRouteDel>3.827</twRouteDel><twTotDel>5.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='FF'>state</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.387</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.130</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-3.410</twLogDel><twRouteDel>4.944</twRouteDel><twTotDel>1.534</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;TXE_L&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state (SLICE_X8Y26.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstOffIn anchorID="92" twDataPathType="twDataPathMinDelay"><twSlack>1.797</twSlack><twSrc BELType="PAD">TXE_L</twSrc><twDest BELType="FF">state</twDest><twClkDel>1.078</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>state</twClkDest><twOff>0.500</twOff><twOffSrc>TXE_L</twOffSrc><twOffDest>clk_ext</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>TXE_L</twSrc><twDest BELType='FF'>state</twDest><twLogLvls>1</twLogLvls><twSrcSite>L13.PAD</twSrcSite><twPathDel><twSite>L13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>TXE_L</twComp><twBEL>TXE_L</twBEL><twBEL>TXE_L_IBUF</twBEL><twBEL>ProtoComp42.IINV</twBEL><twBEL>ProtoComp42.IMUX</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.836</twDelInfo><twComp>nxt_state</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>state</twComp><twBEL>state</twBEL></twPathDel><twLogDel>0.814</twLogDel><twRouteDel>1.836</twRouteDel><twTotDel>2.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='FF'>state</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.678</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-1.598</twLogDel><twRouteDel>2.676</twRouteDel><twTotDel>1.078</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="93" twConstType="OFFSETINDELAY" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;Data&lt;7&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE &quot;clk_ext&quot;;" ScopeName="">COMP &quot;Data&lt;7&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="94" twConstType="OFFSETOUTDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;Data&lt;7&gt;&quot; OFFSET = OUT 8.666 ns AFTER &quot;clk_ext&quot;;" ScopeName="">COMP &quot;Data&lt;7&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>10.237</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Data&lt;7&gt; (H13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstOffOut anchorID="96" twDataPathType="twDataPathMaxDelay"><twSlack>-1.571</twSlack><twSrc BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="PAD">Data&lt;7&gt;</twDest><twClkDel>2.145</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twDataDel>7.817</twDataDel><twDataSrc>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDataSrc><twDataDest>Data&lt;7&gt;</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>Data&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.779</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.034</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y6.CLKB</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-4.078</twLogDel><twRouteDel>6.223</twRouteDel><twTotDel>2.145</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='PAD'>Data&lt;7&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>H13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.735</twDelInfo><twComp>Data_7_OBUF</twComp></twPathDel><twPathDel><twSite>H13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Data&lt;7&gt;</twComp><twBEL>Data_7_OBUF</twBEL><twBEL>Data&lt;7&gt;</twBEL></twPathDel><twLogDel>4.082</twLogDel><twRouteDel>3.735</twRouteDel><twTotDel>7.817</twTotDel><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;Data&lt;7&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Data&lt;7&gt; (H13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstOffOut anchorID="98" twDataPathType="twDataPathMinDelay"><twSlack>4.255</twSlack><twSrc BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="PAD">Data&lt;7&gt;</twDest><twClkDel>0.561</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twDataDel>3.969</twDataDel><twDataSrc>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDataSrc><twDataDest>Data&lt;7&gt;</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>Data&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.655</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y6.CLKB</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-1.711</twLogDel><twRouteDel>2.272</twRouteDel><twTotDel>0.561</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='PAD'>Data&lt;7&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>H13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>Data_7_OBUF</twComp></twPathDel><twPathDel><twSite>H13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>Data&lt;7&gt;</twComp><twBEL>Data_7_OBUF</twBEL><twBEL>Data&lt;7&gt;</twBEL></twPathDel><twLogDel>1.971</twLogDel><twRouteDel>1.998</twRouteDel><twTotDel>3.969</twTotDel><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="99" twConstType="OFFSETINDELAY" ><twConstHead uID="7"><twConstName UCFConstName="NET &quot;Data&lt;6&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE &quot;clk_ext&quot;;" ScopeName="">COMP &quot;Data&lt;6&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="100" twConstType="OFFSETOUTDELAY" ><twConstHead uID="8"><twConstName UCFConstName="NET &quot;Data&lt;6&gt;&quot; OFFSET = OUT 8.666 ns AFTER &quot;clk_ext&quot;;" ScopeName="">COMP &quot;Data&lt;6&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>10.140</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Data&lt;6&gt; (F14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstOffOut anchorID="102" twDataPathType="twDataPathMaxDelay"><twSlack>-1.474</twSlack><twSrc BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="PAD">Data&lt;6&gt;</twDest><twClkDel>2.146</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twDataDel>7.719</twDataDel><twDataSrc>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDataSrc><twDataDest>Data&lt;6&gt;</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>Data&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.779</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.034</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.CLKB</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-4.078</twLogDel><twRouteDel>6.224</twRouteDel><twTotDel>2.146</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='PAD'>Data&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y8.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>RAMB16_X0Y8.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>F14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.637</twDelInfo><twComp>Data_6_OBUF</twComp></twPathDel><twPathDel><twSite>F14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Data&lt;6&gt;</twComp><twBEL>Data_6_OBUF</twBEL><twBEL>Data&lt;6&gt;</twBEL></twPathDel><twLogDel>4.082</twLogDel><twRouteDel>3.637</twRouteDel><twTotDel>7.719</twTotDel><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;Data&lt;6&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Data&lt;6&gt; (F14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstOffOut anchorID="104" twDataPathType="twDataPathMinDelay"><twSlack>4.180</twSlack><twSrc BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="PAD">Data&lt;6&gt;</twDest><twClkDel>0.562</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twDataDel>3.893</twDataDel><twDataSrc>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDataSrc><twDataDest>Data&lt;6&gt;</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>Data&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.655</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.CLKB</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-1.711</twLogDel><twRouteDel>2.273</twRouteDel><twTotDel>0.562</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='PAD'>Data&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y8.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>RAMB16_X0Y8.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>F14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.922</twDelInfo><twComp>Data_6_OBUF</twComp></twPathDel><twPathDel><twSite>F14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>Data&lt;6&gt;</twComp><twBEL>Data_6_OBUF</twBEL><twBEL>Data&lt;6&gt;</twBEL></twPathDel><twLogDel>1.971</twLogDel><twRouteDel>1.922</twRouteDel><twTotDel>3.893</twTotDel><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="105" twConstType="OFFSETINDELAY" ><twConstHead uID="9"><twConstName UCFConstName="NET &quot;Data&lt;5&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE &quot;clk_ext&quot;;" ScopeName="">COMP &quot;Data&lt;5&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="106" twConstType="OFFSETOUTDELAY" ><twConstHead uID="10"><twConstName UCFConstName="NET &quot;Data&lt;5&gt;&quot; OFFSET = OUT 8.666 ns AFTER &quot;clk_ext&quot;;" ScopeName="">COMP &quot;Data&lt;5&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>10.636</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Data&lt;5&gt; (F13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstOffOut anchorID="108" twDataPathType="twDataPathMaxDelay"><twSlack>-1.970</twSlack><twSrc BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="PAD">Data&lt;5&gt;</twDest><twClkDel>2.145</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twDataDel>8.216</twDataDel><twDataSrc>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDataSrc><twDataDest>Data&lt;5&gt;</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>Data&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.779</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.034</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y14.CLKB</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-4.078</twLogDel><twRouteDel>6.223</twRouteDel><twTotDel>2.145</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='PAD'>Data&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>RAMB16_X0Y14.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>F13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.134</twDelInfo><twComp>Data_5_OBUF</twComp></twPathDel><twPathDel><twSite>F13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Data&lt;5&gt;</twComp><twBEL>Data_5_OBUF</twBEL><twBEL>Data&lt;5&gt;</twBEL></twPathDel><twLogDel>4.082</twLogDel><twRouteDel>4.134</twRouteDel><twTotDel>8.216</twTotDel><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;Data&lt;5&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Data&lt;5&gt; (F13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstOffOut anchorID="110" twDataPathType="twDataPathMinDelay"><twSlack>4.465</twSlack><twSrc BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="PAD">Data&lt;5&gt;</twDest><twClkDel>0.561</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twDataDel>4.179</twDataDel><twDataSrc>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDataSrc><twDataDest>Data&lt;5&gt;</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>Data&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.655</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y14.CLKB</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-1.711</twLogDel><twRouteDel>2.272</twRouteDel><twTotDel>0.561</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='PAD'>Data&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>RAMB16_X0Y14.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>F13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.208</twDelInfo><twComp>Data_5_OBUF</twComp></twPathDel><twPathDel><twSite>F13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>Data&lt;5&gt;</twComp><twBEL>Data_5_OBUF</twBEL><twBEL>Data&lt;5&gt;</twBEL></twPathDel><twLogDel>1.971</twLogDel><twRouteDel>2.208</twRouteDel><twTotDel>4.179</twTotDel><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="111" twConstType="OFFSETINDELAY" ><twConstHead uID="11"><twConstName UCFConstName="NET &quot;Data&lt;4&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE &quot;clk_ext&quot;;" ScopeName="">COMP &quot;Data&lt;4&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="112" twConstType="OFFSETOUTDELAY" ><twConstHead uID="12"><twConstName UCFConstName="NET &quot;Data&lt;4&gt;&quot; OFFSET = OUT 8.666 ns AFTER &quot;clk_ext&quot;;" ScopeName="">COMP &quot;Data&lt;4&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>10.178</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Data&lt;4&gt; (G14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstOffOut anchorID="114" twDataPathType="twDataPathMaxDelay"><twSlack>-1.512</twSlack><twSrc BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="PAD">Data&lt;4&gt;</twDest><twClkDel>2.137</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twDataDel>7.766</twDataDel><twDataSrc>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDataSrc><twDataDest>Data&lt;4&gt;</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>Data&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.779</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.034</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKB</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.437</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-4.078</twLogDel><twRouteDel>6.215</twRouteDel><twTotDel>2.137</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='PAD'>Data&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y12.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>RAMB16_X0Y12.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>G14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.684</twDelInfo><twComp>Data_4_OBUF</twComp></twPathDel><twPathDel><twSite>G14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Data&lt;4&gt;</twComp><twBEL>Data_4_OBUF</twBEL><twBEL>Data&lt;4&gt;</twBEL></twPathDel><twLogDel>4.082</twLogDel><twRouteDel>3.684</twRouteDel><twTotDel>7.766</twTotDel><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;Data&lt;4&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Data&lt;4&gt; (G14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstOffOut anchorID="116" twDataPathType="twDataPathMinDelay"><twSlack>4.216</twSlack><twSrc BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="PAD">Data&lt;4&gt;</twDest><twClkDel>0.553</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twDataDel>3.938</twDataDel><twDataSrc>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDataSrc><twDataDest>Data&lt;4&gt;</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>Data&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.655</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKB</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-1.711</twLogDel><twRouteDel>2.264</twRouteDel><twTotDel>0.553</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='PAD'>Data&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y12.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>RAMB16_X0Y12.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>G14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.967</twDelInfo><twComp>Data_4_OBUF</twComp></twPathDel><twPathDel><twSite>G14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>Data&lt;4&gt;</twComp><twBEL>Data_4_OBUF</twBEL><twBEL>Data&lt;4&gt;</twBEL></twPathDel><twLogDel>1.971</twLogDel><twRouteDel>1.967</twRouteDel><twTotDel>3.938</twTotDel><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="117" twConstType="OFFSETINDELAY" ><twConstHead uID="13"><twConstName UCFConstName="NET &quot;Data&lt;3&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE &quot;clk_ext&quot;;" ScopeName="">COMP &quot;Data&lt;3&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="118" twConstType="OFFSETOUTDELAY" ><twConstHead uID="14"><twConstName UCFConstName="NET &quot;Data&lt;3&gt;&quot; OFFSET = OUT 8.666 ns AFTER &quot;clk_ext&quot;;" ScopeName="">COMP &quot;Data&lt;3&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>10.119</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Data&lt;3&gt; (G13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstOffOut anchorID="120" twDataPathType="twDataPathMaxDelay"><twSlack>-1.453</twSlack><twSrc BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="PAD">Data&lt;3&gt;</twDest><twClkDel>2.139</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twDataDel>7.705</twDataDel><twDataSrc>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDataSrc><twDataDest>Data&lt;3&gt;</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>Data&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.779</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.034</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKB</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.439</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-4.078</twLogDel><twRouteDel>6.217</twRouteDel><twTotDel>2.139</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='PAD'>Data&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y10.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>RAMB16_X0Y10.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>G13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.623</twDelInfo><twComp>Data_3_OBUF</twComp></twPathDel><twPathDel><twSite>G13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Data&lt;3&gt;</twComp><twBEL>Data_3_OBUF</twBEL><twBEL>Data&lt;3&gt;</twBEL></twPathDel><twLogDel>4.082</twLogDel><twRouteDel>3.623</twRouteDel><twTotDel>7.705</twTotDel><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;Data&lt;3&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Data&lt;3&gt; (G13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstOffOut anchorID="122" twDataPathType="twDataPathMinDelay"><twSlack>4.160</twSlack><twSrc BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="PAD">Data&lt;3&gt;</twDest><twClkDel>0.555</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twDataDel>3.880</twDataDel><twDataSrc>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDataSrc><twDataDest>Data&lt;3&gt;</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>Data&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.655</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKB</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-1.711</twLogDel><twRouteDel>2.266</twRouteDel><twTotDel>0.555</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='PAD'>Data&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y10.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>RAMB16_X0Y10.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>G13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.909</twDelInfo><twComp>Data_3_OBUF</twComp></twPathDel><twPathDel><twSite>G13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>Data&lt;3&gt;</twComp><twBEL>Data_3_OBUF</twBEL><twBEL>Data&lt;3&gt;</twBEL></twPathDel><twLogDel>1.971</twLogDel><twRouteDel>1.909</twRouteDel><twTotDel>3.880</twTotDel><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="123" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="NET &quot;Data&lt;2&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE &quot;clk_ext&quot;;" ScopeName="">COMP &quot;Data&lt;2&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="124" twConstType="OFFSETOUTDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET &quot;Data&lt;2&gt;&quot; OFFSET = OUT 8.666 ns AFTER &quot;clk_ext&quot;;" ScopeName="">COMP &quot;Data&lt;2&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>10.195</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Data&lt;2&gt; (E14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstOffOut anchorID="126" twDataPathType="twDataPathMaxDelay"><twSlack>-1.529</twSlack><twSrc BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="PAD">Data&lt;2&gt;</twDest><twClkDel>2.201</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twDataDel>7.719</twDataDel><twDataSrc>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDataSrc><twDataDest>Data&lt;2&gt;</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>Data&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.779</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.034</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y18.CLKB</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-4.078</twLogDel><twRouteDel>6.279</twRouteDel><twTotDel>2.201</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='PAD'>Data&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y18.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>RAMB16_X0Y18.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>E14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.637</twDelInfo><twComp>Data_2_OBUF</twComp></twPathDel><twPathDel><twSite>E14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Data&lt;2&gt;</twComp><twBEL>Data_2_OBUF</twBEL><twBEL>Data&lt;2&gt;</twBEL></twPathDel><twLogDel>4.082</twLogDel><twRouteDel>3.637</twRouteDel><twTotDel>7.719</twTotDel><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;Data&lt;2&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Data&lt;2&gt; (E14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstOffOut anchorID="128" twDataPathType="twDataPathMinDelay"><twSlack>4.235</twSlack><twSrc BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="PAD">Data&lt;2&gt;</twDest><twClkDel>0.617</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twDataDel>3.893</twDataDel><twDataSrc>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDataSrc><twDataDest>Data&lt;2&gt;</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>Data&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.655</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y18.CLKB</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-1.711</twLogDel><twRouteDel>2.328</twRouteDel><twTotDel>0.617</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='PAD'>Data&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y18.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>RAMB16_X0Y18.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>E14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.922</twDelInfo><twComp>Data_2_OBUF</twComp></twPathDel><twPathDel><twSite>E14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>Data&lt;2&gt;</twComp><twBEL>Data_2_OBUF</twBEL><twBEL>Data&lt;2&gt;</twBEL></twPathDel><twLogDel>1.971</twLogDel><twRouteDel>1.922</twRouteDel><twTotDel>3.893</twTotDel><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="129" twConstType="OFFSETINDELAY" ><twConstHead uID="17"><twConstName UCFConstName="NET &quot;Data&lt;1&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE &quot;clk_ext&quot;;" ScopeName="">COMP &quot;Data&lt;1&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="130" twConstType="OFFSETOUTDELAY" ><twConstHead uID="18"><twConstName UCFConstName="NET &quot;Data&lt;1&gt;&quot; OFFSET = OUT 8.666 ns AFTER &quot;clk_ext&quot;;" ScopeName="">COMP &quot;Data&lt;1&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>10.456</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Data&lt;1&gt; (E13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstOffOut anchorID="132" twDataPathType="twDataPathMaxDelay"><twSlack>-1.790</twSlack><twSrc BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="PAD">Data&lt;1&gt;</twDest><twClkDel>2.208</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twDataDel>7.973</twDataDel><twDataSrc>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDataSrc><twDataDest>Data&lt;1&gt;</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>Data&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.779</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.034</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y16.CLKB</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.508</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-4.078</twLogDel><twRouteDel>6.286</twRouteDel><twTotDel>2.208</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='PAD'>Data&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y16.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>RAMB16_X0Y16.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>E13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.891</twDelInfo><twComp>Data_1_OBUF</twComp></twPathDel><twPathDel><twSite>E13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Data&lt;1&gt;</twComp><twBEL>Data_1_OBUF</twBEL><twBEL>Data&lt;1&gt;</twBEL></twPathDel><twLogDel>4.082</twLogDel><twRouteDel>3.891</twRouteDel><twTotDel>7.973</twTotDel><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;Data&lt;1&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Data&lt;1&gt; (E13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstOffOut anchorID="134" twDataPathType="twDataPathMinDelay"><twSlack>4.396</twSlack><twSrc BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="PAD">Data&lt;1&gt;</twDest><twClkDel>0.624</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twDataDel>4.047</twDataDel><twDataSrc>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDataSrc><twDataDest>Data&lt;1&gt;</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>Data&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.655</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y16.CLKB</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-1.711</twLogDel><twRouteDel>2.335</twRouteDel><twTotDel>0.624</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='PAD'>Data&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y16.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>RAMB16_X0Y16.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>E13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.076</twDelInfo><twComp>Data_1_OBUF</twComp></twPathDel><twPathDel><twSite>E13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>Data&lt;1&gt;</twComp><twBEL>Data_1_OBUF</twBEL><twBEL>Data&lt;1&gt;</twBEL></twPathDel><twLogDel>1.971</twLogDel><twRouteDel>2.076</twRouteDel><twTotDel>4.047</twTotDel><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="135" twConstType="OFFSETINDELAY" ><twConstHead uID="19"><twConstName UCFConstName="NET &quot;Data&lt;0&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE &quot;clk_ext&quot;;" ScopeName="">COMP &quot;Data&lt;0&gt;&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="136" twConstType="OFFSETOUTDELAY" ><twConstHead uID="20"><twConstName UCFConstName="NET &quot;Data&lt;0&gt;&quot; OFFSET = OUT 8.666 ns AFTER &quot;clk_ext&quot;;" ScopeName="">COMP &quot;Data&lt;0&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>10.034</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Data&lt;0&gt; (D14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstOffOut anchorID="138" twDataPathType="twDataPathMaxDelay"><twSlack>-1.368</twSlack><twSrc BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="PAD">Data&lt;0&gt;</twDest><twClkDel>2.198</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twDataDel>7.561</twDataDel><twDataSrc>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDataSrc><twDataDest>Data&lt;0&gt;</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>Data&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.779</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.034</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.CLKB</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.498</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-4.078</twLogDel><twRouteDel>6.276</twRouteDel><twTotDel>2.198</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='PAD'>Data&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y20.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>RAMB16_X0Y20.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>D14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.479</twDelInfo><twComp>Data_0_OBUF</twComp></twPathDel><twPathDel><twSite>D14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Data&lt;0&gt;</twComp><twBEL>Data_0_OBUF</twBEL><twBEL>Data&lt;0&gt;</twBEL></twPathDel><twLogDel>4.082</twLogDel><twRouteDel>3.479</twRouteDel><twTotDel>7.561</twTotDel><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;Data&lt;0&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Data&lt;0&gt; (D14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstOffOut anchorID="140" twDataPathType="twDataPathMinDelay"><twSlack>4.160</twSlack><twSrc BELType="RAM">fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="PAD">Data&lt;0&gt;</twDest><twClkDel>0.614</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twDataDel>3.821</twDataDel><twDataSrc>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDataSrc><twDataDest>Data&lt;0&gt;</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>Data&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.655</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.CLKB</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-1.711</twLogDel><twRouteDel>2.325</twRouteDel><twTotDel>0.614</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='PAD'>Data&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y20.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>RAMB16_X0Y20.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>D14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>Data_0_OBUF</twComp></twPathDel><twPathDel><twSite>D14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>Data&lt;0&gt;</twComp><twBEL>Data_0_OBUF</twBEL><twBEL>Data&lt;0&gt;</twBEL></twPathDel><twLogDel>1.971</twLogDel><twRouteDel>1.850</twRouteDel><twTotDel>3.821</twTotDel><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="141" twConstType="OFFSETOUTDELAY" ><twConstHead uID="21"><twConstName UCFConstName="NET &quot;OE_L&quot; OFFSET = OUT 8.666 ns AFTER &quot;clk_ext&quot;;" ScopeName="">COMP &quot;OE_L&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="142" twConstType="OFFSETOUTDELAY" ><twConstHead uID="22"><twConstName UCFConstName="NET &quot;WR_L&quot; OFFSET = OUT 8.666 ns AFTER &quot;clk_ext&quot;;" ScopeName="">COMP &quot;WR_L&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.170</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point WR_L (K13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstOffOut anchorID="144" twDataPathType="twDataPathMaxDelay"><twSlack>0.496</twSlack><twSrc BELType="FF">state</twSrc><twDest BELType="PAD">WR_L</twDest><twClkDel>2.106</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>state</twClkDest><twDataDel>5.789</twDataDel><twDataSrc>state</twDataSrc><twDataDest>WR_L</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>WR_L</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='FF'>state</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.779</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.034</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-4.078</twLogDel><twRouteDel>6.184</twRouteDel><twTotDel>2.106</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state</twSrc><twDest BELType='PAD'>WR_L</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>state</twComp><twBEL>state</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>state</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>state</twComp><twBEL>WR_L1_INV_0</twBEL></twPathDel><twPathDel><twSite>K13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.864</twDelInfo><twComp>WR_L_OBUF</twComp></twPathDel><twPathDel><twSite>K13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>WR_L</twComp><twBEL>WR_L_OBUF</twBEL><twBEL>WR_L</twBEL></twPathDel><twLogDel>2.761</twLogDel><twRouteDel>3.028</twRouteDel><twTotDel>5.789</twTotDel><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;WR_L&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point WR_L (K13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstOffOut anchorID="146" twDataPathType="twDataPathMinDelay"><twSlack>2.694</twSlack><twSrc BELType="FF">state</twSrc><twDest BELType="PAD">WR_L</twDest><twClkDel>0.522</twClkDel><twClkSrc>clk_ext</twClkSrc><twClkDest>state</twClkDest><twDataDel>2.447</twDataDel><twDataSrc>state</twDataSrc><twDataDest>WR_L</twDataDest><twOff>8.666</twOff><twOffSrc>clk_ext</twOffSrc><twOffDest>WR_L</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_ext</twSrc><twDest BELType='FF'>state</twDest><twLogLvls>4</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk_ext</twComp><twBEL>clk_ext</twBEL><twBEL>my_dcm/clkin1_buf</twBEL><twBEL>ProtoComp40.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>my_dcm/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>my_dcm/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.655</twDelInfo><twComp>my_dcm/dcm_sp_inst</twComp><twBEL>my_dcm/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>my_dcm/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>my_dcm/clkout1_buf</twComp><twBEL>my_dcm/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>clk_60</twComp></twPathDel><twLogDel>-1.711</twLogDel><twRouteDel>2.233</twRouteDel><twTotDel>0.522</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>state</twSrc><twDest BELType='PAD'>WR_L</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_60</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>state</twComp><twBEL>state</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>state</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>state</twComp><twBEL>WR_L1_INV_0</twBEL></twPathDel><twPathDel><twSite>K13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>WR_L_OBUF</twComp></twPathDel><twPathDel><twSite>K13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>WR_L</twComp><twBEL>WR_L_OBUF</twBEL><twBEL>WR_L</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>1.358</twRouteDel><twTotDel>2.447</twTotDel><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="147" twConstType="OFFSETOUTDELAY" ><twConstHead uID="23"><twConstName UCFConstName="NET &quot;RD_L&quot; OFFSET = OUT 8.666 ns AFTER &quot;clk_ext&quot;;" ScopeName="">COMP &quot;RD_L&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="148" twConstType="OFFSETOUTDELAY" ><twConstHead uID="24"><twConstName UCFConstName="NET &quot;SIWU_L&quot; OFFSET = OUT 8.666 ns AFTER &quot;clk_ext&quot;;" ScopeName="">COMP &quot;SIWU_L&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="149" twConstType="OFFSETINDELAY" ><twConstHead uID="25"><twConstName UCFConstName="NET &quot;RXF_L&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE &quot;clk_ext&quot;;" ScopeName="">COMP &quot;RXF_L&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConstRollupTable uID="1" anchorID="150"><twConstRollup name="TS_clk_ext_pin" fullName="TS_clk_ext_pin = PERIOD TIMEGRP &quot;clk_ext_pin&quot; 16.666 ns HIGH 50%;" type="origin" depth="0" requirement="16.666" prefType="period" actual="8.000" actualRollup="6.546" errors="0" errorRollup="0" items="0" itemsRollup="1402"/><twConstRollup name="TS_my_dcm_clk0" fullName="TS_my_dcm_clk0 = PERIOD TIMEGRP &quot;my_dcm_clk0&quot; TS_clk_ext_pin HIGH 50%;" type="child" depth="1" requirement="16.666" prefType="period" actual="5.689" actualRollup="N/A" errors="0" errorRollup="0" items="628" itemsRollup="0"/><twConstRollup name="TS_my_dcm_clkdv" fullName="TS_my_dcm_clkdv = PERIOD TIMEGRP &quot;my_dcm_clkdv&quot; TS_clk_ext_pin * 2 HIGH 50%;" type="child" depth="1" requirement="33.332" prefType="period" actual="13.092" actualRollup="N/A" errors="0" errorRollup="0" items="774" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="151">8</twUnmetConstCnt><twDataSheet anchorID="152" twNameLen="15"><twSUH2ClkList anchorID="153" twDestWidth="5" twPhaseWidth="6"><twDest>clk_ext</twDest><twSUH2Clk ><twSrc>TXE_L</twSrc><twSUHTime twInternalClk ="clk_60" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.243</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.297</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="154" twDestWidth="7" twPhaseWidth="6"><twSrc>clk_ext</twSrc><twClk2Out  twOutPad = "Data&lt;0&gt;" twMinTime = "4.160" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.034" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_60" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "Data&lt;1&gt;" twMinTime = "4.396" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.456" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_60" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "Data&lt;2&gt;" twMinTime = "4.235" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.195" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_60" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "Data&lt;3&gt;" twMinTime = "4.160" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.119" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_60" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "Data&lt;4&gt;" twMinTime = "4.216" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.178" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_60" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "Data&lt;5&gt;" twMinTime = "4.465" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.636" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_60" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "Data&lt;6&gt;" twMinTime = "4.180" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.140" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_60" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "Data&lt;7&gt;" twMinTime = "4.255" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.237" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_60" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WR_L" twMinTime = "2.694" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.170" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_60" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="155" twDestWidth="7"><twDest>clk_ext</twDest><twClk2SU><twSrc>clk_ext</twSrc><twRiseRise>6.546</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="156" twDestWidth="5" twWorstWindow="2.946" twWorstSetup="4.243" twWorstHold="-1.297" twWorstSetupSlack="4.757" twWorstHoldSlack="1.797" ><twConstName>COMP &quot;TXE_L&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_ext&quot;;</twConstName><twOffInTblRow ><twSrc>TXE_L</twSrc><twSUHSlackTime twSetupSlack = "4.757" twHoldSlack = "1.797" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.243</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.297</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="157" twDestWidth="7" twMinSlack="-1.571" twMaxSlack="-1.571" twRelSkew="0.000" ><twConstName>COMP &quot;Data&lt;7&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twOffOutTblRow twOutPad = "Data&lt;7&gt;" twSlack = "10.237" twMaxDelayCrnr="f" twMinDelay = "4.255" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="158" twDestWidth="7" twMinSlack="-1.474" twMaxSlack="-1.474" twRelSkew="0.000" ><twConstName>COMP &quot;Data&lt;6&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twOffOutTblRow twOutPad = "Data&lt;6&gt;" twSlack = "10.140" twMaxDelayCrnr="f" twMinDelay = "4.180" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="159" twDestWidth="7" twMinSlack="-1.970" twMaxSlack="-1.970" twRelSkew="0.000" ><twConstName>COMP &quot;Data&lt;5&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twOffOutTblRow twOutPad = "Data&lt;5&gt;" twSlack = "10.636" twMaxDelayCrnr="f" twMinDelay = "4.465" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="160" twDestWidth="7" twMinSlack="-1.512" twMaxSlack="-1.512" twRelSkew="0.000" ><twConstName>COMP &quot;Data&lt;4&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twOffOutTblRow twOutPad = "Data&lt;4&gt;" twSlack = "10.178" twMaxDelayCrnr="f" twMinDelay = "4.216" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="161" twDestWidth="7" twMinSlack="-1.453" twMaxSlack="-1.453" twRelSkew="0.000" ><twConstName>COMP &quot;Data&lt;3&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twOffOutTblRow twOutPad = "Data&lt;3&gt;" twSlack = "10.119" twMaxDelayCrnr="f" twMinDelay = "4.160" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="162" twDestWidth="7" twMinSlack="-1.529" twMaxSlack="-1.529" twRelSkew="0.000" ><twConstName>COMP &quot;Data&lt;2&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twOffOutTblRow twOutPad = "Data&lt;2&gt;" twSlack = "10.195" twMaxDelayCrnr="f" twMinDelay = "4.235" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="163" twDestWidth="7" twMinSlack="-1.790" twMaxSlack="-1.790" twRelSkew="0.000" ><twConstName>COMP &quot;Data&lt;1&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twOffOutTblRow twOutPad = "Data&lt;1&gt;" twSlack = "10.456" twMaxDelayCrnr="f" twMinDelay = "4.396" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="164" twDestWidth="7" twMinSlack="-1.368" twMaxSlack="-1.368" twRelSkew="0.000" ><twConstName>COMP &quot;Data&lt;0&gt;&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twOffOutTblRow twOutPad = "Data&lt;0&gt;" twSlack = "10.034" twMaxDelayCrnr="f" twMinDelay = "4.160" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="165" twDestWidth="4" twMinSlack="0.496" twMaxSlack="0.496" twRelSkew="0.000" ><twConstName>COMP &quot;WR_L&quot; OFFSET = OUT 8.666 ns AFTER COMP &quot;clk_ext&quot;;</twConstName><twOffOutTblRow twOutPad = "WR_L" twSlack = "8.170" twMaxDelayCrnr="f" twMinDelay = "2.694" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="166"><twErrCnt>8</twErrCnt><twScore>12667</twScore><twSetupScore>12667</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1412</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>992</twConnCnt></twConstCov><twStats anchorID="167"><twMinPer>13.092</twMinPer><twFootnote number="1" /><twMaxFreq>76.383</twMaxFreq><twMinInBeforeClk>4.243</twMinInBeforeClk><twMinOutAfterClk>10.636</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Apr 03 15:49:48 2015 </twTimestamp></twFoot><twClientInfo anchorID="168"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 214 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
