(()=>{var e={};e.id=51,e.ids=[51],e.modules={72934:e=>{"use strict";e.exports=require("next/dist/client/components/action-async-storage.external.js")},54580:e=>{"use strict";e.exports=require("next/dist/client/components/request-async-storage.external.js")},45869:e=>{"use strict";e.exports=require("next/dist/client/components/static-generation-async-storage.external.js")},20399:e=>{"use strict";e.exports=require("next/dist/compiled/next-server/app-page.runtime.prod.js")},78893:e=>{"use strict";e.exports=require("buffer")},84770:e=>{"use strict";e.exports=require("crypto")},35816:e=>{"use strict";e.exports=require("process")},6162:e=>{"use strict";e.exports=require("worker_threads")},72254:e=>{"use strict";e.exports=require("node:buffer")},6005:e=>{"use strict";e.exports=require("node:crypto")},87561:e=>{"use strict";e.exports=require("node:fs")},88849:e=>{"use strict";e.exports=require("node:http")},22286:e=>{"use strict";e.exports=require("node:https")},87503:e=>{"use strict";e.exports=require("node:net")},49411:e=>{"use strict";e.exports=require("node:path")},97742:e=>{"use strict";e.exports=require("node:process")},84492:e=>{"use strict";e.exports=require("node:stream")},72477:e=>{"use strict";e.exports=require("node:stream/web")},41041:e=>{"use strict";e.exports=require("node:url")},47261:e=>{"use strict";e.exports=require("node:util")},65628:e=>{"use strict";e.exports=require("node:zlib")},12455:(e,t,i)=>{"use strict";i.r(t),i.d(t,{GlobalError:()=>l.a,__next_app__:()=>x,originalPathname:()=>m,pages:()=>d,routeModule:()=>g,tree:()=>c}),i(12171),i(88242),i(35866);var s=i(23191),r=i(88716),a=i(37922),l=i.n(a),o=i(95231),n={};for(let e in o)0>["default","tree","pages","GlobalError","originalPathname","__next_app__","routeModule"].indexOf(e)&&(n[e]=()=>o[e]);i.d(t,n);let c=["",{children:["vlsi-roadmap",{children:["__PAGE__",{},{page:[()=>Promise.resolve().then(i.bind(i,12171)),"c:\\Users\\sanjay.b.m\\code_thon_2\\app\\vlsi-roadmap\\page.tsx"]}]},{}]},{layout:[()=>Promise.resolve().then(i.bind(i,88242)),"c:\\Users\\sanjay.b.m\\code_thon_2\\app\\layout.tsx"],"not-found":[()=>Promise.resolve().then(i.t.bind(i,35866,23)),"next/dist/client/components/not-found-error"]}],d=["c:\\Users\\sanjay.b.m\\code_thon_2\\app\\vlsi-roadmap\\page.tsx"],m="/vlsi-roadmap/page",x={require:i,loadChunk:()=>Promise.resolve()},g=new s.AppPageRouteModule({definition:{kind:r.x.APP_PAGE,page:"/vlsi-roadmap/page",pathname:"/vlsi-roadmap",bundlePath:"",filename:"",appPaths:[]},userland:{loaderTree:c}})},69577:(e,t,i)=>{Promise.resolve().then(i.bind(i,6844)),Promise.resolve().then(i.bind(i,69925)),Promise.resolve().then(i.bind(i,16566)),Promise.resolve().then(i.bind(i,70223)),Promise.resolve().then(i.bind(i,7679))},78949:(e,t,i)=>{Promise.resolve().then(i.bind(i,99772))},45212:(e,t,i)=>{Promise.resolve().then(i.t.bind(i,12994,23)),Promise.resolve().then(i.t.bind(i,96114,23)),Promise.resolve().then(i.t.bind(i,9727,23)),Promise.resolve().then(i.t.bind(i,79671,23)),Promise.resolve().then(i.t.bind(i,41868,23)),Promise.resolve().then(i.t.bind(i,84759,23))},99772:(e,t,i)=>{"use strict";i.r(t),i.d(t,{default:()=>l});var s=i(10326),r=i(64647),a=i(17577);function l(){let{user:e}=(0,r.aF)(),[t,i]=(0,a.useState)(null),[l,o]=(0,a.useState)(new Set),n=[{name:"Digital Logic Design",icon:"\uD83D\uDD22",color:"from-blue-500 to-cyan-500",problems:120,description:"Fundamental digital logic concepts and combinational circuits",topics:["Boolean Algebra","Logic Gates","Combinational Circuits","Sequential Circuits","State Machines"],problemList:[{id:1,title:"Basic Logic Gates",difficulty:"Easy",platform:"Verilog",link:"#",tags:["Logic Gates"],category:"Fundamentals"},{id:2,title:"Multiplexer Design",difficulty:"Easy",platform:"Verilog",link:"#",tags:["Combinational"],category:"Combinational Logic"},{id:3,title:"Decoder Implementation",difficulty:"Medium",platform:"Verilog",link:"#",tags:["Combinational"],category:"Combinational Logic"},{id:4,title:"Flip-Flop Design",difficulty:"Medium",platform:"Verilog",link:"#",tags:["Sequential"],category:"Sequential Logic"},{id:5,title:"Counter Design",difficulty:"Hard",platform:"Verilog",link:"#",tags:["Sequential"],category:"Sequential Logic"}]},{name:"Verilog HDL",icon:"⚡",color:"from-purple-500 to-pink-500",problems:150,description:"Hardware Description Language for digital design",topics:["Syntax","Data Types","Behavioral Modeling","Structural Modeling","Testbenches"],problemList:[{id:1,title:"Basic Verilog Syntax",difficulty:"Easy",platform:"Verilog",link:"#",tags:["Syntax"],category:"Basics"},{id:2,title:"Always Blocks",difficulty:"Medium",platform:"Verilog",link:"#",tags:["Behavioral"],category:"Behavioral Modeling"},{id:3,title:"Module Instantiation",difficulty:"Medium",platform:"Verilog",link:"#",tags:["Structural"],category:"Structural Modeling"},{id:4,title:"Testbench Writing",difficulty:"Hard",platform:"Verilog",link:"#",tags:["Testbench"],category:"Verification"},{id:5,title:"FSM Implementation",difficulty:"Hard",platform:"Verilog",link:"#",tags:["FSM"],category:"Advanced Design"}]},{name:"SystemVerilog",icon:"\uD83D\uDD27",color:"from-green-500 to-teal-500",problems:100,description:"Advanced hardware description and verification language",topics:["OOP Concepts","Interfaces","Classes","Assertions","Coverage"],problemList:[{id:1,title:"SystemVerilog Data Types",difficulty:"Easy",platform:"SystemVerilog",link:"#",tags:["Data Types"],category:"Basics"},{id:2,title:"Interface Design",difficulty:"Medium",platform:"SystemVerilog",link:"#",tags:["Interface"],category:"Interfaces"},{id:3,title:"Class Implementation",difficulty:"Medium",platform:"SystemVerilog",link:"#",tags:["OOP"],category:"Object-Oriented"},{id:4,title:"Assertions Writing",difficulty:"Hard",platform:"SystemVerilog",link:"#",tags:["Assertions"],category:"Verification"},{id:5,title:"Coverage Analysis",difficulty:"Hard",platform:"SystemVerilog",link:"#",tags:["Coverage"],category:"Verification"}]},{name:"RTL Design",icon:"\uD83C\uDFD7️",color:"from-orange-500 to-red-500",problems:130,description:"Register Transfer Level design methodology",topics:["RTL Coding","Synthesis","Timing Analysis","Clock Domain Crossing","Low Power Design"],problemList:[{id:1,title:"Basic RTL Structure",difficulty:"Easy",platform:"RTL",link:"#",tags:["RTL"],category:"RTL Basics"},{id:2,title:"Pipeline Design",difficulty:"Medium",platform:"RTL",link:"#",tags:["Pipeline"],category:"Advanced RTL"},{id:3,title:"Clock Domain Crossing",difficulty:"Hard",platform:"RTL",link:"#",tags:["CDC"],category:"Timing"},{id:4,title:"Low Power Techniques",difficulty:"Hard",platform:"RTL",link:"#",tags:["Low Power"],category:"Power Optimization"},{id:5,title:"Synthesis Optimization",difficulty:"Hard",platform:"RTL",link:"#",tags:["Synthesis"],category:"Synthesis"}]},{name:"Verification",icon:"✅",color:"from-indigo-500 to-purple-500",problems:110,description:"Functional verification and testbench development",topics:["UVM","Constrained Random","Coverage","Assertions","Formal Verification"],problemList:[{id:1,title:"Basic Testbench",difficulty:"Easy",platform:"UVM",link:"#",tags:["Testbench"],category:"Verification Basics"},{id:2,title:"UVM Environment",difficulty:"Medium",platform:"UVM",link:"#",tags:["UVM"],category:"UVM Methodology"},{id:3,title:"Constrained Random Testing",difficulty:"Hard",platform:"UVM",link:"#",tags:["Random"],category:"Advanced Verification"},{id:4,title:"Formal Verification",difficulty:"Hard",platform:"Formal",link:"#",tags:["Formal"],category:"Formal Methods"},{id:5,title:"Coverage Closure",difficulty:"Hard",platform:"UVM",link:"#",tags:["Coverage"],category:"Coverage Analysis"}]},{name:"Physical Design",icon:"\uD83D\uDD32",color:"from-teal-500 to-green-500",problems:80,description:"Physical implementation and layout design",topics:["Floorplanning","Placement","Routing","Timing Closure","DRC/LVS"],problemList:[{id:1,title:"Floorplan Creation",difficulty:"Medium",platform:"Physical",link:"#",tags:["Floorplan"],category:"Floorplanning"},{id:2,title:"Standard Cell Placement",difficulty:"Medium",platform:"Physical",link:"#",tags:["Placement"],category:"Placement"},{id:3,title:"Clock Tree Synthesis",difficulty:"Hard",platform:"Physical",link:"#",tags:["CTS"],category:"Clock Design"},{id:4,title:"Routing Optimization",difficulty:"Hard",platform:"Physical",link:"#",tags:["Routing"],category:"Routing"},{id:5,title:"Timing Closure",difficulty:"Hard",platform:"Physical",link:"#",tags:["Timing"],category:"Timing Analysis"}]}],c=n.find(e=>e.name===t),d=e=>{let t=new Set(l);t.has(e)?t.delete(e):t.add(e),o(t)};if(t&&c){let e=c.problemList?l.size/c.problemList.length*100:0;return(0,s.jsxs)("div",{className:"min-h-screen bg-gradient-to-br from-purple-50 to-indigo-50",children:[s.jsx("div",{className:"bg-white/80 backdrop-blur-sm border-b border-gray-200/50",children:(0,s.jsxs)("div",{className:"max-w-7xl mx-auto px-6 py-4",children:[(0,s.jsxs)("div",{className:"flex justify-between items-center mb-4",children:[(0,s.jsxs)("div",{className:"flex items-center space-x-4",children:[s.jsx("button",{onClick:()=>i(null),className:"text-gray-600 hover:text-gray-800 transition-colors",children:"← Back to VLSI Roadmap"}),(0,s.jsxs)("div",{className:"flex items-center space-x-3",children:[s.jsx("div",{className:`w-10 h-10 bg-gradient-to-r ${c.color} rounded-xl flex items-center justify-center text-xl`,children:c.icon}),(0,s.jsxs)("h1",{className:"text-2xl font-bold text-gray-800",children:[t," Skills"]})]})]}),s.jsx(r.l8,{})]}),(0,s.jsxs)("div",{className:"mb-4",children:[(0,s.jsxs)("div",{className:"flex justify-between items-center mb-2",children:[(0,s.jsxs)("span",{className:"text-sm font-medium text-gray-700",children:["Progress: ",l.size,"/",c.problemList?.length||0," completed"]}),(0,s.jsxs)("span",{className:"text-sm text-gray-500",children:[Math.round(e),"% complete"]})]}),s.jsx("div",{className:"w-full bg-gray-200 rounded-full h-3",children:s.jsx("div",{className:`bg-gradient-to-r ${c.color} h-3 rounded-full transition-all duration-500`,style:{width:`${e}%`}})})]})]})}),s.jsx("div",{className:"max-w-7xl mx-auto px-6 py-8",children:(0,s.jsxs)("div",{className:"bg-white rounded-3xl shadow-xl p-8",children:[(0,s.jsxs)("h2",{className:"text-2xl font-bold text-gray-800 mb-6",children:[t," Practice Problems"]}),s.jsx("div",{className:"grid gap-4",children:c.problemList?.map((e,t)=>s.jsx("div",{className:"p-6 border border-gray-200 rounded-xl hover:shadow-lg transition-shadow",children:s.jsx("div",{className:"flex items-center justify-between",children:s.jsxs("div",{className:"flex-1",children:[s.jsxs("div",{className:"flex items-center space-x-4 mb-2",children:[s.jsxs("span",{className:"text-lg font-semibold text-gray-800",children:[t+1,". ",e.title]}),s.jsx("span",{className:`px-3 py-1 rounded-full text-sm font-medium ${"Easy"===e.difficulty?"bg-green-100 text-green-800":"Medium"===e.difficulty?"bg-yellow-100 text-yellow-800":"bg-red-100 text-red-800"}`,children:e.difficulty}),s.jsx("span",{className:"text-sm text-gray-500",children:e.platform})]}),s.jsx("div",{className:"flex flex-wrap gap-2 mb-3",children:e.tags.map((e,t)=>s.jsx("span",{className:"bg-purple-100 text-purple-800 px-2 py-1 rounded-lg text-xs",children:e},t))}),s.jsxs("div",{className:"flex items-center space-x-4",children:[s.jsx("button",{onClick:()=>window.location.href="/verilog-compiler",className:"bg-purple-500 text-white px-4 py-2 rounded-lg hover:bg-purple-600 transition-colors text-sm font-medium",children:"⚡ Verilog Compiler"}),s.jsx("button",{onClick:()=>d(e.id),className:`px-4 py-2 rounded-lg font-medium transition-all text-sm ${l.has(e.id)?"bg-green-500 text-white hover:bg-green-600":"bg-gray-200 text-gray-700 hover:bg-gray-300"}`,children:l.has(e.id)?"✓ Completed":"Mark as Complete"})]})]})})},e.id))||[]})]})})]})}return(0,s.jsxs)("div",{className:"min-h-screen bg-gradient-to-br from-purple-50 via-indigo-50 to-blue-50",children:[s.jsx("div",{className:"bg-white/80 backdrop-blur-sm border-b border-gray-200/50",children:(0,s.jsxs)("div",{className:"max-w-7xl mx-auto px-6 py-4 flex justify-between items-center",children:[(0,s.jsxs)("div",{className:"flex items-center space-x-4",children:[s.jsx("button",{onClick:()=>window.location.href="/dashboard",className:"text-gray-600 hover:text-gray-800 transition-colors",children:"← Back to Dashboard"}),s.jsx("h1",{className:"text-2xl font-bold bg-gradient-to-r from-purple-600 to-blue-600 bg-clip-text text-transparent",children:"VLSI Design Roadmap"})]}),s.jsx(r.l8,{})]})}),(0,s.jsxs)("div",{className:"max-w-7xl mx-auto px-6 py-12",children:[(0,s.jsxs)("div",{className:"text-center mb-12",children:[s.jsx("h2",{className:"text-4xl font-bold text-gray-800 mb-4",children:"Master VLSI Design ⚡"}),s.jsx("p",{className:"text-xl text-gray-600 max-w-3xl mx-auto",children:"Complete roadmap for VLSI design engineer. From digital logic to physical implementation and verification."})]}),s.jsx("div",{className:"grid grid-cols-1 md:grid-cols-2 lg:grid-cols-3 gap-8",children:n.map((e,t)=>(0,s.jsxs)("div",{className:"bg-white rounded-3xl shadow-xl p-8 hover:shadow-2xl transition-all duration-300 transform hover:scale-105 cursor-pointer border border-gray-100",onClick:()=>i(e.name),children:[s.jsx("div",{className:`w-16 h-16 bg-gradient-to-r ${e.color} rounded-2xl flex items-center justify-center mx-auto mb-6 text-2xl`,children:e.icon}),s.jsx("h3",{className:"text-2xl font-bold text-gray-800 text-center mb-3",children:e.name}),s.jsx("p",{className:"text-gray-600 text-center mb-6 leading-relaxed",children:e.description}),(0,s.jsxs)("div",{className:"space-y-4",children:[(0,s.jsxs)("div",{className:"flex justify-between items-center",children:[s.jsx("span",{className:"text-sm font-medium text-gray-700",children:"Practice Problems"}),(0,s.jsxs)("span",{className:"bg-purple-100 text-purple-800 px-3 py-1 rounded-full text-sm font-bold",children:[e.problems,"+"]})]}),(0,s.jsxs)("div",{className:"space-y-2",children:[s.jsx("h4",{className:"text-sm font-semibold text-gray-700",children:"Key Topics:"}),(0,s.jsxs)("div",{className:"flex flex-wrap gap-2",children:[e.topics.slice(0,3).map((e,t)=>s.jsx("span",{className:"bg-gray-100 text-gray-700 px-2 py-1 rounded-lg text-xs",children:e},t)),e.topics.length>3&&(0,s.jsxs)("span",{className:"bg-gray-100 text-gray-700 px-2 py-1 rounded-lg text-xs",children:["+",e.topics.length-3," more"]})]})]}),s.jsx("div",{className:"pt-4",children:s.jsx("div",{className:`w-full bg-gradient-to-r ${e.color} text-white py-3 px-4 rounded-2xl font-semibold text-center hover:opacity-90 transition-opacity`,children:"Start Learning →"})})]})]},e.name))}),(0,s.jsxs)("div",{className:"mt-16 bg-white rounded-3xl shadow-xl p-8 border border-gray-100",children:[(0,s.jsxs)("div",{className:"text-center mb-8",children:[s.jsx("h3",{className:"text-2xl font-bold text-gray-800 mb-2",children:"Complete VLSI Design Journey"}),s.jsx("p",{className:"text-gray-600",children:"From RTL to Silicon"})]}),(0,s.jsxs)("div",{className:"grid grid-cols-1 md:grid-cols-4 gap-8",children:[(0,s.jsxs)("div",{className:"text-center",children:[s.jsx("div",{className:"w-12 h-12 bg-purple-100 rounded-xl flex items-center justify-center mx-auto mb-3",children:s.jsx("span",{className:"text-2xl",children:"⚡"})}),s.jsx("h4",{className:"font-semibold text-gray-800 mb-1",children:"690+ Problems"}),s.jsx("p",{className:"text-sm text-gray-600",children:"Comprehensive practice"})]}),(0,s.jsxs)("div",{className:"text-center",children:[s.jsx("div",{className:"w-12 h-12 bg-blue-100 rounded-xl flex items-center justify-center mx-auto mb-3",children:s.jsx("span",{className:"text-2xl",children:"\uD83D\uDD27"})}),s.jsx("h4",{className:"font-semibold text-gray-800 mb-1",children:"Verilog Compiler"}),s.jsx("p",{className:"text-sm text-gray-600",children:"RTL design & simulation"})]}),(0,s.jsxs)("div",{className:"text-center",children:[s.jsx("div",{className:"w-12 h-12 bg-green-100 rounded-xl flex items-center justify-center mx-auto mb-3",children:s.jsx("span",{className:"text-2xl",children:"✅"})}),s.jsx("h4",{className:"font-semibold text-gray-800 mb-1",children:"Verification Focus"}),s.jsx("p",{className:"text-sm text-gray-600",children:"UVM & SystemVerilog"})]}),(0,s.jsxs)("div",{className:"text-center",children:[s.jsx("div",{className:"w-12 h-12 bg-orange-100 rounded-xl flex items-center justify-center mx-auto mb-3",children:s.jsx("span",{className:"text-2xl",children:"\uD83D\uDD32"})}),s.jsx("h4",{className:"font-semibold text-gray-800 mb-1",children:"Physical Design"}),s.jsx("p",{className:"text-sm text-gray-600",children:"Layout & timing"})]})]})]}),s.jsx("div",{className:"mt-8 text-center",children:s.jsx("button",{onClick:()=>window.location.href="/verilog-compiler",className:"bg-gradient-to-r from-purple-500 to-blue-600 text-white py-4 px-8 rounded-2xl font-semibold text-lg hover:from-purple-600 hover:to-blue-700 transition-all duration-300 transform hover:scale-105 shadow-lg",children:"⚡ Try Verilog Compiler with RTL Visualization"})})]})]})}},6844:(e,t,i)=>{"use strict";i.d(t,{default:()=>l});var s=i(10326),r=i(43987);let a=new r.Zj("https://blissful-goose-715.convex.cloud");function l({children:e}){return s.jsx(r.P9,{client:a,children:e})}},88242:(e,t,i)=>{"use strict";i.r(t),i.d(t,{default:()=>o,metadata:()=>l});var s=i(19510),r=i(96471);let a=(0,i(68570).createProxy)(String.raw`c:\Users\sanjay.b.m\code_thon_2\components\Providers.tsx#default`);i(67272);let l={title:"Resume Boost",description:"AI-powered career acceleration platform with resume analysis, personalized interviews, technical assessments, and 3000+ coding problems across 9 specialized tracks."};function o({children:e}){return s.jsx(r.El,{children:s.jsx("html",{lang:"en",children:s.jsx("body",{children:s.jsx(a,{children:e})})})})}},12171:(e,t,i)=>{"use strict";i.r(t),i.d(t,{default:()=>s});let s=(0,i(68570).createProxy)(String.raw`c:\Users\sanjay.b.m\code_thon_2\app\vlsi-roadmap\page.tsx#default`)},67272:()=>{}};var t=require("../../webpack-runtime.js");t.C(e);var i=e=>t(t.s=e),s=t.X(0,[380,70,386],()=>i(12455));module.exports=s})();