Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 21 06:55:56 2025
| Host         : DESKTOP-AAIHOTM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_demo_control_sets_placed.rpt
| Design       : vga_demo
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |              45 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                     | sync_unit/frame_unit/vsync_reg0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                     | sync_unit/frame_unit/hsync_reg0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | square_unit/char_rep_rep[6]_i_1_n_0 | sync_unit/frame_unit/lineBuf    |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | square_unit/currLet[10]_i_1_n_0     | sync_unit/frame_unit/lineBuf    |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG | square_unit/currLine[10]_i_1_n_0    | sync_unit/frame_unit/lineBuf    |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG | sync_unit/frame_unit/tick_25M       |                                 |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG | sync_unit/frame_unit/vcount0        |                                 |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG | square_unit/layerTrack[3]_i_1_n_0   | sync_unit/frame_unit/lineBuf    |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG |                                     |                                 |                9 |             17 |         1.89 |
|  clk_IBUF_BUFG | square_unit/xTrack[10]_i_2_n_0      | sync_unit/frame_unit/lineBuf    |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG | square_unit/lastY[10]_i_1_n_0       |                                 |                7 |             23 |         3.29 |
+----------------+-------------------------------------+---------------------------------+------------------+----------------+--------------+


