module eightBitShiftRegisterTestBench;
    reg clk;
    reg reset;
    reg data_in;
    wire [7:0] data_out;

    // Instantiate the shift_register module
    shift_register u1 (
        .clk(clk),
        .reset(reset),
        .data_in(data_in),
        .data_out(data_out)
    );

    // Generate a clock signal
    initial begin
        clk = 0;
        forever #10 clk = ~clk;
    end

    // Apply test vectors to the shift_register
    initial begin
        reset = 1;
        data_in = 0;
        #20 reset = 0;
        #20 data_in = 1;
        #20 data_in = 0;
        #20 data_in = 1;
        #20 data_in = 1;
        #20 data_in = 0;
        #20 data_in = 1;
        #20 data_in = 0;
        #20 data_in = 1;
		  #20 data_in = 1;
        #20 data_in = 0;
        #20 data_in = 1;
        #20 $finish;  // End the simulation
    end
endmodule
