Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Tue Jan 20 23:30:57 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/top_kernel_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------+--------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|         Instance        |                   Module                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-------------------------+--------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper            |                                      (top) |       2093 |       1727 |       0 |  366 | 3019 |      0 |      2 |    0 |          3 |
|   bd_0_i                |                                       bd_0 |       2093 |       1727 |       0 |  366 | 3019 |      0 |      2 |    0 |          3 |
|     hls_inst            |                            bd_0_hls_inst_0 |       2093 |       1727 |       0 |  366 | 3019 |      0 |      2 |    0 |          3 |
|       inst              |                 bd_0_hls_inst_0_top_kernel |       2093 |       1727 |       0 |  366 | 3019 |      0 |      2 |    0 |          3 |
|         (inst)          |                 bd_0_hls_inst_0_top_kernel |         67 |          0 |       0 |   67 |  232 |      0 |      0 |    0 |          1 |
|         a_m_axi_U       |         bd_0_hls_inst_0_top_kernel_a_m_axi |        509 |        444 |       0 |   65 |  756 |      0 |      1 |    0 |          0 |
|           bus_read      |    bd_0_hls_inst_0_top_kernel_a_m_axi_read |        375 |        375 |       0 |    0 |  571 |      0 |      0 |    0 |          0 |
|           load_unit_0   |    bd_0_hls_inst_0_top_kernel_a_m_axi_load |        134 |         69 |       0 |   65 |  185 |      0 |      1 |    0 |          0 |
|         b_m_axi_U       |         bd_0_hls_inst_0_top_kernel_b_m_axi |        517 |        452 |       0 |   65 |  756 |      0 |      1 |    0 |          0 |
|           bus_read      |    bd_0_hls_inst_0_top_kernel_b_m_axi_read |        375 |        375 |       0 |    0 |  571 |      0 |      0 |    0 |          0 |
|           load_unit_0   |    bd_0_hls_inst_0_top_kernel_b_m_axi_load |        142 |         77 |       0 |   65 |  185 |      0 |      1 |    0 |          0 |
|         control_s_axi_U |   bd_0_hls_inst_0_top_kernel_control_s_axi |        230 |        230 |       0 |    0 |  245 |      0 |      0 |    0 |          0 |
|         sum_m_axi_U     |       bd_0_hls_inst_0_top_kernel_sum_m_axi |        750 |        581 |       0 |  169 | 1029 |      0 |      0 |    0 |          0 |
|           bus_write     | bd_0_hls_inst_0_top_kernel_sum_m_axi_write |        510 |        447 |       0 |   63 |  768 |      0 |      0 |    0 |          0 |
|           store_unit_0  | bd_0_hls_inst_0_top_kernel_sum_m_axi_store |        240 |        134 |       0 |  106 |  261 |      0 |      0 |    0 |          0 |
+-------------------------+--------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+


