# Microsemi Physical design constraints file

# Version: v11.5 SP3 11.5.3.10

# Design Name: FIC 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S010 , Package: 484 FBGA , Speed grade: -1 

# Date generated: Thu Sep 10 12:12:54 2015 


#
# I/O constraints
#

set_io GPIO_IN\[0\] -DIRECTION INPUT -pinname H6 -fixed no
set_io GPIO_IN\[1\] -DIRECTION INPUT -pinname J6 -fixed no
set_io GPIO_IN\[2\] -DIRECTION INPUT -pinname K6 -fixed no
set_io GPIO_IN\[3\] -DIRECTION INPUT -pinname H7 -fixed no
set_io GPIO_IN\[4\] -DIRECTION INPUT -pinname K7 -fixed no
set_io GPIO_IN\[5\] -DIRECTION INPUT -pinname G7 -fixed no
set_io GPIO_IN\[6\] -DIRECTION INPUT -pinname K15 -fixed no
set_io GPIO_OUT\[0\] -DIRECTION OUTPUT -pinname F6 -fixed no
set_io GPIO_OUT\[1\] -DIRECTION OUTPUT -pinname L16 -fixed no
set_io GPIO_OUT\[2\] -DIRECTION OUTPUT -pinname G6 -fixed no
set_io GPIO_OUT\[3\] -DIRECTION OUTPUT -pinname P16 -fixed no
set_io GPIO_OUT\[4\] -DIRECTION OUTPUT -pinname F5 -fixed no
set_io GPIO_OUT\[5\] -DIRECTION OUTPUT -pinname AB18 -fixed no
set_io GPIO_OUT\[6\] -DIRECTION OUTPUT -pinname P1 -fixed no
set_io MMUART_0_RXD -DIRECTION INPUT -pinname C22 -fixed no
set_io MMUART_0_TXD -DIRECTION OUTPUT -pinname D21 -fixed no
set_io MSS_RESET_N_F2M -DIRECTION INPUT -pinname H1 -fixed no

#
# Core cell constraints
#

set_location CoreGPIO_0/xhdl1.GEN_m3_e_1 -fixed no 360 36
set_location CoreAPB3_0/CoreAPB3_m2_0_a2_5_1 -fixed no 327 30
set_location CoreGPIO_0/edge_both_2_sqmuxa_30_i -fixed no 303 45
set_location reg_apb_wrp_0/reg16x8_0/mem_7_\[0\] -fixed no 252 82
set_location reg_apb_wrp_0/reg16x8_0/mem_6_\[7\] -fixed no 229 61
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].APB_32.INTR_reg_373_0_o2_0_0\[28\] -fixed no 360 33
set_location reg_apb_wrp_0/reg16x8_0/mem_2_\[4\] -fixed no 120 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].REG_GEN.CONFIG_reg\[20\]_RNIUUU31\[0\] -fixed no 380 30
set_location reg_apb_wrp_0/reg16x8_0/mem_3_\[6\] -fixed no 240 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_238_rs_RNIQOHL -fixed no 159 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_131_rs -fixed no 180 76
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_9_set -fixed no 195 64
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_32.GPOUT_reg\[6\] -fixed no 374 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_12 -fixed no 184 24
set_location CoreGPIO_0/edge_both_2_sqmuxa_12_i_0 -fixed no 331 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[25\].REG_GEN.CONFIG_reg\[25\]\[4\] -fixed no 324 31
set_location reg_apb_wrp_0/reg16x8_0/mem_4_\[1\] -fixed no 141 70
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].REG_GEN.CONFIG_reg\[3\]\[5\] -fixed no 330 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_132_rs -fixed no 149 67
set_location reg_apb_wrp_0/reg16x8_0/mem_10_\[3\] -fixed no 205 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].APB_32.edge_both_RNO\[29\] -fixed no 310 36
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[8\] -fixed no 367 42
set_location reg_apb_wrp_0/rd_enable_RNO -fixed no 340 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_147 -fixed no 108 33
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_100 -fixed no 204 60
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]\[0\] -fixed no 394 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[1\] -fixed no 391 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_245 -fixed no 241 30
set_location CoreGPIO_0/edge_neg_2_sqmuxa_11_i_0 -fixed no 294 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_32.edge_pos\[15\] -fixed no 383 46
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_251 -fixed no 132 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[23\].REG_GEN.CONFIG_reg\[23\]\[5\] -fixed no 394 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[0\] -fixed no 388 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_32.INTR_reg_87_0_0_0_tz\[6\] -fixed no 381 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[13\].REG_GEN.CONFIG_reg\[13\]\[0\] -fixed no 340 28
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_11\[3\] -fixed no 190 69
set_location reg_apb_wrp_0/reg16x8_0/mem_2__RNIQB2N\[6\] -fixed no 167 27
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_76 -fixed no 160 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_105 -fixed no 158 45
set_location CoreGPIO_0/edge_neg_2_sqmuxa_10_i_a2 -fixed no 306 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].REG_GEN.CONFIG_reg\[3\]2_0_a4_0_a2 -fixed no 345 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[12\].REG_GEN.CONFIG_reg\[12\]\[2\] -fixed no 387 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]2_0_a4_0_o2 -fixed no 365 36
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[24\] -fixed no 323 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIIMU72\[2\] -fixed no 326 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_164 -fixed no 197 63
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[1\] -fixed no 330 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_121_set -fixed no 276 61
set_location CoreAPB3_0/iPSELS\[3\] -fixed no 342 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[23\].APB_32.edge_both\[23\] -fixed no 374 46
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_32.INTR_reg_126_0\[9\] -fixed no 349 48
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_5\[4\] -fixed no 232 69
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_1\[4\] -fixed no 214 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_246 -fixed no 240 27
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_238 -fixed no 158 39
set_location MSS_RESET_N_F2M_ibuf_RNIBBDD/U0_RGB1 -fixed no 218 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_34_set -fixed no 123 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_191_rs -fixed no 276 70
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.edge_neg_51_iv_i_0\[3\] -fixed no 333 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]_RNI60H61\[2\] -fixed no 339 27
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_219_rs -fixed no 193 73
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[3\] -fixed no 362 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[27\].APB_32.GPOUT_reg\[27\] -fixed no 344 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[12\].REG_GEN.CONFIG_reg\[12\]\[6\] -fixed no 362 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_16_set -fixed no 173 79
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_192_rs -fixed no 230 64
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]_RNI4TVJ1\[0\] -fixed no 341 30
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[21\] -fixed no 361 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].APB_32.INTR_reg_386_0_o2_0_0\[29\] -fixed no 306 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_214 -fixed no 241 48
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[8\] -fixed no 370 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_89_set -fixed no 277 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].APB_32.INTR_reg_269_0_o2_0_0\[20\] -fixed no 355 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_32.edge_both\[13\] -fixed no 315 40
set_location reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_6__2_i_a2\[5\] -fixed no 238 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_71 -fixed no 133 66
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_32.edge_neg\[1\] -fixed no 295 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]\[5\] -fixed no 333 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_75_set -fixed no 113 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[3\] -fixed no 379 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_119_set -fixed no 233 31
set_location reg_apb_wrp_0/reg16x8_0/mem_10_\[5\] -fixed no 253 58
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_114 -fixed no 164 27
set_location CoreAPB3_0/CoreAPB3_m2_6_am -fixed no 345 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].REG_GEN.CONFIG_reg\[2\]2_0_a4_0_a2 -fixed no 325 36
set_location CoreGPIO_0/edge_both_2_sqmuxa_22_i_0_0 -fixed no 384 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_32.edge_both\[8\] -fixed no 378 58
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].APB_32.edge_both\[17\] -fixed no 318 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]\[7\] -fixed no 305 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_127 -fixed no 228 78
set_location CoreAPB3_0/CoreAPB3_0_APBmslave5_PRDATA_m_d_a0\[1\] -fixed no 337 33
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_225 -fixed no 156 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]_RNI8QFS1\[2\] -fixed no 333 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].REG_GEN.CONFIG_reg\[1\]\[0\] -fixed no 329 31
set_location reg_apb_wrp_0/reg16x8_0/mem_2_\[2\] -fixed no 120 46
set_location reg_apb_wrp_0/reg16x8_0/mem_10_\[4\] -fixed no 259 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[3\] -fixed no 302 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]_RNII4R22\[4\] -fixed no 387 33
set_location FCCC_0/GL1_INST -fixed no 224 54
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_45_set -fixed no 242 34
set_location reg_apb_wrp_0/reg16x8_0/mem_1_\[0\] -fixed no 193 34
set_location reg_apb_wrp_0/reg16x8_0/mem_9_\[6\] -fixed no 196 31
set_location reg_apb_wrp_0/reg16x8_0/mem_3__RNISIGN\[7\] -fixed no 252 48
set_location reg_apb_wrp_0/reg16x8_0/mem_3_\[3\] -fixed no 264 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_226 -fixed no 170 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].REG_INT.un34_intr_1 -fixed no 330 42
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_1_RNIF0DK01 -fixed no 379 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[13\].REG_GEN.CONFIG_reg\[13\]\[3\] -fixed no 313 40
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_2\[3\] -fixed no 182 48
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_5\[3\] -fixed no 196 69
set_location CoreGPIO_0/edge_both_2_sqmuxa_21_i -fixed no 398 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[25\].APB_32.INTR_reg_334_0_o2_1_0\[25\] -fixed no 301 39
set_location CoreAPB3_0/iPSELS\[2\] -fixed no 345 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[31\].REG_GEN.CONFIG_reg\[31\]2_0_a4_0_a2 -fixed no 379 42
set_location COREAPBLSRAM_0/PRDATA_reg\[30\] -fixed no 368 43
set_location reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_1__2_i_a2\[5\] -fixed no 198 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_40_set_RNIQICR -fixed no 144 81
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[6\] -fixed no 387 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[5\] -fixed no 330 40
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_4\[0\] -fixed no 235 60
set_location CoreAPB3_0/iPSELS_RNI61LRU\[3\] -fixed no 353 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_47_set_RNIO6TL -fixed no 196 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_32.INTR_reg_61_0_0_0_tz_1\[4\] -fixed no 369 30
set_location reg_apb_wrp_0/reg16x8_0/mem_0_\[1\] -fixed no 146 64
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_160_rs -fixed no 253 46
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_4_set_RNI519S -fixed no 120 66
set_location reg_apb_wrp_0/reg16x8_0/mem_2__RNIJLTN\[2\] -fixed no 120 45
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[22\] -fixed no 358 42
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[8\] -fixed no 375 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_66 -fixed no 157 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].APB_32.INTR_reg_386_0\[29\] -fixed no 314 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]_RNIG3391\[5\] -fixed no 373 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_79 -fixed no 108 27
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_32.edge_both\[7\] -fixed no 397 46
set_location CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_32.INTR_reg\[13\] -fixed no 317 46
set_location CoreGPIO_0/xhdl1.GEN_BITS\[31\].REG_GEN.CONFIG_reg\[31\]\[5\] -fixed no 392 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_26 -fixed no 185 27
set_location CoreGPIO_0/xhdl1.GEN_BITS\[27\].APB_32.edge_both_RNO\[27\] -fixed no 324 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_84 -fixed no 180 66
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].APB_32.GPOUT_reg\[20\] -fixed no 351 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_194 -fixed no 205 63
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[16\] -fixed no 364 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_211_rs_RNI25BI -fixed no 277 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_32.GPOUT_reg\[8\] -fixed no 366 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_159_rs -fixed no 241 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[6\] -fixed no 377 49
set_location reg_apb_wrp_0/reg16x8_0/mem_15_\[1\] -fixed no 206 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_94 -fixed no 231 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]_RNI4MFS1\[1\] -fixed no 336 33
set_location reg_apb_wrp_0/reg16x8_0/data_out\[7\] -fixed no 344 49
set_location CoreGPIO_0/edge_pos_2_sqmuxa_i_a2 -fixed no 370 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]\[4\] -fixed no 354 37
set_location reg_apb_wrp_0/reg16x8_0/mem_15_\[7\] -fixed no 145 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_32.INTR_reg\[15\] -fixed no 378 46
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[6\] -fixed no 317 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_236_rs_RNITBIQ -fixed no 108 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_32.edge_both\[6\] -fixed no 387 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]\[7\] -fixed no 363 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[13\].REG_GEN.CONFIG_reg\[13\]\[4\] -fixed no 321 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_50 -fixed no 228 45
set_location COREAPBLSRAM_0/PRDATA_reg\[6\] -fixed no 345 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_61 -fixed no 133 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_173_rs -fixed no 137 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].REG_GEN.CONFIG_reg\[18\]\[2\] -fixed no 335 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[23\].REG_GEN.CONFIG_reg\[23\]\[7\] -fixed no 390 40
set_location CoreAPB3_0/CoreAPB3_m2_10 -fixed no 344 51
set_location reg_apb_wrp_0/reg16x8_0/temp_data_RNO\[7\] -fixed no 188 60
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].REG_GEN.CONFIG_reg\[3\]\[0\] -fixed no 356 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[30\].APB_32.INTR_reg_399_0\[30\] -fixed no 359 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_254 -fixed no 155 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_21 -fixed no 169 78
set_location reg_apb_wrp_0/reg16x8_0/mem_5_\[0\] -fixed no 229 76
set_location CoreGPIO_0/xhdl1.GEN_BITS\[27\].APB_32.INTR_reg_360_0\[27\] -fixed no 339 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_75 -fixed no 111 27
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].APB_32.INTR_reg\[21\] -fixed no 360 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[13\].REG_GEN.CONFIG_reg\[13\]\[6\] -fixed no 322 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[3\] -fixed no 375 52
set_location CoreAPB3_0/CoreAPB3_0_APBmslave5_PRDATA_m_d_a0\[0\] -fixed no 380 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_154 -fixed no 202 45
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_12\[4\] -fixed no 190 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_32.INTR_reg\[5\] -fixed no 294 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.edge_both_37_iv_i_0\[2\] -fixed no 309 51
set_location reg_apb_wrp_0/reg16x8_0/mem_14_\[0\] -fixed no 146 34
set_location CoreAPB3_0/CoreAPB3_N_8_2_i_1 -fixed no 344 33
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_28_set -fixed no 172 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_12_set -fixed no 182 22
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]\[5\] -fixed no 331 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_129_rs_RNIPFDM -fixed no 158 63
set_location reg_apb_wrp_0/reg16x8_0/mem_9_\[3\] -fixed no 106 28
set_location reg_apb_wrp_0/reg16x8_0/mem_10__RNIDMMI\[0\] -fixed no 276 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_32.edge_neg_93_iv_i_0_0\[6\] -fixed no 388 48
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[17\] -fixed no 335 45
set_location reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_0__2_i_a2\[6\] -fixed no 183 69
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[14\] -fixed no 354 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_200_rs -fixed no 280 61
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_82 -fixed no 161 63
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].gpin1\[6\] -fixed no 395 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_4_set -fixed no 125 64
set_location CoreGPIO_0/xhdl1.GEN_BITS\[23\].APB_32.INTR_reg_308_0_o2_1_0\[23\] -fixed no 384 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[23\].REG_GEN.CONFIG_reg\[23\]\[2\] -fixed no 389 40
set_location reg_apb_wrp_0/reg16x8_0/mem_15_\[6\] -fixed no 157 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[12\].REG_GEN.CONFIG_reg\[12\]\[3\] -fixed no 365 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIS1E72\[5\] -fixed no 328 36
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_3\[1\] -fixed no 203 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_92 -fixed no 240 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]\[2\] -fixed no 376 34
set_location reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_10__2_i_a2\[7\] -fixed no 233 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_84_set_RNIK14P -fixed no 183 66
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIKPD72\[3\] -fixed no 338 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_77 -fixed no 160 51
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[21\] -fixed no 368 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].APB_32.edge_both\[29\] -fixed no 308 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_32.INTR_reg\[8\] -fixed no 346 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_174 -fixed no 205 78
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_32.edge_both\[14\] -fixed no 364 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_203 -fixed no 251 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.un5_PRDATA_o_0_a2_0_o2_s_RNIBS2P2 -fixed no 363 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_32.INTR_reg_113_0_o2_0_0\[8\] -fixed no 377 51
set_location reg_apb_wrp_0/reg16x8_0/mem_15__RNIL8TK\[1\] -fixed no 204 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_87_set -fixed no 168 61
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_32.INTR_reg_61_0_0\[4\] -fixed no 360 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_230_rs -fixed no 170 73
set_location reg_apb_wrp_0/reg16x8_0/mem_3__RNITLDU\[5\] -fixed no 210 45
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_108_set -fixed no 108 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_69 -fixed no 197 72
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].APB_32.INTR_reg_386_0_o2_1_0\[29\] -fixed no 308 36
set_location CoreAPB3_0/CoreAPB3_m2_0_a2_3_1 -fixed no 338 30
set_location reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_15__2_i_a2\[7\] -fixed no 191 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_168 -fixed no 193 63
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_29 -fixed no 255 63
set_location CoreGPIO_0/xhdl1.GEN_BITS\[27\].REG_GEN.CONFIG_reg\[27\]\[7\] -fixed no 332 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].REG_GEN.CONFIG_reg\[1\]\[3\] -fixed no 302 40
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[24\] -fixed no 338 48
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[22\] -fixed no 348 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]\[0\] -fixed no 326 34
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_0\[4\] -fixed no 191 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[1\] -fixed no 389 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[23\].REG_GEN.CONFIG_reg\[23\]\[6\] -fixed no 393 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_183_rs -fixed no 151 58
set_location CoreAPB3_0/CoreAPB3_m2_6_am_1_1 -fixed no 380 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].APB_32.INTR_reg\[22\] -fixed no 376 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_32.INTR_reg_178_0_o2_0_0\[13\] -fixed no 320 39
set_location reg_apb_wrp_0/reg16x8_0/mem_2__RNIRDSQ\[4\] -fixed no 122 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_14_set -fixed no 229 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_32.GPOUT_reg\[7\] -fixed no 362 40
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[28\] -fixed no 361 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[6\] -fixed no 379 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[25\].REG_GEN.CONFIG_reg\[25\]\[5\] -fixed no 301 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].APB_32.INTR_reg_295_0_o2_0_0\[22\] -fixed no 382 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].APB_32.INTR_reg_243_0_o2_1_0\[18\] -fixed no 317 51
set_location CoreAPB3_0/CoreAPB3_m2_2_bm -fixed no 377 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_38_set -fixed no 180 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_155_rs -fixed no 265 52
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_11\[2\] -fixed no 173 69
set_location CoreAPB3_0/iPSELS_RNII6HC2\[3\] -fixed no 337 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]\[6\] -fixed no 372 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]_RNIQ2J52\[5\] -fixed no 307 36
set_location reg_apb_wrp_0/fsm_ns_1_0_.m2 -fixed no 336 42
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[14\] -fixed no 357 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_247_rs -fixed no 228 25
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_118 -fixed no 241 27
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_65 -fixed no 154 69
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5 -fixed no 202 75
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_32.edge_neg_23_iv_i_0\[1\] -fixed no 295 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].APB_32.edge_both_RNO\[22\] -fixed no 383 48
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_3\[3\] -fixed no 181 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_163 -fixed no 122 63
set_location MSS_RESET_N_F2M_ibuf_RNIBBDD -fixed no 220 54
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_25 -fixed no 158 78
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GPOUT.un54_GPIO_OUT_i -fixed no 344 30
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_1\[3\] -fixed no 215 48
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_bm_1_1 -fixed no 307 39
set_location reg_apb_wrp_0/reg16x8_0/mem_3__RNI5HO01\[1\] -fixed no 239 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]\[4\] -fixed no 310 34
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_a2_13\[5\] -fixed no 194 69
set_location reg_apb_wrp_0/fsm\[0\] -fixed no 336 43
set_location COREAPBLSRAM_0/PRDATA_reg\[3\] -fixed no 336 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].gpin2\[0\] -fixed no 379 58
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.edge_both_9_iv_i_0\[0\] -fixed no 372 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_227_rs -fixed no 180 70
set_location reg_apb_wrp_0/reg16x8_0/mem_11_\[2\] -fixed no 277 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_161 -fixed no 198 75
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_71_set -fixed no 140 64
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[9\] -fixed no 355 48
set_location CoreAPB3_0/CoreAPB3_m6_0_bm -fixed no 383 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_134_rs_RNIUS2Q -fixed no 168 60
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[11\] -fixed no 321 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_210 -fixed no 145 84
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[29\] -fixed no 334 45
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2 -fixed no 336 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_67 -fixed no 199 75
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].REG_GEN.CONFIG_reg\[1\]\[6\] -fixed no 314 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[23\].REG_GEN.CONFIG_reg\[23\]\[1\] -fixed no 385 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_36 -fixed no 123 33
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_212 -fixed no 264 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_32.GPOUT_reg\[13\] -fixed no 313 46
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_RNI82L11 -fixed no 339 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_27 -fixed no 133 75
set_location reg_apb_wrp_0/reg16x8_0/mem_8_\[4\] -fixed no 148 61
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_80_set -fixed no 173 76
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].REG_GEN.CONFIG_reg\[20\]\[1\] -fixed no 378 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[31\].APB_32.INTR_reg\[31\] -fixed no 377 46
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_143_rs -fixed no 205 25
set_location CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_32.edge_both_RNO\[8\] -fixed no 382 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_41_set -fixed no 228 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_113 -fixed no 158 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[12\].APB_32.GPOUT_reg\[12\] -fixed no 350 49
set_location CoreAPB3_0/CoreAPB3_N_8_1_i_1 -fixed no 344 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].REG_GEN.CONFIG_reg\[3\]\[3\] -fixed no 326 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_32.edge_both_RNO\[13\] -fixed no 315 39
set_location reg_apb_wrp_0/reg16x8_0/mem_2__RNIVPBK\[5\] -fixed no 121 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]_RNI8R291\[1\] -fixed no 371 27
set_location reg_apb_wrp_0/reg16x8_0/mem_3_\[1\] -fixed no 242 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]2_0_a4_0_a2 -fixed no 376 39
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[21\] -fixed no 357 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_208 -fixed no 120 84
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_203_rs -fixed no 253 70
set_location reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_9__2_i_a2\[7\] -fixed no 202 36
set_location reg_apb_wrp_0/reg16x8_0/mem_4_\[5\] -fixed no 195 76
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[2\] -fixed no 394 40
set_location reg_apb_wrp_0/reg16x8_0/temp_data_RNO\[5\] -fixed no 215 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_164_rs_RNI9DOL -fixed no 194 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_111 -fixed no 102 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_78 -fixed no 193 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_198 -fixed no 239 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_83_set -fixed no 233 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_177_rs -fixed no 183 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_184 -fixed no 157 78
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_32.edge_both_65_iv_i_0\[4\] -fixed no 362 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_166_rs_RNI4KVK -fixed no 204 75
set_location CoreAPB3_0/CoreAPB3_m2_4_am -fixed no 349 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_130_rs -fixed no 186 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].APB_32.INTR_reg_217_0_o2_1_0\[16\] -fixed no 369 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]_RNICUFS1\[3\] -fixed no 325 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_245_rs -fixed no 255 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_31 -fixed no 265 60
set_location CoreGPIO_0/edge_both_2_sqmuxa_15_i_x2 -fixed no 367 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]_RNIOAGS1\[6\] -fixed no 314 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]_RNICN391\[0\] -fixed no 355 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_237 -fixed no 113 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]_RNIMBLA2\[6\] -fixed no 362 33
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_231 -fixed no 166 66
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNI0OP82\[1\] -fixed no 364 27
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_242_rs -fixed no 169 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_122_set -fixed no 134 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNICDV31\[7\] -fixed no 371 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]\[3\] -fixed no 374 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_233_rs -fixed no 163 46
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_146 -fixed no 121 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]_RNII5391\[6\] -fixed no 371 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI6BV72\[7\] -fixed no 304 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_7 -fixed no 193 72
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]_RNI6OQ22\[1\] -fixed no 395 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]2_0_a4_0_a2 -fixed no 340 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].REG_GEN.CONFIG_reg\[20\]_RNI89V31\[5\] -fixed no 356 33
set_location reg_apb_wrp_0/reg16x8_0/temp_data\[0\] -fixed no 189 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_225_rs -fixed no 161 70
set_location reg_apb_wrp_0/reg16x8_0/mem_4_\[7\] -fixed no 122 61
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_120_set -fixed no 170 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_32.INTR_reg_74_0_0_0_tz_1\[5\] -fixed no 292 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_111_set -fixed no 96 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]\[3\] -fixed no 324 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_168_rs_RNIJ8NM -fixed no 192 63
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[2\] -fixed no 361 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_222_rs -fixed no 174 82
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].gpin2\[3\] -fixed no 329 58
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]_RNICV291\[3\] -fixed no 374 48
set_location reg_apb_wrp_0/reg16x8_0/mem_14_\[1\] -fixed no 156 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[1\] -fixed no 374 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]\[5\] -fixed no 307 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_158 -fixed no 252 72
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_193 -fixed no 279 66
set_location reg_apb_wrp_0/reg16x8_0/temp_data_RNO\[2\] -fixed no 185 60
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[25\] -fixed no 325 45
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_190_rs -fixed no 264 61
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_32.INTR_reg_126_0_o2_1_0\[9\] -fixed no 310 45
set_location reg_apb_wrp_0/reg16x8_0/mem_14_\[7\] -fixed no 229 28
set_location reg_apb_wrp_0/reg16x8_0/mem_8_\[2\] -fixed no 134 64
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_206_rs -fixed no 228 82
set_location CoreAPB3_0/CoreAPB3_m2_14_1_2 -fixed no 348 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].gpin2\[2\] -fixed no 304 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_171_rs_RNIV2EH -fixed no 160 69
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_1\[2\] -fixed no 201 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]\[7\] -fixed no 381 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[7\] -fixed no 366 49
set_location reg_apb_wrp_0/reg16x8_0/mem_12_\[2\] -fixed no 174 67
set_location CoreGPIO_0/edge_both_2_sqmuxa_11_i_x2 -fixed no 367 30
set_location reg_apb_wrp_0/reg16x8_0/mem_12__RNI3NVT\[6\] -fixed no 171 69
set_location COREAPBLSRAM_0/PRDATA_reg\[24\] -fixed no 338 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].REG_GEN.CONFIG_reg\[3\]\[6\] -fixed no 325 43
set_location CoreAPB3_0/CoreAPB3_N_8_0_i_1 -fixed no 374 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_32.edge_both_23_iv_i_0\[1\] -fixed no 289 42
set_location reg_apb_wrp_0/reg16x8_0/mem_2_\[6\] -fixed no 163 28
set_location CoreGPIO_0/edge_both_2_sqmuxa_1_i -fixed no 312 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_191 -fixed no 275 66
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].REG_GEN.CONFIG_reg\[20\]2_0_a4_0_a2 -fixed no 381 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]_RNI810K1\[2\] -fixed no 325 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.INTR_reg_9_0_m2_0\[0\] -fixed no 377 57
set_location reg_apb_wrp_0/reg16x8_0/mem_11__RNIHEPQ\[6\] -fixed no 233 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]2_0_a4_0_a2 -fixed no 332 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_250 -fixed no 170 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_39 -fixed no 240 63
set_location CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_32.edge_both_RNO\[10\] -fixed no 320 51
set_location reg_apb_wrp_0/reg16x8_0/mem_9_\[1\] -fixed no 180 31
set_location CoreGPIO_0/edge_pos_2_sqmuxa_18_i_a2 -fixed no 329 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_178 -fixed no 193 78
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[9\] -fixed no 353 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_204_rs -fixed no 252 85
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_79_set -fixed no 99 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[31\].REG_GEN.CONFIG_reg\[31\]\[1\] -fixed no 384 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_187_rs -fixed no 194 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_252 -fixed no 148 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]2_0_a4_0_a2 -fixed no 381 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_109_set -fixed no 97 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_126 -fixed no 194 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.edge_both\[0\] -fixed no 372 58
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_236_rs -fixed no 110 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIGLD72\[2\] -fixed no 328 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_153 -fixed no 253 36
set_location reg_apb_wrp_0/reg16x8_0/mem_6_\[0\] -fixed no 250 61
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_248_rs -fixed no 180 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_178_rs -fixed no 192 82
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_16 -fixed no 168 78
set_location reg_apb_wrp_0/reg16x8_0/mem_0_\[5\] -fixed no 163 76
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]\[7\] -fixed no 370 52
set_location CoreAPB3_0/CoreAPB3_m5_1_2 -fixed no 348 39
set_location CoreAPB3_0/CoreAPB3_m2_8_am_1_1 -fixed no 375 33
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_68 -fixed no 145 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_249 -fixed no 205 39
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_11\[0\] -fixed no 186 69
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_49_set -fixed no 121 79
set_location reg_apb_wrp_0/reg16x8_0/mem_14_\[6\] -fixed no 240 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_28 -fixed no 162 36
set_location CoreGPIO_0/edge_neg_2_sqmuxa_25_i_0 -fixed no 381 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_44 -fixed no 234 69
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_151 -fixed no 168 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].APB_32.INTR_reg\[26\] -fixed no 318 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_234_rs -fixed no 126 40
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_12\[2\] -fixed no 181 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_228_rs -fixed no 141 73
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].APB_32.GPOUT_reg\[24\] -fixed no 323 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_32.INTR_reg\[11\] -fixed no 320 49
set_location reg_apb_wrp_0/reg16x8_0/mem_7_\[4\] -fixed no 252 73
set_location CoreGPIO_0/edge_neg_2_sqmuxa_8_i_0 -fixed no 361 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_35 -fixed no 204 63
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_0\[7\] -fixed no 201 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]2_0_a4_0_a2 -fixed no 374 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_18_set -fixed no 163 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_32.GPOUT_reg\[15\] -fixed no 376 46
set_location CoreGPIO_0/edge_both_2_sqmuxa_14_i_0 -fixed no 288 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_173 -fixed no 137 66
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_170_rs_RNIMMRL -fixed no 120 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_95_set -fixed no 252 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_6 -fixed no 196 63
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_31_set_RNIMA8B -fixed no 264 57
set_location reg_apb_wrp_0/reg16x8_0/temp_data\[4\] -fixed no 191 61
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_133_rs_RNIRKPK -fixed no 168 75
set_location CFG0_GND_INST -fixed no 161 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_167_rs_RNI9A1R -fixed no 148 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_35_set_RNI09DG -fixed no 200 66
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GPOUT.un64_GPIO_OUT_i -fixed no 356 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[2\] -fixed no 333 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_2 -fixed no 145 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].APB_32.INTR_reg_373_0\[28\] -fixed no 364 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_11 -fixed no 121 63
set_location reg_apb_wrp_0/reg16x8_0/mem_0_\[7\] -fixed no 172 64
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_171 -fixed no 158 69
set_location reg_apb_wrp_0/reg16x8_0/mem_14__RNIGAHT\[0\] -fixed no 152 33
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[12\] -fixed no 350 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[4\] -fixed no 387 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_165_rs_RNI08GR -fixed no 152 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_32.GPOUT_reg\[9\] -fixed no 353 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_37 -fixed no 256 63
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_147_rs -fixed no 109 34
set_location reg_apb_wrp_0/reg16x8_0/mem_2_\[3\] -fixed no 108 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_229 -fixed no 170 78
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a4_0_a2 -fixed no 369 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].APB_32.INTR_reg_295_0_o2_1_0\[22\] -fixed no 380 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_167 -fixed no 152 60
set_location CoreGPIO_0/xhdl1.GEN_BITS\[25\].APB_32.GPOUT_reg\[25\] -fixed no 319 46
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_42 -fixed no 192 78
set_location CoreAPB3_0/iPSELS_RNI1MB511\[3\] -fixed no 338 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].APB_32.edge_both_RNO\[20\] -fixed no 352 33
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_234 -fixed no 119 39
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[30\] -fixed no 358 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_188_rs -fixed no 253 61
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_73 -fixed no 190 30
set_location CoreAPB3_0/CoreAPB3_m6_0_ns -fixed no 382 36
set_location CoreGPIO_0/edge_both_2_sqmuxa_3_i -fixed no 361 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_32.edge_neg\[6\] -fixed no 388 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_134 -fixed no 171 60
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_32.INTR_reg_100_0_o2_1_0\[7\] -fixed no 396 45
set_location reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_14__2_i_a2\[5\] -fixed no 183 36
set_location CoreAPB3_0/CoreAPB3_m2_11 -fixed no 338 51
set_location CoreAPB3_0/iPSELS_RNI7I7M5\[3\] -fixed no 337 36
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_3\[6\] -fixed no 180 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[12\].APB_32.INTR_reg\[12\] -fixed no 352 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNI06E72\[6\] -fixed no 319 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[30\].APB_32.edge_both\[30\] -fixed no 378 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]2_0_a4_0_a2_0 -fixed no 353 33
set_location CoreAPB3_0/g0_6 -fixed no 366 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]\[5\] -fixed no 373 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_217_rs -fixed no 121 76
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.INTR_reg_35_0_m2\[2\] -fixed no 318 51
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_1\[5\] -fixed no 202 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIIUKB1\[4\] -fixed no 386 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].APB_32.GPOUT_reg\[18\] -fixed no 315 46
set_location reg_apb_wrp_0/reg16x8_0/mem_7_\[2\] -fixed no 120 85
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_125_set -fixed no 253 82
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_a2_13\[0\] -fixed no 192 69
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_88_set_RNICCUB -fixed no 234 39
set_location CoreAPB3_0/CoreAPB3_m6_0_bm_1_1 -fixed no 321 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_19 -fixed no 177 69
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_117 -fixed no 240 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[25\].APB_32.edge_both_RNO\[25\] -fixed no 300 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_201_rs -fixed no 258 58
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_215 -fixed no 179 84
set_location reg_apb_wrp_0/reg16x8_0/mem_1_\[4\] -fixed no 213 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.edge_both\[3\] -fixed no 330 58
set_location CoreGPIO_0/edge_both_2_sqmuxa_23_i_0 -fixed no 290 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_188 -fixed no 254 63
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].APB_32.edge_both_RNO\[18\] -fixed no 316 51
set_location CoreGPIO_0/edge_both_2_sqmuxa_25_i -fixed no 377 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].REG_GEN.CONFIG_reg\[2\]\[1\] -fixed no 329 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].gpin3\[0\] -fixed no 376 58
set_location CoreGPIO_0/xhdl1.GEN_BITS\[30\].REG_GEN.CONFIG_reg\[30\]\[4\] -fixed no 365 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]_RNIAVKA2\[3\] -fixed no 349 33
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_180_rs_RNIRMOP -fixed no 233 72
set_location reg_apb_wrp_0/reg16x8_0/mem_4__RNI1LP21\[1\] -fixed no 144 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]_RNISEGS1\[7\] -fixed no 323 51
set_location CoreAPB3_0/CoreAPB3_m2_6_bm -fixed no 342 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]_RNIIB0K1\[7\] -fixed no 305 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]_RNIUGR22\[7\] -fixed no 382 51
set_location reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_7__2_i_a2\[6\] -fixed no 255 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_32.INTR_reg\[9\] -fixed no 349 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_32.INTR_reg\[7\] -fixed no 371 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]_RNIAT291\[2\] -fixed no 362 27
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_216 -fixed no 276 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]2_0_a4_0_a2 -fixed no 377 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_32.INTR_reg_100_0\[7\] -fixed no 371 39
set_location CoreAPB3_0/CoreAPB3_m2_14 -fixed no 351 51
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_5\[1\] -fixed no 209 75
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].REG_GPOUT.un34_GPIO_OUT_i -fixed no 356 36
set_location CoreGPIO_0/edge_pos_2_sqmuxa_5_i_a2 -fixed no 291 42
set_location CoreAPB3_0/iPSELS_RNID7K011\[3\] -fixed no 379 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[23\].REG_GEN.CONFIG_reg\[23\]\[4\] -fixed no 390 37
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[26\] -fixed no 339 48
set_location reg_apb_wrp_0/reg16x8_0/mem_12__RNICSF41\[3\] -fixed no 179 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI23V31\[2\] -fixed no 385 27
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_231_rs -fixed no 166 67
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_set_RNIEHIN -fixed no 203 75
set_location CoreGPIO_0/xhdl1.GEN_BITS\[27\].APB_32.edge_both\[27\] -fixed no 324 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_77_set -fixed no 161 58
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]\[4\] -fixed no 385 34
set_location CoreGPIO_0/edge_pos_2_sqmuxa_2_i_0_0_a2 -fixed no 390 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_86_set -fixed no 168 76
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_58_set_RNIIPAE -fixed no 172 48
set_location reg_apb_wrp_0/reg16x8_0/mem_7__RNI1ELO\[2\] -fixed no 120 81
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_ns -fixed no 358 39
set_location COREAPBLSRAM_0/PRDATA_reg\[14\] -fixed no 359 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]\[2\] -fixed no 378 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].APB_32.INTR_reg_373_0_o2_1_0\[28\] -fixed no 364 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_32.edge_both_79_iv_i_0\[5\] -fixed no 288 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_15 -fixed no 207 78
set_location CoreGPIO_0/xhdl1.GEN_BITS\[23\].REG_GEN.CONFIG_reg\[23\]2_0_a4_0_a2 -fixed no 381 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[3\] -fixed no 386 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].APB_32.GPOUT_reg\[21\] -fixed no 361 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_32.edge_both_RNO\[7\] -fixed no 397 45
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_148_rs -fixed no 122 37
set_location CoreAPB3_0/CoreAPB3_m2_0_ns -fixed no 389 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_55_set -fixed no 253 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_50_set_RNIP9UK -fixed no 228 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIQUU72\[4\] -fixed no 323 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_142 -fixed no 240 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]\[0\] -fixed no 389 34
set_location CoreAPB3_0/iPSELS_RNIVREC11\[3\] -fixed no 343 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_183 -fixed no 158 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]_RNII7LA2\[5\] -fixed no 359 33
set_location reg_apb_wrp_0/reg16x8_0/mem_11_\[3\] -fixed no 265 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]2_0_a4_0_a2 -fixed no 334 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.edge_neg\[0\] -fixed no 375 58
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_8_set -fixed no 176 64
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_47_set -fixed no 196 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[25\].REG_GEN.CONFIG_reg\[25\]\[6\] -fixed no 306 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI4FN32\[0\] -fixed no 384 39
set_location reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_2__2_i_a2\[7\] -fixed no 186 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]\[5\] -fixed no 310 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_215_rs -fixed no 180 85
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_197 -fixed no 204 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[0\] -fixed no 388 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_181 -fixed no 110 27
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_128_rs -fixed no 145 64
set_location reg_apb_wrp_0/reg16x8_0/mem_11__RNID3DK\[5\] -fixed no 276 48
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_bm -fixed no 356 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]\[1\] -fixed no 369 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_63 -fixed no 147 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_212_rs -fixed no 265 43
set_location reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_5__2_i_a2\[5\] -fixed no 236 69
set_location reg_apb_wrp_0/fsm\[1\] -fixed no 342 43
set_location reg_apb_wrp_0/reg16x8_0/temp_data\[6\] -fixed no 186 61
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].APB_32.INTR_reg\[29\] -fixed no 314 49
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[30\] -fixed no 368 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIU2V72\[5\] -fixed no 309 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_86 -fixed no 171 75
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_66_set_RNI1G0Q -fixed no 156 72
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_17 -fixed no 146 72
set_location reg_apb_wrp_0/reg16x8_0/mem_15_\[2\] -fixed no 162 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_23 -fixed no 172 66
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]_RNIE70K1\[5\] -fixed no 311 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_169_rs -fixed no 191 73
set_location COREAPBLSRAM_0/PRDATA_reg\[5\] -fixed no 338 52
set_location reg_apb_wrp_0/reg16x8_0/mem_6__RNI5OVQ\[4\] -fixed no 262 63
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_7\[7\] -fixed no 168 63
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[11\] -fixed no 340 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_38 -fixed no 180 27
set_location reg_apb_wrp_0/reg16x8_0/mem_1_\[2\] -fixed no 231 58
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]\[3\] -fixed no 364 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]_RNIEP391\[1\] -fixed no 352 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]_RNIC50K1\[4\] -fixed no 312 36
set_location reg_apb_wrp_0/reg16x8_0/mem_5_\[4\] -fixed no 240 73
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_96 -fixed no 207 63
set_location COREAPBLSRAM_0/PRDATA_reg\[23\] -fixed no 362 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.GPOUT_reg\[2\] -fixed no 347 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_153_rs -fixed no 252 37
set_location CoreGPIO_0/edge_both_2_sqmuxa_16_i -fixed no 363 33
set_location CoreAPB3_0/g0_0 -fixed no 335 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.edge_pos_51_iv_i_0\[3\] -fixed no 325 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_176_rs -fixed no 144 82
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_32.GPOUT_reg\[1\] -fixed no 337 34
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_1\[1\] -fixed no 215 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_197_rs_RNIL735 -fixed no 205 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_32.INTR_reg_178_0\[13\] -fixed no 317 45
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_207 -fixed no 232 39
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_3\[4\] -fixed no 184 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]\[7\] -fixed no 306 37
set_location reg_apb_wrp_0/reg16x8_0/mem_3_\[5\] -fixed no 205 46
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_201 -fixed no 251 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_122 -fixed no 132 33
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[26\] -fixed no 319 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_131_rs_RNIEHEP -fixed no 173 75
set_location CoreAPB3_0/CoreAPB3_m2_2_bm_1_1 -fixed no 313 36
set_location CoreAPB3_0/CoreAPB3_m2_2_am_1_1 -fixed no 378 42
set_location reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_12__2_i_a2\[4\] -fixed no 185 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_32.edge_both_RNO\[14\] -fixed no 364 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_3 -fixed no 176 84
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_157 -fixed no 205 45
set_location reg_apb_wrp_0/reg16x8_0/mem_11_\[5\] -fixed no 276 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_255 -fixed no 145 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_81 -fixed no 148 66
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_65_set -fixed no 143 70
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].APB_32.GPOUT_reg\[16\] -fixed no 365 52
set_location CoreGPIO_0/edge_pos_2_sqmuxa_5_i_0 -fixed no 295 39
set_location reg_apb_wrp_0/reg16x8_0/mem_11_\[4\] -fixed no 240 46
set_location reg_apb_wrp_0/wr_enable -fixed no 343 43
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[20\] -fixed no 351 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[7\] -fixed no 304 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_255_rs -fixed no 133 46
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]\[2\] -fixed no 391 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].gpin3\[3\] -fixed no 328 58
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_113_set_RNIJIQI -fixed no 156 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[25\].APB_32.INTR_reg_334_0\[25\] -fixed no 314 45
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_70_set -fixed no 160 70
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_91 -fixed no 275 42
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[20\] -fixed no 351 42
set_location CoreAPB3_0/CoreAPB3_m2_9 -fixed no 344 57
set_location CoreAPB3_0/g0_2 -fixed no 341 39
set_location reg_apb_wrp_0/reg16x8_0/mem_13_\[0\] -fixed no 132 49
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_11\[4\] -fixed no 147 69
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_252_rs -fixed no 144 46
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[25\] -fixed no 332 45
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_181_rs_RNI3SOU -fixed no 113 27
set_location CoreGPIO_0/xhdl1.GEN_BITS\[13\].REG_GEN.CONFIG_reg\[13\]2_0_a4_0_a2 -fixed no 333 36
set_location reg_apb_wrp_0/reg16x8_0/mem_2__RNIN1DH\[3\] -fixed no 108 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[2\] -fixed no 395 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_1_set -fixed no 120 79
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_12\[6\] -fixed no 193 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_177 -fixed no 183 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[12\].APB_32.edge_both\[12\] -fixed no 358 34
set_location reg_apb_wrp_0/reg16x8_0/mem_3_\[7\] -fixed no 252 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_174_rs -fixed no 204 82
set_location CoreAPB3_0/CoreAPB3_0_APBmslave5_PRDATA_m_d_a0\[6\] -fixed no 375 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_218_rs -fixed no 229 43
set_location reg_apb_wrp_0/reg16x8_0/mem_10__RNILCFV\[2\] -fixed no 250 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].gpin2\[6\] -fixed no 394 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_40_set -fixed no 146 82
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].APB_32.GPOUT_reg\[22\] -fixed no 348 49
set_location CoreGPIO_0/edge_pos_2_sqmuxa_4_i_0 -fixed no 371 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]\[5\] -fixed no 369 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]\[4\] -fixed no 363 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_73_set -fixed no 187 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].APB_32.INTR_reg\[28\] -fixed no 364 40
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_4\[3\] -fixed no 203 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_91_set -fixed no 273 43
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_0\[0\] -fixed no 194 39
set_location reg_apb_wrp_0/reg16x8_0/mem_12_\[3\] -fixed no 177 73
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[29\] -fixed no 317 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[7\] -fixed no 386 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_112_set -fixed no 145 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_149 -fixed no 120 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.edge_neg\[3\] -fixed no 333 58
set_location CoreGPIO_0/xhdl1.GEN_BITS\[25\].REG_GEN.CONFIG_reg\[25\]2_0_a4_0_a2 -fixed no 329 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_32.INTR_reg_74_0_0\[5\] -fixed no 294 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].APB_32.INTR_reg_321_0\[24\] -fixed no 322 48
set_location reg_apb_wrp_0/reg16x8_0/mem_5_\[2\] -fixed no 147 82
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_82_set -fixed no 156 64
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_32.INTR_reg_87_0_0_m2\[6\] -fixed no 385 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_126_set -fixed no 194 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNIABV31\[6\] -fixed no 357 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]2_0_a4_0_a2 -fixed no 318 33
set_location CoreGPIO_0/edge_both_2_sqmuxa_10_i -fixed no 313 51
set_location reg_apb_wrp_0/reg16x8_0/mem_8_\[6\] -fixed no 157 73
set_location reg_apb_wrp_0/reg16x8_0/mem_12__RNI6V831\[7\] -fixed no 165 66
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_186_rs -fixed no 137 76
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_110_set -fixed no 150 40
set_location CoreGPIO_0/edge_both_2_sqmuxa_2_i -fixed no 313 39
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[7\] -fixed no 357 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_43_set -fixed no 197 25
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[1\] -fixed no 371 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].REG_GEN.CONFIG_reg\[20\]\[0\] -fixed no 380 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_251_rs_RNI9R3P -fixed no 136 57
set_location reg_apb_wrp_0/reg16x8_0/mem_3__RNI159N\[0\] -fixed no 132 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_89 -fixed no 272 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_138 -fixed no 231 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].REG_INT.un34_intr_u_ns_1 -fixed no 329 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_140 -fixed no 215 51
set_location reg_apb_wrp_0/reg16x8_0/data_out\[4\] -fixed no 339 52
set_location reg_apb_wrp_0/reg16x8_0/mem_2_\[1\] -fixed no 161 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_101_set -fixed no 253 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].APB_32.INTR_reg\[16\] -fixed no 363 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].REG_GEN.CONFIG_reg\[18\]\[5\] -fixed no 319 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[1\] -fixed no 338 28
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_5\[7\] -fixed no 176 69
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_145 -fixed no 161 36
set_location reg_apb_wrp_0/reg16x8_0/mem_9_\[5\] -fixed no 147 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_99 -fixed no 241 69
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_242_rs_RNIMQ38 -fixed no 165 30
set_location COREAPBLSRAM_0/PRDATA_reg\[1\] -fixed no 343 58
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]\[0\] -fixed no 355 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_165_rs -fixed no 153 70
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].REG_GEN.CONFIG_reg\[20\]_RNI01V31\[1\] -fixed no 374 30
set_location CoreAPB3_0/CoreAPB3_m2_4_am_1_1 -fixed no 350 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.GPOUT_reg_RNI20L91\[3\] -fixed no 355 39
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[9\] -fixed no 356 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_18 -fixed no 177 66
set_location CoreGPIO_0/edge_neg_2_sqmuxa_9_i_0 -fixed no 332 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[27\].APB_32.INTR_reg_360_0_o2_0_0\[27\] -fixed no 327 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_230 -fixed no 168 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.INTR_reg_35_0_0_0_tz_1\[2\] -fixed no 311 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]_RNIE8H61\[6\] -fixed no 317 36
set_location reg_apb_wrp_0/reg16x8_0/mem_12_\[5\] -fixed no 169 82
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_32.edge_neg\[5\] -fixed no 291 37
set_location CoreGPIO_0/edge_both_2_sqmuxa_9_i -fixed no 324 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_232 -fixed no 135 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_79_set_RNIJ8A81 -fixed no 104 27
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_129 -fixed no 157 63
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[27\] -fixed no 350 42
set_location reg_apb_wrp_0/reg16x8_0/mem_12_\[4\] -fixed no 139 73
set_location CoreGPIO_0/xhdl1.GEN_BITS\[23\].REG_GEN.CONFIG_reg\[23\]\[3\] -fixed no 385 43
set_location CoreAPB3_0/CoreAPB3_m2_0_a2_7_1 -fixed no 324 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_184_rs -fixed no 155 79
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_175_rs_RNI0LC21 -fixed no 196 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].APB_32.INTR_reg_256_0\[19\] -fixed no 315 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_85 -fixed no 144 66
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_133 -fixed no 169 75
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_32.INTR_reg_87_0_0_m2_0\[6\] -fixed no 393 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[13\].REG_GEN.CONFIG_reg\[13\]\[2\] -fixed no 337 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]\[5\] -fixed no 378 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_84_set -fixed no 183 67
set_location reg_apb_wrp_0/reg16x8_0/mem_9_\[7\] -fixed no 109 28
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_1\[6\] -fixed no 214 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_32.edge_pos\[4\] -fixed no 370 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_1 -fixed no 121 75
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.INTR_reg_35_0_m2_0\[2\] -fixed no 312 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_95 -fixed no 252 42
set_location reg_apb_wrp_0/reg16x8_0/mem_1__1_sqmuxa_0_a2 -fixed no 196 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_120 -fixed no 172 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]2_0_a4_0_a2 -fixed no 335 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].REG_GEN.CONFIG_reg\[2\]2_0_a4_0_a2_1 -fixed no 361 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_7_set -fixed no 189 73
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_131 -fixed no 175 75
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_209_rs -fixed no 281 37
set_location CoreAPB3_0/iPSELS_RNIAUGC2\[3\] -fixed no 341 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_21_set_RNI99FV -fixed no 171 78
set_location CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_32.INTR_reg_139_0\[10\] -fixed no 322 45
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_146_rs -fixed no 122 46
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]\[2\] -fixed no 362 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_123_set -fixed no 228 64
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[6\] -fixed no 369 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_125 -fixed no 253 78
set_location CoreAPB3_0/CoreAPB3_m2_8_am -fixed no 373 33
set_location CoreAPB3_0/CoreAPB3_m2_4_ns -fixed no 342 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].APB_32.INTR_reg_230_0_o2_0_0\[17\] -fixed no 314 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_204 -fixed no 255 78
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[15\] -fixed no 373 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_33 -fixed no 228 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_171_rs -fixed no 158 73
set_location CoreGPIO_0/xhdl1.GEN_BITS\[27\].REG_GEN.CONFIG_reg\[27\]\[1\] -fixed no 357 37
set_location CoreAPB3_0/iPSELS_0\[2\] -fixed no 341 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_87 -fixed no 170 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_70 -fixed no 159 69
set_location reg_apb_wrp_0/reg16x8_0/mem_4_\[0\] -fixed no 205 76
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].APB_32.INTR_reg_321_0_o2_0_0\[24\] -fixed no 374 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNIOTD72\[4\] -fixed no 359 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[30\].REG_GEN.CONFIG_reg\[30\]\[7\] -fixed no 368 49
set_location CoreGPIO_0/edge_neg_2_sqmuxa_i_0_0 -fixed no 392 48
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_12\[7\] -fixed no 200 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_104 -fixed no 142 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[1\] -fixed no 339 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_172_rs -fixed no 231 76
set_location reg_apb_wrp_0/reg16x8_0/mem_8_\[3\] -fixed no 156 70
set_location CoreGPIO_0/xhdl1.GEN_BITS\[12\].APB_32.INTR_reg_165_0_o2_0_0\[12\] -fixed no 366 33
set_location CoreAPB3_0/g0 -fixed no 337 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]_RNIGR391\[2\] -fixed no 332 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_157_rs -fixed no 205 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_97 -fixed no 276 66
set_location COREAPBLSRAM_0/PRDATA_reg\[13\] -fixed no 333 46
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]_RNIMUI52\[4\] -fixed no 322 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_187 -fixed no 196 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_99_set -fixed no 246 70
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]\[2\] -fixed no 333 34
set_location CoreAPB3_0/iPSELS_RNIN93E4\[3\] -fixed no 338 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_239_rs -fixed no 97 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].REG_GEN.CONFIG_reg\[18\]_RNII4I61\[5\] -fixed no 333 51
set_location CoreAPB3_0/g0_2_3 -fixed no 342 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_51_set -fixed no 152 85
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[2\] -fixed no 385 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_127_set -fixed no 229 79
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].APB_32.edge_both\[16\] -fixed no 362 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]_RNI6VVJ1\[1\] -fixed no 332 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[1\] -fixed no 395 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[25\].REG_GEN.CONFIG_reg\[25\]\[7\] -fixed no 300 40
set_location reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_4__2_i_a2\[5\] -fixed no 193 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_32.INTR_reg_61_0_m2\[4\] -fixed no 366 30
set_location reg_apb_wrp_0/reg16x8_0/temp_data_RNO\[6\] -fixed no 186 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_144_rs -fixed no 179 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_32.INTR_reg\[4\] -fixed no 360 31
set_location COREAPBLSRAM_0/PRDATA_reg\[8\] -fixed no 367 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[30\].REG_GEN.CONFIG_reg\[30\]\[6\] -fixed no 365 49
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[23\] -fixed no 362 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_136_rs_RNID1TQ -fixed no 192 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]\[7\] -fixed no 305 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_107_set_RNIQ3951 -fixed no 96 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[4\] -fixed no 323 37
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_5\[6\] -fixed no 185 75
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_139_rs -fixed no 192 22
set_location CoreGPIO_0/xhdl1.GEN_BITS\[27\].APB_32.INTR_reg\[27\] -fixed no 339 43
set_location reg_apb_wrp_0/reg16x8_0/temp_data\[7\] -fixed no 188 61
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_221_rs_RNI43JO -fixed no 146 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_166 -fixed no 195 75
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_32.edge_pos_79_iv_i_0\[5\] -fixed no 288 36
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[28\] -fixed no 365 42
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[28\] -fixed no 367 39
set_location reg_apb_wrp_0/reg16x8_0/mem_7_\[6\] -fixed no 179 85
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].APB_32.INTR_reg_295_0\[22\] -fixed no 376 48
set_location COREAPBLSRAM_0/wen_0 -fixed no 365 39
set_location reg_apb_wrp_0/reg16x8_0/mem_14_\[2\] -fixed no 173 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]2_0_a4_0_a2_1 -fixed no 363 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNICC9B\[1\] -fixed no 378 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_158_rs_RNI2CFK -fixed no 250 72
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_8_set_RNI90TH -fixed no 173 63
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_4\[7\] -fixed no 202 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_233_rs_RNIKJMA1 -fixed no 156 45
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_3_set -fixed no 174 85
set_location COREAPBLSRAM_0/PRDATA4_s -fixed no 365 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_54 -fixed no 241 81
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin3\[4\] -fixed no 377 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]_RNI00E11\[0\] -fixed no 390 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].APB_32.GPOUT_reg\[29\] -fixed no 317 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIAMKB1\[0\] -fixed no 387 39
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_2\[2\] -fixed no 180 48
set_location CoreAPB3_0/CoreAPB3_m2_2_am -fixed no 377 42
set_location reg_apb_wrp_0/reg16x8_0/mem_13_\[1\] -fixed no 157 46
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[7\] -fixed no 393 40
set_location CoreAPB3_0/CoreAPB3_m2_8_bm_1_1 -fixed no 334 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_181_rs -fixed no 107 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].APB_32.INTR_reg_269_0_o2_1_0\[20\] -fixed no 354 33
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_25_set -fixed no 156 79
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_115_set -fixed no 170 40
set_location reg_apb_wrp_0/reg16x8_0/mem_13_\[7\] -fixed no 96 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].APB_32.edge_both_RNO\[16\] -fixed no 362 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].APB_32.edge_both\[28\] -fixed no 369 34
set_location CoreGPIO_0/edge_both_2_sqmuxa_31_i -fixed no 360 51
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_3\[0\] -fixed no 187 36
set_location reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_13__2_i_a2\[5\] -fixed no 183 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_32.edge_pos_65_iv_i_0\[4\] -fixed no 370 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]2_0_a4_0_a2 -fixed no 367 33
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_182_rs -fixed no 243 82
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].REG_GEN.CONFIG_reg\[1\]\[1\] -fixed no 327 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_199_rs -fixed no 260 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]_RNI6RKA2\[2\] -fixed no 387 27
set_location reg_apb_wrp_0/reg16x8_0/mem_6_\[4\] -fixed no 244 64
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_116 -fixed no 230 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_61_set -fixed no 134 58
set_location reg_apb_wrp_0/reg16x8_0/mem_14__1_sqmuxa_0_a2 -fixed no 199 36
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_2\[0\] -fixed no 188 42
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[16\] -fixed no 365 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].REG_GEN.CONFIG_reg\[2\]_RNIK6I61\[6\] -fixed no 315 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_32.INTR_reg_139_0_o2_0_0\[10\] -fixed no 332 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].gpin1\[2\] -fixed no 302 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]_RNIK6GS1\[5\] -fixed no 335 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].APB_32.INTR_reg\[19\] -fixed no 315 49
set_location reg_apb_wrp_0/reg16x8_0/mem_2__RNI4TJP\[7\] -fixed no 170 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]\[6\] -fixed no 307 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_60 -fixed no 151 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_158_rs -fixed no 256 73
set_location CoreGPIO_0/edge_both_2_sqmuxa_7_i -fixed no 293 39
set_location reg_apb_wrp_0/reg16x8_0/mem_0_\[0\] -fixed no 167 76
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[10\] -fixed no 323 45
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_20 -fixed no 147 72
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.un5_PRDATA_o_0_a2_0_o2_s -fixed no 362 36
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[10\] -fixed no 342 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_54_set_RNISMNC -fixed no 240 84
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].APB_32.edge_both\[26\] -fixed no 330 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a4_0_a2_0 -fixed no 372 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].APB_32.INTR_reg_256_0_o2_1_0\[19\] -fixed no 333 42
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_1\[7\] -fixed no 347 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].APB_32.GPOUT_reg\[28\] -fixed no 367 40
set_location reg_apb_wrp_0/reg16x8_0/mem_9__1_sqmuxa_0_a2 -fixed no 196 36
set_location reg_apb_wrp_0/reg16x8_0/mem_15_\[3\] -fixed no 132 58
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_243 -fixed no 168 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[4\] -fixed no 367 28
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_5\[2\] -fixed no 181 75
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_13 -fixed no 232 75
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].REG_GEN.CONFIG_reg\[18\]\[6\] -fixed no 315 52
set_location COREAPBLSRAM_0/PRDATA_reg\[21\] -fixed no 357 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]\[0\] -fixed no 390 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_52 -fixed no 204 45
set_location reg_apb_wrp_0/reg16x8_0/data_out\[6\] -fixed no 347 52
set_location COREAPBLSRAM_0/PRDATA_reg\[28\] -fixed no 361 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[30\].REG_GEN.CONFIG_reg\[30\]\[5\] -fixed no 360 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_32.INTR_reg_152_0_o2_1_0\[11\] -fixed no 330 39
set_location reg_apb_wrp_0/reg16x8_0/mem_13_\[6\] -fixed no 156 40
set_location COREAPBLSRAM_0/PRDATA_reg\[22\] -fixed no 358 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_88 -fixed no 229 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_46 -fixed no 245 78
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]\[1\] -fixed no 352 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_32.edge_both\[1\] -fixed no 293 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_76_set -fixed no 157 58
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_59_set -fixed no 204 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_212_rs_RNI5DKN -fixed no 265 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]\[0\] -fixed no 341 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[27\].REG_GEN.CONFIG_reg\[27\]\[2\] -fixed no 328 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]\[3\] -fixed no 374 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_98 -fixed no 274 66
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[19\] -fixed no 316 48
set_location reg_apb_wrp_0/reg16x8_0/mem_1_\[6\] -fixed no 240 34
set_location CoreAPB3_0/u_mux_p_to_b3/g0 -fixed no 336 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_35_set -fixed no 200 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].APB_32.INTR_reg_243_0\[18\] -fixed no 312 45
set_location reg_apb_wrp_0/reg16x8_0/mem_7_\[3\] -fixed no 144 85
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_141_rs -fixed no 200 52
set_location CoreGPIO_0/edge_pos_2_sqmuxa_3_i_a2 -fixed no 299 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_32.INTR_reg_113_0_o2_1_0\[8\] -fixed no 384 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_46_set -fixed no 243 79
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_196 -fixed no 251 63
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_69_set_RNIDLDH -fixed no 196 72
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_1_RNIQL321 -fixed no 347 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_8 -fixed no 173 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_142_rs -fixed no 244 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]_RNIG2GS1\[4\] -fixed no 327 33
set_location CoreGPIO_0/PRDATA_m1_e -fixed no 359 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]\[0\] -fixed no 342 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].APB_32.INTR_reg_269_0\[20\] -fixed no 354 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_219 -fixed no 194 72
set_location reg_apb_wrp_0/reg16x8_0/mem_6_\[2\] -fixed no 229 64
set_location CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[4\] -fixed no 340 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]2_0_a4_0_a2 -fixed no 327 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[12\].REG_GEN.CONFIG_reg\[12\]\[7\] -fixed no 366 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_135_rs -fixed no 173 64
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin2\[4\] -fixed no 367 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_41 -fixed no 214 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_9 -fixed no 194 63
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].APB_32.INTR_reg\[24\] -fixed no 322 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[23\].APB_32.edge_both_RNO\[23\] -fixed no 374 45
set_location CoreAPB3_0/iPSELS_RNIC0HC2\[3\] -fixed no 346 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].REG_GEN.CONFIG_reg\[3\]\[1\] -fixed no 348 37
set_location reg_apb_wrp_0/reg16x8_0/mem_12__1_sqmuxa_0_a2 -fixed no 175 69
set_location reg_apb_wrp_0/reg16x8_0/mem_15_\[5\] -fixed no 158 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]_RNIUIKA2\[0\] -fixed no 382 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_97_set -fixed no 281 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].APB_32.INTR_reg\[18\] -fixed no 312 46
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_32.INTR_reg_87_0_0\[6\] -fixed no 375 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].REG_GEN.CONFIG_reg\[18\]\[3\] -fixed no 313 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_223 -fixed no 133 63
set_location reg_apb_wrp_0/reg16x8_0/temp_data\[5\] -fixed no 215 58
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]_RNI2BJ52\[7\] -fixed no 304 36
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_7\[1\] -fixed no 148 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]_RNIKV391\[4\] -fixed no 350 36
set_location reg_apb_wrp_0/reg16x8_0/mem_2__RNIK0IK\[0\] -fixed no 183 27
set_location reg_apb_wrp_0/reg16x8_0/mem_15_\[4\] -fixed no 163 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_32.edge_neg_65_iv_i_0\[4\] -fixed no 363 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_88_set -fixed no 234 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].APB_32.INTR_reg_256_0_o2_0_0\[19\] -fixed no 327 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIM2LB1\[6\] -fixed no 393 42
set_location CoreAPB3_0/iPSELS_sx\[2\] -fixed no 347 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_137 -fixed no 180 24
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.edge_neg_37_iv_i_0\[2\] -fixed no 308 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_235 -fixed no 97 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a4_0_a2_0_RNIBB9M2 -fixed no 376 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].REG_GEN.CONFIG_reg\[2\]\[2\] -fixed no 334 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNI27V72\[6\] -fixed no 315 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]_RNIG90K1\[6\] -fixed no 314 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.INTR_reg_9_0_0_0_tz\[0\] -fixed no 373 57
set_location CoreAPB3_0/iPSELS_RNINUV221\[3\] -fixed no 343 33
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_124_set -fixed no 239 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.edge_both\[2\] -fixed no 309 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]\[1\] -fixed no 332 31
set_location CoreGPIO_0/edge_both_2_sqmuxa_13_i -fixed no 301 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].REG_GEN.CONFIG_reg\[20\]\[3\] -fixed no 348 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_156 -fixed no 230 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.INTR_reg\[3\] -fixed no 335 43
set_location reg_apb_wrp_0/reg16x8_0/mem_10_\[0\] -fixed no 289 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_32.edge_neg\[4\] -fixed no 363 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_195_rs -fixed no 235 70
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_69_set -fixed no 196 73
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_108 -fixed no 108 48
set_location reg_apb_wrp_0/reg16x8_0/mem_10__RNIRVOI\[4\] -fixed no 259 66
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[7\] -fixed no 335 40
set_location reg_apb_wrp_0/reg16x8_0/mem_6__RNI8DDT\[7\] -fixed no 228 63
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].APB_32.GPOUT_reg\[19\] -fixed no 316 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_236 -fixed no 109 48
set_location reg_apb_wrp_0/reg16x8_0/mem_3__RNI9T7Q\[2\] -fixed no 196 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].APB_32.edge_both_RNO\[28\] -fixed no 365 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]\[4\] -fixed no 322 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[7\] -fixed no 371 34
set_location reg_apb_wrp_0/reg16x8_0/temp_data\[1\] -fixed no 209 58
set_location CoreGPIO_0/xhdl1.GEN_BITS\[27\].REG_GEN.CONFIG_reg\[27\]\[0\] -fixed no 353 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]\[3\] -fixed no 301 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].APB_32.INTR_reg_347_0\[26\] -fixed no 318 48
set_location CoreGPIO_0/edge_both_2_sqmuxa_19_i -fixed no 305 42
set_location reg_apb_wrp_0/reg16x8_0/mem_5_\[6\] -fixed no 157 79
set_location CoreGPIO_0/xhdl1.GEN_BITS\[30\].APB_32.GPOUT_reg\[30\] -fixed no 358 49
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[27\] -fixed no 356 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.INTR_reg\[2\] -fixed no 323 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_176 -fixed no 147 81
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[6\] -fixed no 333 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_49 -fixed no 121 78
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.edge_pos\[3\] -fixed no 325 58
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_248 -fixed no 180 42
set_location reg_apb_wrp_0/reg16x8_0/mem_8_\[1\] -fixed no 141 61
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_32.edge_both_93_iv_i_0_i_x2\[6\] -fixed no 386 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_200 -fixed no 277 60
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[5\] -fixed no 309 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_223_rs_RNIS0EV -fixed no 134 66
set_location reg_apb_wrp_0/reg16x8_0/mem_1_\[3\] -fixed no 204 25
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_am_1_1 -fixed no 366 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].REG_INT.un34_intr_u_bm -fixed no 325 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]_RNI0IFS1\[0\] -fixed no 328 33
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_0\[3\] -fixed no 194 36
set_location reg_apb_wrp_0/reg16x8_0/mem_2_\[5\] -fixed no 122 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[25\].APB_32.edge_both\[25\] -fixed no 300 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_32.INTR_reg_126_0_o2_0_0\[9\] -fixed no 308 45
set_location CoreGPIO_0/edge_both_2_sqmuxa_i_0 -fixed no 310 51
set_location CoreAPB3_0/CoreAPB3_m2_2_ns -fixed no 378 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_202 -fixed no 229 60
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]_RNI2NKA2\[1\] -fixed no 372 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_116_set -fixed no 234 31
set_location reg_apb_wrp_0/reg16x8_0/mem_13__1_sqmuxa_0_a2 -fixed no 165 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_102_set -fixed no 252 58
set_location CoreAPB3_0/CoreAPB3_N_8_3_i_1 -fixed no 346 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[4\] -fixed no 386 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_103 -fixed no 248 69
set_location COREAPBLSRAM_0/PRDATA_reg\[27\] -fixed no 356 43
set_location reg_apb_wrp_0/rd_enable -fixed no 340 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_32.INTR_reg_139_0_o2_1_0\[10\] -fixed no 327 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_72_set -fixed no 196 37
set_location COREAPBLSRAM_0/PRDATA_reg\[26\] -fixed no 339 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_100_set -fixed no 208 64
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_90_set -fixed no 277 46
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_m6_i_0_1 -fixed no 354 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]2_0_a4_0_a2 -fixed no 383 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]\[6\] -fixed no 318 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_117_set_RNIVIV7 -fixed no 252 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_101 -fixed no 254 66
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_162 -fixed no 150 69
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_45 -fixed no 241 33
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[10\] -fixed no 343 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]\[3\] -fixed no 373 52
set_location reg_apb_wrp_0/reg16x8_0/mem_2_\[7\] -fixed no 168 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_42_set -fixed no 195 79
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[1\] -fixed no 351 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_30 -fixed no 120 42
set_location CoreGPIO_0/edge_both_2_sqmuxa_24_i -fixed no 375 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]\[1\] -fixed no 336 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].REG_GPOUT.un14_GPIO_OUT_i -fixed no 338 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_32.edge_both\[5\] -fixed no 288 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[31\].REG_GEN.CONFIG_reg\[31\]\[3\] -fixed no 391 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]\[7\] -fixed no 334 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.un5_PRDATA_o_0_a2_0_o2 -fixed no 367 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_93_set -fixed no 280 46
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_228 -fixed no 148 72
set_location CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[0\] -fixed no 328 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_74_set_RNI8B5V -fixed no 193 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].APB_32.INTR_reg_282_0_o2_0_0\[21\] -fixed no 305 36
set_location CoreAPB3_0/CoreAPB3_m6_ns -fixed no 352 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]\[1\] -fixed no 336 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_57_set -fixed no 166 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]\[3\] -fixed no 303 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[31\].REG_GEN.CONFIG_reg\[31\]\[6\] -fixed no 384 43
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[18\] -fixed no 315 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].APB_32.edge_both\[20\] -fixed no 352 34
set_location CoreGPIO_0/edge_pos_2_sqmuxa_4_i_a2 -fixed no 375 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]\[7\] -fixed no 382 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_156_rs -fixed no 230 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_83 -fixed no 232 36
set_location reg_apb_wrp_0/reg16x8_0/temp_data\[2\] -fixed no 185 61
set_location COREAPBLSRAM_0/PRDATA_reg\[11\] -fixed no 341 49
set_location CoreAPB3_0/CoreAPB3_m2_0_bm_1_1 -fixed no 337 30
set_location COREAPBLSRAM_0/PRDATA_reg\[18\] -fixed no 348 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_21_set -fixed no 171 79
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_3\[2\] -fixed no 185 36
set_location COREAPBLSRAM_0/PRDATA_reg\[12\] -fixed no 350 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_47 -fixed no 198 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[31\].APB_32.INTR_reg_412_0\[31\] -fixed no 377 45
set_location CoreGPIO_0/edge_both_2_sqmuxa_26_i -fixed no 373 45
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_112 -fixed no 159 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_163_rs -fixed no 120 67
set_location reg_apb_wrp_0/reg16x8_0/mem_3_\[0\] -fixed no 133 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_93 -fixed no 279 45
set_location CoreGPIO_0/edge_pos_2_sqmuxa_18_i_0 -fixed no 326 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_140_rs_RNIGALR -fixed no 213 51
set_location reg_apb_wrp_0/reg16x8_0/mem_5_\[3\] -fixed no 193 79
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]\[2\] -fixed no 345 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].APB_32.INTR_reg\[17\] -fixed no 312 49
set_location reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_3__2_i_a2\[1\] -fixed no 212 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].REG_GEN.CONFIG_reg\[18\]\[4\] -fixed no 325 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_74_set -fixed no 193 58
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].APB_32.edge_both_RNO\[21\] -fixed no 299 39
set_location reg_apb_wrp_0/reg16x8_0/mem_15__RNIHSDR\[0\] -fixed no 176 42
set_location reg_apb_wrp_0/reg16x8_0/temp_data_RNO\[1\] -fixed no 209 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_113_set -fixed no 156 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[30\].REG_GEN.CONFIG_reg\[30\]\[2\] -fixed no 360 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_159_rs_RNI4GOJ -fixed no 233 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_32.edge_both\[9\] -fixed no 310 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_170_rs -fixed no 121 61
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]_RNI44E11\[2\] -fixed no 376 33
set_location CoreAPB3_0/iPSELS_RNI9Q8N5\[3\] -fixed no 375 36
set_location CoreGPIO_0/edge_both_2_sqmuxa_i_x2 -fixed no 307 51
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_4\[1\] -fixed no 237 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_44_set -fixed no 233 73
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_154_rs -fixed no 193 46
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_15_set -fixed no 204 79
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]\[6\] -fixed no 376 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].APB_32.INTR_reg_347_0_o2_0_0\[26\] -fixed no 334 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_62_set_RNIFAJG -fixed no 158 42
set_location COREAPBLSRAM_0/PRDATA_reg\[9\] -fixed no 353 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[2\] -fixed no 370 28
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_3\[7\] -fixed no 191 36
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[31\] -fixed no 346 39
set_location reg_apb_wrp_0/reg16x8_0/mem_14_\[3\] -fixed no 168 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin1\[5\] -fixed no 299 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]2_0_a4_0_a2 -fixed no 347 39
set_location CoreGPIO_0/edge_pos_2_sqmuxa_2_i_0_0 -fixed no 395 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_178_rs_RNIV1V51 -fixed no 192 81
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[31\] -fixed no 373 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_186 -fixed no 134 75
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.INTR_reg_9_0_0_m2\[0\] -fixed no 376 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIEQKB1\[2\] -fixed no 389 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_117_set -fixed no 253 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_67_set -fixed no 204 76
set_location COREAPBLSRAM_0/PREADY_reg6_i -fixed no 340 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_240_rs -fixed no 152 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]\[1\] -fixed no 375 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].REG_GEN.CONFIG_reg\[20\]\[4\] -fixed no 389 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]_RNIU6J52\[6\] -fixed no 318 36
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[27\] -fixed no 344 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]_RNI6P291\[0\] -fixed no 355 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[2\] -fixed no 339 28
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[17\] -fixed no 331 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]\[4\] -fixed no 327 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.INTR_reg_9_0_0\[0\] -fixed no 383 57
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[25\] -fixed no 319 45
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[23\] -fixed no 379 45
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_192 -fixed no 230 60
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_a2_13\[2\] -fixed no 169 69
set_location CoreGPIO_0/edge_both_2_sqmuxa_18_i -fixed no 328 51
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_5\[5\] -fixed no 239 69
set_location reg_apb_wrp_0/reg16x8_0/mem_7_\[1\] -fixed no 228 85
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]_RNIE3LA2\[4\] -fixed no 386 27
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].REG_GEN.CONFIG_reg\[2\]\[7\] -fixed no 322 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_31_set -fixed no 269 58
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_12\[5\] -fixed no 193 51
set_location CoreGPIO_0/edge_both_2_sqmuxa_11_i_0 -fixed no 364 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_169 -fixed no 192 72
set_location CoreGPIO_0/edge_neg_2_sqmuxa_7_i_a2 -fixed no 296 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[27\].REG_GEN.CONFIG_reg\[27\]\[4\] -fixed no 358 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_220_rs -fixed no 252 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_50_set -fixed no 228 46
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[23\] -fixed no 371 42
set_location CoreGPIO_0/edge_both_2_sqmuxa_20_i -fixed no 380 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[0\] -fixed no 335 31
set_location reg_apb_wrp_0/reg16x8_0/mem_7__1_sqmuxa_0_a2 -fixed no 198 69
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[22\] -fixed no 355 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[4\] -fixed no 384 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[3\] -fixed no 334 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].APB_32.edge_both_RNO\[26\] -fixed no 330 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].gpin1\[0\] -fixed no 380 58
set_location reg_apb_wrp_0/reg16x8_0/mem_9_\[0\] -fixed no 192 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].REG_GEN.CONFIG_reg\[18\]_RNIE0I61\[3\] -fixed no 324 51
set_location reg_apb_wrp_0/reg16x8_0/mem_10_\[1\] -fixed no 288 67
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_198_rs_RNIA7I5 -fixed no 240 60
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_32.INTR_reg_61_0_m2_0\[4\] -fixed no 368 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_160 -fixed no 252 45
set_location CoreAPB3_0/CoreAPB3_m2_0_bm -fixed no 391 30
set_location reg_apb_wrp_0/reg16x8_0/mem_8__RNICUH51\[0\] -fixed no 189 72
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_182_rs_RNI06B41 -fixed no 243 78
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_32.edge_pos\[5\] -fixed no 288 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_10 -fixed no 188 36
set_location reg_apb_wrp_0/reg16x8_0/mem_10_\[7\] -fixed no 204 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].REG_GEN.CONFIG_reg\[2\]_RNICUH61\[2\] -fixed no 335 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[30\].APB_32.edge_both_RNO\[30\] -fixed no 378 48
set_location reg_apb_wrp_0/reg16x8_0/mem_14_\[5\] -fixed no 252 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[0\] -fixed no 349 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_81_set_RNIM74H -fixed no 145 66
set_location CoreAPB3_0/CoreAPB3_N_8_i_1 -fixed no 383 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_180_rs -fixed no 241 73
set_location CoreGPIO_0/xhdl1.GEN_BITS\[31\].APB_32.INTR_reg_412_0_o2_0_0\[31\] -fixed no 391 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_14_set_RNILPRT -fixed no 228 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_53_set -fixed no 254 73
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_165 -fixed no 155 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[30\].REG_GEN.CONFIG_reg\[30\]\[1\] -fixed no 364 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_2_set -fixed no 152 70
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_2\[6\] -fixed no 189 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_152 -fixed no 133 33
set_location reg_apb_wrp_0/reg16x8_0/mem_14_\[4\] -fixed no 228 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_32.INTR_reg_74_0_0_0_tz\[5\] -fixed no 290 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].REG_GEN.CONFIG_reg\[18\]2_0_a4_0_a2 -fixed no 319 33
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_119 -fixed no 229 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]_RNIGAH61\[7\] -fixed no 311 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.GPOUT_reg\[3\] -fixed no 361 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_29_set -fixed no 253 64
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_105_set -fixed no 156 46
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]_RNIEEE11\[7\] -fixed no 381 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].APB_32.INTR_reg_282_0\[21\] -fixed no 360 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].gpin3\[6\] -fixed no 386 49
set_location COREAPBLSRAM_0/PRDATA_reg\[31\] -fixed no 344 40
set_location COREAPBLSRAM_0/PRDATA_reg\[17\] -fixed no 335 46
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_12\[3\] -fixed no 197 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[30\].APB_32.INTR_reg_399_0_o2_0_0\[30\] -fixed no 367 48
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_a2_13\[3\] -fixed no 195 69
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_48 -fixed no 265 48
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_11\[6\] -fixed no 179 60
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]\[7\] -fixed no 328 43
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[12\] -fixed no 350 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_110 -fixed no 154 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].APB_32.INTR_reg\[20\] -fixed no 354 49
set_location COREAPBLSRAM_0/PRDATA_reg\[16\] -fixed no 360 43
set_location CoreAPB3_0/iPSELS_RNILGRM5\[3\] -fixed no 340 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[5\] -fixed no 389 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[31\].APB_32.INTR_reg_412_0_o2_1_0\[31\] -fixed no 384 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_32.INTR_reg\[14\] -fixed no 361 49
set_location CoreAPB3_0/CoreAPB3_0_APBmslave5_PRDATA_m_d_0\[4\] -fixed no 376 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_32.INTR_reg_191_0\[14\] -fixed no 361 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_173_rs_RNI3EQN -fixed no 139 66
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_172 -fixed no 229 72
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]_RNIC6H61\[5\] -fixed no 309 36
set_location COREAPBLSRAM_0/PRDATA_reg\[29\] -fixed no 334 46
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_115 -fixed no 171 39
set_location reg_apb_wrp_0/reg16x8_0/mem_4_\[4\] -fixed no 151 70
set_location CoreGPIO_0/PRDATA_m1_e_1 -fixed no 362 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_109_set_RNI0KRF -fixed no 116 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]_RNI2KQ22\[0\] -fixed no 388 33
set_location CoreAPB3_0/g2_3 -fixed no 382 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_60_set -fixed no 149 43
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_2\[5\] -fixed no 182 42
set_location reg_apb_wrp_0/reg16x8_0/mem_10_\[6\] -fixed no 254 70
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_207_rs -fixed no 240 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIKVN32\[4\] -fixed no 387 36
set_location CoreAPB3_0/CoreAPB3_m2_4_bm -fixed no 319 36
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_0\[2\] -fixed no 191 48
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[18\] -fixed no 349 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]\[2\] -fixed no 325 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_151_rs -fixed no 169 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[2\] -fixed no 378 34
set_location reg_apb_wrp_0/reg16x8_0/mem_1_\[1\] -fixed no 180 25
set_location CoreGPIO_0/xhdl1.GEN_BITS\[27\].REG_GEN.CONFIG_reg\[27\]2_0_a4_0_a2 -fixed no 343 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]_RNICCE11\[6\] -fixed no 376 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_4 -fixed no 123 63
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_152_rs -fixed no 132 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_32.GPOUT_reg\[14\] -fixed no 357 49
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_7\[6\] -fixed no 181 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[27\].APB_32.INTR_reg_360_0_o2_1_0\[27\] -fixed no 331 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].APB_32.edge_both\[24\] -fixed no 368 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_107 -fixed no 96 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_205 -fixed no 206 63
set_location reg_apb_wrp_0/reg16x8_0/mem_14__RNISAMI\[4\] -fixed no 228 33
set_location reg_apb_wrp_0/reg16x8_0/mem_6_\[6\] -fixed no 277 61
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_63_set -fixed no 149 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].APB_32.INTR_reg_347_0_o2_1_0\[26\] -fixed no 331 51
set_location reg_apb_wrp_0/reg16x8_0/mem_3__1_sqmuxa_0_a2 -fixed no 211 42
set_location reg_apb_wrp_0/reg16x8_0/data_out\[0\] -fixed no 346 58
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_167_rs -fixed no 149 61
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_140_rs -fixed no 215 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_199 -fixed no 260 66
set_location reg_apb_wrp_0/fsm_ns_1_0_.m4 -fixed no 342 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]\[6\] -fixed no 314 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_237_rs -fixed no 116 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[12\].APB_32.INTR_reg_165_0_o2_1_0\[12\] -fixed no 370 33
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_39_set -fixed no 247 64
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_206 -fixed no 228 84
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_32.INTR_reg_22_0_m2_0\[1\] -fixed no 292 42
set_location CoreGPIO_0/edge_both_2_sqmuxa_5_i -fixed no 362 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]2_0_a4_0_a2 -fixed no 371 36
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_12\[1\] -fixed no 193 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_73_set_RNI40PO -fixed no 187 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_243_rs -fixed no 173 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_32.GPOUT_reg\[10\] -fixed no 323 46
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_190 -fixed no 267 60
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_32.edge_pos_23_iv_i_0\[1\] -fixed no 296 42
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0\[7\] -fixed no 344 48
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_0\[5\] -fixed no 192 51
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_a2_13\[1\] -fixed no 151 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[30\].REG_GEN.CONFIG_reg\[30\]2_0_a4_0_a2 -fixed no 370 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_195 -fixed no 246 69
set_location CoreGPIO_0/edge_both_2_sqmuxa_15_i_0 -fixed no 366 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]_RNIAAE11\[5\] -fixed no 378 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIGRN32\[3\] -fixed no 386 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_32.INTR_reg_61_0_0_0_tz\[4\] -fixed no 365 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].REG_GEN.CONFIG_reg\[1\]\[2\] -fixed no 331 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.edge_pos_9_iv_i_0\[0\] -fixed no 374 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_223_rs -fixed no 133 64
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_96_set -fixed no 209 64
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]_RNIEMI52\[2\] -fixed no 337 27
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]_RNIK7391\[7\] -fixed no 370 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].APB_32.GPOUT_reg\[17\] -fixed no 313 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_114_set -fixed no 165 31
set_location reg_apb_wrp_0/reg16x8_0/mem_4_\[2\] -fixed no 124 64
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]_RNIE0R22\[3\] -fixed no 375 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_205_rs -fixed no 205 61
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_136 -fixed no 195 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_159 -fixed no 229 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_133_rs -fixed no 162 76
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_78_set -fixed no 195 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[31\].APB_32.edge_both\[31\] -fixed no 375 46
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_202_rs -fixed no 232 61
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]_RNIIQI52\[3\] -fixed no 303 36
set_location reg_apb_wrp_0/reg16x8_0/mem_13_\[2\] -fixed no 120 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[7\] -fixed no 381 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_104_set_RNIHBD51 -fixed no 132 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[3\] -fixed no 303 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_247 -fixed no 228 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].APB_32.INTR_reg_230_0_o2_1_0\[17\] -fixed no 316 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_56 -fixed no 171 48
set_location reg_apb_wrp_0/reg16x8_0/mem_5_\[1\] -fixed no 205 79
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_241 -fixed no 156 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GPOUT.un44_GPIO_OUT_i -fixed no 379 30
set_location CoreGPIO_0/edge_both_2_sqmuxa_17_i -fixed no 326 39
set_location reg_apb_wrp_0/reg16x8_0/mem_8_\[5\] -fixed no 188 73
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].REG_GEN.CONFIG_reg\[18\]\[7\] -fixed no 321 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]\[1\] -fixed no 343 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_150 -fixed no 171 27
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[14\] -fixed no 359 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_48_set -fixed no 261 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[7\] -fixed no 311 37
set_location reg_apb_wrp_0/reg16x8_0/mem_0_\[4\] -fixed no 146 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].REG_GEN.CONFIG_reg\[2\]\[4\] -fixed no 331 34
set_location reg_apb_wrp_0/reg16x8_0/mem_5__1_sqmuxa_0_a2 -fixed no 187 69
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_155 -fixed no 264 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]_RNIQFLA2\[7\] -fixed no 368 33
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_179 -fixed no 192 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_246_rs -fixed no 244 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_235_rs -fixed no 97 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.INTR_reg_9_0_0_0_tz_1\[0\] -fixed no 378 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].APB_32.INTR_reg_217_0_o2_0_0\[16\] -fixed no 371 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNICHD72\[1\] -fixed no 351 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_32.edge_neg_79_iv_i_0\[5\] -fixed no 291 36
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[18\] -fixed no 348 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_43_set_RNIP8NP -fixed no 197 24
set_location CoreGPIO_0/edge_neg_2_sqmuxa_7_i_0 -fixed no 295 36
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_0\[1\] -fixed no 200 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_32.GPOUT_reg\[4\] -fixed no 373 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.edge_pos_37_iv_i_0\[2\] -fixed no 303 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_232_rs -fixed no 133 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_193_rs -fixed no 275 67
set_location reg_apb_wrp_0/reg16x8_0/mem_6_\[3\] -fixed no 193 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNI80Q82\[3\] -fixed no 372 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_168_rs -fixed no 181 64
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]_RNIE1391\[4\] -fixed no 366 27
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[4\] -fixed no 359 37
set_location CoreAPB3_0/CoreAPB3_m5 -fixed no 349 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_182 -fixed no 243 81
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_27_set -fixed no 134 76
set_location CoreGPIO_0/xhdl1.GEN_BITS\[30\].APB_32.INTR_reg\[30\] -fixed no 359 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_11_set -fixed no 120 61
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].REG_GEN.CONFIG_reg\[18\]\[0\] -fixed no 330 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[5\] -fixed no 356 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]\[4\] -fixed no 384 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_170 -fixed no 120 63
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_51 -fixed no 152 84
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_226_rs -fixed no 178 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[31\].REG_GEN.CONFIG_reg\[31\]\[7\] -fixed no 391 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_80 -fixed no 172 75
set_location reg_apb_wrp_0/reg16x8_0/mem_8_\[7\] -fixed no 136 67
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_244_rs -fixed no 228 34
set_location CoreAPB3_0/CoreAPB3_0_APBmslave5_PRDATA_m_d_a0\[2\] -fixed no 347 36
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[29\] -fixed no 330 45
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_175 -fixed no 198 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[0\] -fixed no 392 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_32.edge_pos_93_iv_i_0_0\[6\] -fixed no 389 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_106_set -fixed no 121 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_90 -fixed no 278 45
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_1\[7\] -fixed no 206 42
set_location CoreGPIO_0/edge_neg_2_sqmuxa_10_i_0 -fixed no 301 51
set_location CoreAPB3_0/CoreAPB3_m2_4_bm_1_1 -fixed no 316 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_227 -fixed no 180 69
set_location COREAPBLSRAM_0/PRDATA_reg\[25\] -fixed no 332 46
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]\[3\] -fixed no 329 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_239 -fixed no 98 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_221 -fixed no 144 60
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].REG_GEN.CONFIG_reg\[3\]\[2\] -fixed no 334 43
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[17\] -fixed no 313 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_43 -fixed no 196 24
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_4\[2\] -fixed no 231 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_224_rs -fixed no 149 73
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_208_rs -fixed no 120 82
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[15\] -fixed no 376 45
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[13\] -fixed no 313 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]2_0_a4_0_a2 -fixed no 331 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]\[6\] -fixed no 315 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_210_rs -fixed no 148 85
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_2\[4\] -fixed no 180 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[6\] -fixed no 327 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]\[3\] -fixed no 310 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]\[5\] -fixed no 364 34
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[19\] -fixed no 329 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.INTR_reg_35_0_0_0_tz\[2\] -fixed no 322 51
set_location reg_apb_wrp_0/reg16x8_0/mem_14__RNI53II\[7\] -fixed no 228 24
set_location CoreGPIO_0/edge_pos_2_sqmuxa_i_0 -fixed no 371 57
set_location reg_apb_wrp_0/reg16x8_0/data_out\[1\] -fixed no 266 58
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_set -fixed no 202 76
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNICOKB1\[1\] -fixed no 385 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.edge_neg_9_iv_i_0\[0\] -fixed no 375 57
set_location reg_apb_wrp_0/reg16x8_0/mem_0_\[2\] -fixed no 158 64
set_location COREAPBLSRAM_0/PRDATA_reg\[19\] -fixed no 329 46
set_location reg_apb_wrp_0/reg16x8_0/mem_2__1_sqmuxa_0_a2 -fixed no 172 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_32.edge_both_RNO\[6\] -fixed no 391 48
set_location reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_8__2_i_a2\[7\] -fixed no 188 69
set_location reg_apb_wrp_0/reg16x8_0/mem_6__RNIRPQL\[2\] -fixed no 234 60
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNISJP82\[0\] -fixed no 354 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]\[4\] -fixed no 387 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_32.INTR_reg_22_0_0_0_tz\[1\] -fixed no 299 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_213 -fixed no 240 81
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].APB_32.edge_both_RNO\[24\] -fixed no 368 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].REG_GEN.CONFIG_reg\[20\]\[2\] -fixed no 388 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_252_rs_RNIDU0M -fixed no 144 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].APB_32.INTR_reg_321_0_o2_1_0\[24\] -fixed no 372 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIG8Q82\[5\] -fixed no 359 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_17_set_RNI59QO -fixed no 149 72
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[11\] -fixed no 341 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIKCQ82\[6\] -fixed no 369 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_238_rs -fixed no 159 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_56_set -fixed no 171 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_59 -fixed no 204 39
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_7\[3\] -fixed no 189 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[7\] -fixed no 377 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_37_set -fixed no 258 64
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_92_set -fixed no 241 46
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_32.INTR_reg\[1\] -fixed no 302 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[5\] -fixed no 335 52
set_location reg_apb_wrp_0/reg16x8_0/mem_10__RNIHJPE\[7\] -fixed no 208 63
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].REG_GEN.CONFIG_reg\[20\]_RNI45V31\[3\] -fixed no 351 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIGSKB1\[3\] -fixed no 385 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].REG_GEN.CONFIG_reg\[18\]\[1\] -fixed no 332 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[30\].REG_GEN.CONFIG_reg\[30\]\[0\] -fixed no 359 31
set_location reg_apb_wrp_0/reg16x8_0/mem_10__1_sqmuxa_0_a2 -fixed no 247 60
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.edge_neg\[2\] -fixed no 308 52
set_location CoreGPIO_0/edge_neg_2_sqmuxa_8_i_a2 -fixed no 373 30
set_location CoreGPIO_0/edge_both_2_sqmuxa_8_i -fixed no 348 33
set_location reg_apb_wrp_0/reg16x8_0/temp_data_RNO\[4\] -fixed no 191 60
set_location reg_apb_wrp_0/reg16x8_0/mem_11__1_sqmuxa_0_a2 -fixed no 257 42
set_location CoreGPIO_0/edge_neg_2_sqmuxa_25_i_a2 -fixed no 379 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_20_set -fixed no 138 73
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].gpin3\[1\] -fixed no 288 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_250_rs -fixed no 144 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_32.edge_both_RNO\[11\] -fixed no 325 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_103_set -fixed no 249 70
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_32.edge_pos\[6\] -fixed no 389 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNICNN32\[2\] -fixed no 385 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.edge_pos\[0\] -fixed no 374 58
set_location reg_apb_wrp_0/reg16x8_0/mem_7__RNIA31M\[7\] -fixed no 120 78
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIAEU72\[0\] -fixed no 340 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].gpin3\[2\] -fixed no 307 52
set_location reg_apb_wrp_0/reg16x8_0/mem_7_\[5\] -fixed no 240 82
set_location CoreGPIO_0/xhdl1.GEN_BITS\[8\].APB_32.INTR_reg_113_0\[8\] -fixed no 346 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_189 -fixed no 109 27
set_location reg_apb_wrp_0/reg16x8_0/mem_0__1_sqmuxa_0_a2 -fixed no 178 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIEIU72\[1\] -fixed no 330 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_244 -fixed no 232 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_55 -fixed no 249 45
set_location reg_apb_wrp_0/reg16x8_0/data_out\[2\] -fixed no 346 52
set_location CoreGPIO_0/edge_both_2_sqmuxa_29_i -fixed no 329 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_210_rs_RNIKVRC -fixed no 148 84
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_a2_13\[4\] -fixed no 153 69
set_location reg_apb_wrp_0/reg16x8_0/mem_7__RNI947S\[6\] -fixed no 180 84
set_location reg_apb_wrp_0/PREADY_RNO -fixed no 347 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_23_set -fixed no 175 67
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_74 -fixed no 194 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_19_set -fixed no 175 70
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_183_rs_RNI77551 -fixed no 157 57
set_location CoreGPIO_0/edge_pos_2_sqmuxa_3_i_0 -fixed no 293 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_144 -fixed no 184 27
set_location reg_apb_wrp_0/reg16x8_0/mem_2_\[0\] -fixed no 166 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_206_rs_RNIB7OM -fixed no 228 81
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].REG_GEN.CONFIG_reg\[1\]\[7\] -fixed no 308 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_137_rs -fixed no 180 22
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].APB_32.edge_both_RNO\[17\] -fixed no 318 39
set_location reg_apb_wrp_0/PREADY_RNO_0 -fixed no 345 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[31\].REG_GEN.CONFIG_reg\[31\]\[4\] -fixed no 388 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_107_set -fixed no 96 46
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIK0LB1\[5\] -fixed no 394 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_180 -fixed no 232 72
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_241_rs -fixed no 156 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_66_set -fixed no 156 73
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_94_set -fixed no 233 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_32.INTR_reg\[10\] -fixed no 322 46
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[1\] -fixed no 368 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[4\] -fixed no 366 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]_RNIIT391\[3\] -fixed no 337 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_185 -fixed no 157 51
set_location CoreGPIO_0/edge_pos_2_sqmuxa_6_i_a2 -fixed no 304 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].REG_GPOUT.un24_GPIO_OUT_i -fixed no 324 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]_RNIQ5491\[7\] -fixed no 328 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].APB_32.edge_both\[18\] -fixed no 316 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[12\].REG_GEN.CONFIG_reg\[12\]\[0\] -fixed no 373 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_32.INTR_reg_152_0_o2_0_0\[11\] -fixed no 333 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_57 -fixed no 186 42
set_location CoreAPB3_0/CoreAPB3_0_APBmslave5_PRDATA_m_d_a0\[5\] -fixed no 345 36
set_location CoreGPIO_0/edge_neg_2_sqmuxa_i_0_0_a2 -fixed no 394 48
set_location reg_apb_wrp_0/reg16x8_0/mem_7_\[7\] -fixed no 120 73
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_7\[5\] -fixed no 191 69
set_location CoreAPB3_0/CoreAPB3_m2_0_a2_1_0 -fixed no 374 33
set_location CoreAPB3_0/CoreAPB3_m2_12 -fixed no 343 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[12\].APB_32.INTR_reg_165_0\[12\] -fixed no 352 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.INTR_reg_48_0\[3\] -fixed no 335 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_221_rs -fixed no 140 61
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[4\] -fixed no 320 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[0\] -fixed no 379 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].APB_32.edge_both_RNO\[19\] -fixed no 331 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[30\].REG_GEN.CONFIG_reg\[30\]\[3\] -fixed no 367 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]_RNIA4H61\[4\] -fixed no 320 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]\[3\] -fixed no 361 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_30_set -fixed no 125 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]_RNIA30K1\[3\] -fixed no 302 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_204_rs_RNI6O5C -fixed no 252 81
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_253 -fixed no 169 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]_RNIASQ22\[2\] -fixed no 378 33
set_location reg_apb_wrp_0/reg16x8_0/mem_2__RNIOC1E\[1\] -fixed no 165 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_197_rs -fixed no 205 70
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].REG_GEN.CONFIG_reg\[2\]\[5\] -fixed no 333 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[23\].REG_GEN.CONFIG_reg\[23\]\[0\] -fixed no 387 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[3\] -fixed no 390 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_224 -fixed no 144 72
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_7\[2\] -fixed no 174 69
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_218 -fixed no 228 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_132 -fixed no 146 66
set_location reg_apb_wrp_0/reg16x8_0/mem_6__RNI3UQI\[6\] -fixed no 276 60
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin3\[5\] -fixed no 298 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_213_rs -fixed no 240 85
set_location CoreGPIO_0/xhdl1.GEN_BITS\[12\].REG_GEN.CONFIG_reg\[12\]2_0_a4_0_a2 -fixed no 382 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIO3O32\[5\] -fixed no 392 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_72 -fixed no 207 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].APB_32.GPOUT_reg\[26\] -fixed no 319 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]_RNIQCR22\[6\] -fixed no 379 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_32.INTR_reg_74_0_0_m2\[5\] -fixed no 297 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNIS7O32\[6\] -fixed no 387 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNI4AE72\[7\] -fixed no 332 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.INTR_reg_35_0_0\[2\] -fixed no 323 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_124 -fixed no 252 36
set_location reg_apb_wrp_0/reg16x8_0/mem_3_\[4\] -fixed no 228 49
set_location CoreAPB3_0/CoreAPB3_m2_8_ns -fixed no 339 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[27\].REG_GEN.CONFIG_reg\[27\]\[6\] -fixed no 331 40
set_location CoreGPIO_0/edge_neg_2_sqmuxa_9_i_a2 -fixed no 328 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_33_set -fixed no 234 61
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].REG_INT.un34_intr_u_ns -fixed no 326 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_52_set -fixed no 210 46
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].APB_32.edge_both\[22\] -fixed no 380 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]_RNI22E11\[1\] -fixed no 393 33
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_166_rs -fixed no 199 76
set_location CoreGPIO_0/xhdl1.GEN_BITS\[30\].APB_32.INTR_reg_399_0_o2_1_0\[30\] -fixed no 360 48
set_location reg_apb_wrp_0/reg16x8_0/mem_1_\[5\] -fixed no 197 52
set_location reg_apb_wrp_0/reg16x8_0/mem_11_\[0\] -fixed no 243 40
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0_RNO\[7\] -fixed no 345 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[0\] -fixed no 354 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].gpin1\[1\] -fixed no 290 43
set_location COREAPBLSRAM_0/PRDATA_reg\[15\] -fixed no 366 43
set_location CoreAPB3_0/g0_1 -fixed no 351 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNI4SP82\[2\] -fixed no 360 27
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_1 -fixed no 345 51
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_0\[6\] -fixed no 200 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[12\].REG_GEN.CONFIG_reg\[12\]\[1\] -fixed no 372 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[12\].APB_32.edge_both_RNO\[12\] -fixed no 358 33
set_location reg_apb_wrp_0/reg16x8_0/mem_4__1_sqmuxa_0_a2 -fixed no 199 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].APB_32.INTR_reg_230_0\[17\] -fixed no 312 48
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_7\[0\] -fixed no 182 69
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[13\] -fixed no 326 45
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_150_rs -fixed no 167 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].REG_GEN.CONFIG_reg\[3\]\[7\] -fixed no 329 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_64 -fixed no 132 66
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]_RNI88E11\[4\] -fixed no 385 33
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[12\] -fixed no 346 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_250_rs_RNIB6LI -fixed no 164 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI8JN32\[1\] -fixed no 384 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_138_rs -fixed no 228 58
set_location CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[3\] -fixed no 328 52
set_location reg_apb_wrp_0/reg16x8_0/mem_6_\[1\] -fixed no 264 58
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_20_set_RNI616Q -fixed no 138 72
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_24 -fixed no 206 24
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].REG_GEN.CONFIG_reg\[20\]\[5\] -fixed no 353 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]\[6\] -fixed no 360 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIC4Q82\[4\] -fixed no 367 27
set_location CoreGPIO_0/xhdl1.GEN_BITS\[13\].REG_GEN.CONFIG_reg\[13\]\[1\] -fixed no 341 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]_RNI8DD72\[0\] -fixed no 353 36
set_location reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_11__2_i_a2\[5\] -fixed no 205 36
set_location reg_apb_wrp_0/fsm_RNIENS51\[1\] -fixed no 341 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]_RNIAII52\[1\] -fixed no 336 27
set_location CoreAPB3_0/CoreAPB3_m2_0_am -fixed no 385 30
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[30\] -fixed no 369 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].gpin2\[1\] -fixed no 291 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_32.edge_both\[11\] -fixed no 325 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_253_rs -fixed no 167 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_216_rs -fixed no 276 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_106 -fixed no 116 39
set_location reg_apb_wrp_0/reg16x8_0/mem_1_\[7\] -fixed no 206 25
set_location COREAPBLSRAM_0/PRDATA_reg\[4\] -fixed no 336 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.edge_pos\[2\] -fixed no 303 52
set_location CoreGPIO_0/edge_both_2_sqmuxa_4_i -fixed no 380 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].APB_32.edge_both\[21\] -fixed no 299 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]\[6\] -fixed no 395 43
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_a2_13\[7\] -fixed no 169 63
set_location reg_apb_wrp_0/reg16x8_0/mem_10__RNIDDPI\[5\] -fixed no 252 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].REG_GEN.CONFIG_reg\[11\]\[2\] -fixed no 329 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_164_rs -fixed no 194 61
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_32.INTR_reg_22_0_0\[1\] -fixed no 302 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_32.INTR_reg_191_0_o2_0_0\[14\] -fixed no 366 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_179_rs -fixed no 195 58
set_location CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[4\] -fixed no 392 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].REG_GEN.CONFIG_reg\[2\]_RNIG2I61\[4\] -fixed no 325 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[10\].APB_32.edge_both\[10\] -fixed no 320 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]\[4\] -fixed no 386 28
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_2\[7\] -fixed no 181 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[25\].REG_GEN.CONFIG_reg\[25\]\[3\] -fixed no 301 43
set_location reg_apb_wrp_0/reg16x8_0/mem_13_\[3\] -fixed no 97 46
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_54_set -fixed no 235 85
set_location reg_apb_wrp_0/reg16x8_0/mem_3_\[2\] -fixed no 202 46
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_198_rs -fixed no 242 61
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_214_rs -fixed no 242 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]_RNI67V31\[4\] -fixed no 384 27
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_62_set -fixed no 150 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.edge_both_51_iv_i\[3\] -fixed no 330 57
set_location reg_apb_wrp_0/reg16x8_0/mem_4_\[6\] -fixed no 193 61
set_location CoreGPIO_0/xhdl1.GEN_BITS\[31\].APB_32.GPOUT_reg\[31\] -fixed no 372 46
set_location reg_apb_wrp_0/reg16x8_0/temp_data\[3\] -fixed no 199 49
set_location reg_apb_wrp_0/reg16x8_0/mem_9_\[4\] -fixed no 144 58
set_location CoreGPIO_0/edge_both_2_sqmuxa_28_i -fixed no 329 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_18_set_RNI9K6V -fixed no 178 66
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_32.INTR_reg_22_0_m2\[1\] -fixed no 297 42
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_4\[5\] -fixed no 236 60
set_location CoreAPB3_0/g0_5 -fixed no 339 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_58 -fixed no 174 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_62 -fixed no 150 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_17_set -fixed no 145 73
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.GPOUT_reg9_0_a2_2_a2_0 -fixed no 373 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]_RNI0CO32\[7\] -fixed no 386 39
set_location reg_apb_wrp_0/reg16x8_0/mem_5_\[5\] -fixed no 241 82
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_22 -fixed no 172 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].REG_GEN.CONFIG_reg\[1\]2_0_a4_0_a2 -fixed no 330 36
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_am -fixed no 367 51
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_RNI6H2OT -fixed no 381 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_139 -fixed no 192 24
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]2_0_a4_0_a2_1 -fixed no 366 36
set_location CoreAPB3_0/CoreAPB3_m2_0_am_1_1 -fixed no 384 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_85_set -fixed no 144 64
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_1_RNIJAJR4 -fixed no 372 39
set_location reg_apb_wrp_0/reg16x8_0/mem_10_\[2\] -fixed no 252 70
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].gpin2\[5\] -fixed no 296 37
set_location reg_apb_wrp_0/reg16x8_0/mem_10__RNIH13P\[1\] -fixed no 277 66
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]\[1\] -fixed no 393 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_78_set_RNIFTT11 -fixed no 195 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_104_set -fixed no 141 49
set_location reg_apb_wrp_0/reg16x8_0/mem_12_\[0\] -fixed no 170 82
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]2_0_a4_0_a2 -fixed no 379 33
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[26\] -fixed no 336 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_5 -fixed no 147 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_130 -fixed no 181 66
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[16\] -fixed no 360 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]\[6\] -fixed no 327 43
set_location reg_apb_wrp_0/reg16x8_0/mem_11__RNICVCQ\[7\] -fixed no 252 39
set_location reg_apb_wrp_0/reg16x8_0/mem_3__RNIU02R\[3\] -fixed no 264 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].REG_GEN.CONFIG_reg\[1\]\[4\] -fixed no 312 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_209 -fixed no 275 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[3\] -fixed no 351 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_6_set -fixed no 194 64
set_location reg_apb_wrp_0/reg16x8_0/mem_13_\[5\] -fixed no 119 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]_RNIM8R22\[5\] -fixed no 380 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_135 -fixed no 179 63
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_32.INTR_reg_87_0_0_0_tz_1\[6\] -fixed no 387 48
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_5\[0\] -fixed no 230 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].APB_32.edge_both\[19\] -fixed no 331 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_40 -fixed no 145 78
set_location reg_apb_wrp_0/reg16x8_0/mem_5_\[7\] -fixed no 140 79
set_location COREAPBLSRAM_0/PRDATA4 -fixed no 353 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_254_rs -fixed no 157 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].REG_GEN.CONFIG_reg\[2\]\[0\] -fixed no 324 34
set_location reg_apb_wrp_0/reg16x8_0/mem_13_\[4\] -fixed no 109 52
set_location reg_apb_wrp_0/PREADY -fixed no 347 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[2\] -fixed no 338 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_189_rs -fixed no 112 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_148 -fixed no 125 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_64_set -fixed no 134 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[25\].APB_32.INTR_reg_334_0_o2_0_0\[25\] -fixed no 300 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].APB_32.INTR_reg_191_0_o2_1_0\[14\] -fixed no 363 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].REG_GPOUT.un5_GPIO_OUT_i -fixed no 370 39
set_location reg_apb_wrp_0/reg16x8_0/mem_6__RNI3P1N\[0\] -fixed no 253 63
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[5\] -fixed no 383 49
set_location CoreGPIO_0/edge_both_2_sqmuxa_23_i_x2 -fixed no 298 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]_RNI4UG61\[1\] -fixed no 338 27
set_location CoreGPIO_0/RDATA_32.un12_PRDATA_o_0_o2 -fixed no 364 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]_RNI66E11\[3\] -fixed no 373 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].APB_32.INTR_reg_243_0_o2_0_0\[18\] -fixed no 319 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]\[1\] -fixed no 386 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[27\].REG_GEN.CONFIG_reg\[27\]\[3\] -fixed no 326 40
set_location CoreAPB3_0/iPSELS_RNIF5276\[3\] -fixed no 341 33
set_location CoreAPB3_0/g0_0_1 -fixed no 344 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_92_set_RNI9O0E -fixed no 240 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]2_0_a4_0_a2_0 -fixed no 372 33
set_location reg_apb_wrp_0/reg16x8_0/mem_9_\[2\] -fixed no 192 58
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_32.INTR_reg_74_0_m2_0_i_m2\[5\] -fixed no 289 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[5\] -fixed no 309 37
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_137_rs_RNIHDC41 -fixed no 180 21
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_98_set -fixed no 277 67
set_location reg_apb_wrp_0/reg16x8_0/mem_14__RNI2R8D\[6\] -fixed no 244 30
set_location reg_apb_wrp_0/reg16x8_0/data_out\[5\] -fixed no 337 52
set_location CoreGPIO_0/edge_both_2_sqmuxa_6_i -fixed no 379 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[13\].APB_32.INTR_reg_178_0_o2_1_0\[13\] -fixed no 319 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_26_set -fixed no 183 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].REG_GEN.CONFIG_reg\[7\]_RNIO4LB1\[7\] -fixed no 390 39
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[24\] -fixed no 337 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_240 -fixed no 157 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[25\].REG_GEN.CONFIG_reg\[25\]\[2\] -fixed no 326 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_161_rs -fixed no 206 76
set_location reg_apb_wrp_0/reg16x8_0/mem_4_\[3\] -fixed no 192 61
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[20\] -fixed no 352 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_242 -fixed no 170 27
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_32.edge_both\[4\] -fixed no 362 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_32.INTR_reg_152_0\[11\] -fixed no 320 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_32.INTR_reg_22_0_0_0_tz_1\[1\] -fixed no 293 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].REG_GEN.CONFIG_reg\[20\]\[6\] -fixed no 354 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_162_rs -fixed no 142 70
set_location reg_apb_wrp_0/reg16x8_0/data_out\[3\] -fixed no 341 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_10_set -fixed no 192 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_32.INTR_reg\[6\] -fixed no 375 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_175_rs -fixed no 198 40
set_location reg_apb_wrp_0/reg16x8_0/mem_0_\[6\] -fixed no 171 61
set_location CoreAPB3_0/g2_4 -fixed no 388 39
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_143 -fixed no 205 24
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.GPOUT_reg\[0\] -fixed no 370 40
set_location COREAPBLSRAM_0/PRDATA_reg\[20\] -fixed no 352 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_249_rs -fixed no 205 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_24_set_RNINOSM -fixed no 203 24
set_location CoreGPIO_0/xhdl1.GEN_BITS\[31\].APB_32.edge_both_RNO\[31\] -fixed no 381 45
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_77_set_RNIBIHR -fixed no 156 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_89_set_RNIGNAI -fixed no 276 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].REG_GEN.CONFIG_reg\[4\]\[6\] -fixed no 357 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_128 -fixed no 145 63
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_211_rs -fixed no 278 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].REG_GEN.CONFIG_reg\[9\]_RNIMQU72\[3\] -fixed no 303 39
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_7\[4\] -fixed no 146 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].REG_GEN.CONFIG_reg\[2\]_RNIM8I61\[7\] -fixed no 321 51
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_1\[0\] -fixed no 197 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[25\].REG_GEN.CONFIG_reg\[25\]\[0\] -fixed no 340 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_141 -fixed no 197 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].APB_32.INTR_reg_282_0_o2_1_0\[21\] -fixed no 300 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]\[6\] -fixed no 371 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_172_rs_RNIK1KK -fixed no 228 72
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_13_set -fixed no 228 73
set_location reg_apb_wrp_0/reg16x8_0/mem_11_\[1\] -fixed no 276 37
set_location reg_apb_wrp_0/wr_enable_RNO -fixed no 343 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_229_rs -fixed no 156 82
set_location reg_apb_wrp_0/reg16x8_0/temp_data_RNO\[3\] -fixed no 199 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].REG_GEN.CONFIG_reg\[3\]\[4\] -fixed no 350 37
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]\[2\] -fixed no 332 43
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_149_rs -fixed no 121 31
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]\[0\] -fixed no 355 37
set_location CoreGPIO_0/GPOUT_reg_0_sqmuxa_0_a4_0_a2 -fixed no 369 39
set_location COREAPBLSRAM_0/PRDATA_reg\[7\] -fixed no 345 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_34 -fixed no 123 42
set_location COREAPBLSRAM_0/PRDATA_reg\[2\] -fixed no 344 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_5_set -fixed no 146 61
set_location reg_apb_wrp_0/reg16x8_0/mem_11_\[7\] -fixed no 264 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].gpin1\[3\] -fixed no 334 58
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[15\] -fixed no 366 42
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_4\[6\] -fixed no 251 60
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]_RNI2SG61\[0\] -fixed no 347 30
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].REG_GEN.CONFIG_reg\[15\]\[5\] -fixed no 388 43
set_location CoreAPB3_0/CoreAPB3_m2_6_ns -fixed no 340 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.INTR_reg\[0\] -fixed no 377 58
set_location CoreAPB3_0/CoreAPB3_m2_8_bm -fixed no 336 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_220 -fixed no 254 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[27\].REG_GEN.CONFIG_reg\[27\]\[5\] -fixed no 327 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[9\].APB_32.edge_both_RNO\[9\] -fixed no 310 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_222 -fixed no 176 78
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_136_rs -fixed no 195 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_129_rs -fixed no 157 64
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv\[19\] -fixed no 328 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]\[5\] -fixed no 363 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[28\].REG_GEN.CONFIG_reg\[28\]\[0\] -fixed no 381 31
set_location CoreGPIO_0/edge_pos_2_sqmuxa_6_i_0 -fixed no 305 51
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_174_rs_RNIPG6V -fixed no 204 78
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_36_set -fixed no 121 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[23\].APB_32.INTR_reg\[23\] -fixed no 382 46
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_32.edge_pos_RNO\[15\] -fixed no 383 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_32.INTR_reg_204_0_o2_0_0\[15\] -fixed no 388 42
set_location COREAPBLSRAM_0/PREADY_reg -fixed no 340 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[12\].REG_GEN.CONFIG_reg\[12\]\[4\] -fixed no 390 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_123 -fixed no 232 60
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_32.edge_pos\[1\] -fixed no 296 43
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]\[2\] -fixed no 372 34
set_location reg_apb_wrp_0/reg16x8_0/mem_8_\[0\] -fixed no 194 73
set_location CoreGPIO_0/xhdl1.GEN_BITS\[12\].REG_GEN.CONFIG_reg\[12\]\[5\] -fixed no 370 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_32.INTR_reg_100_0_o2_0_0\[7\] -fixed no 399 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].REG_GEN.CONFIG_reg\[18\]_RNI8QH61\[0\] -fixed no 330 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_32.INTR_reg_204_0\[15\] -fixed no 378 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[4\].gpin1\[4\] -fixed no 369 31
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_11\[7\] -fixed no 170 63
set_location CoreGPIO_0/edge_both_2_sqmuxa_27_i -fixed no 361 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[8\].REG_GEN.CONFIG_reg\[8\]\[5\] -fixed no 383 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]\[4\] -fixed no 317 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_251_rs -fixed no 139 58
set_location CoreGPIO_0/xhdl1.GEN_BITS\[23\].APB_32.INTR_reg_308_0_o2_0_0\[23\] -fixed no 386 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[25\].APB_32.INTR_reg\[25\] -fixed no 314 46
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_121 -fixed no 279 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_185_rs -fixed no 156 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_118_set -fixed no 242 28
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_25_set_RNI0VMT -fixed no 156 78
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_53 -fixed no 253 72
set_location CoreGPIO_0/xhdl1.GEN_BITS\[13\].REG_GEN.CONFIG_reg\[13\]\[5\] -fixed no 319 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[11\].APB_32.GPOUT_reg\[11\] -fixed no 321 49
set_location reg_apb_wrp_0/reg16x8_0/mem_11_\[6\] -fixed no 241 40
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]\[7\] -fixed no 370 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[10\].REG_GEN.CONFIG_reg\[10\]\[7\] -fixed no 332 52
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_3\[5\] -fixed no 189 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_102 -fixed no 250 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_32 -fixed no 110 33
set_location CoreAPB3_0/CoreAPB3_m2_6_bm_1_1 -fixed no 336 30
set_location CoreAPB3_0/iPSELS_RNI8SGC2\[3\] -fixed no 346 57
set_location FCCC_0/GL1_INST/U0_RGB1 -fixed no 218 102
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].APB_32.INTR_reg_217_0\[16\] -fixed no 363 51
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]_RNI82H61\[3\] -fixed no 302 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_196_rs -fixed no 264 64
set_location CoreGPIO_0/xhdl1.GEN_BITS\[31\].REG_GEN.CONFIG_reg\[31\]\[2\] -fixed no 385 40
set_location reg_apb_wrp_0/reg16x8_0/mem_0_\[3\] -fixed no 181 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_32.GPOUT_reg\[5\] -fixed no 346 34
set_location CoreGPIO_0/xhdl1.GEN_BITS\[31\].REG_GEN.CONFIG_reg\[31\]\[0\] -fixed no 384 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_186_rs_RNI5E981 -fixed no 136 75
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_134_rs -fixed no 172 61
set_location CoreGPIO_0/xhdl1.GEN_BITS\[29\].REG_GEN.CONFIG_reg\[29\]_RNI6EI52\[0\] -fixed no 339 30
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_58_set -fixed no 174 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]2_0_a4_0_a2 -fixed no 341 36
set_location CoreGPIO_0/edge_both_2_sqmuxa_14_i_x2 -fixed no 290 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_243_rs_RNIP2DD -fixed no 170 39
set_location CoreGPIO_0/xhdl1.GEN_BITS\[26\].REG_GEN.CONFIG_reg\[26\]\[6\] -fixed no 326 52
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].REG_GEN.CONFIG_reg\[2\]\[3\] -fixed no 324 52
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_RNI74LF4 -fixed no 380 36
set_location CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_i -fixed no 343 51
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[31\] -fixed no 372 45
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_22_set -fixed no 171 70
set_location reg_apb_wrp_0/reg16x8_0/mem_6__1_sqmuxa_0_a2 -fixed no 258 63
set_location CoreAPB3_0/CoreAPB3_m2_0_a2_1_1 -fixed no 374 42
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_217 -fixed no 120 75
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]\[5\] -fixed no 380 52
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_211 -fixed no 281 45
set_location CoreGPIO_0/edge_neg_2_sqmuxa_11_i_a2 -fixed no 298 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[6\].REG_GEN.CONFIG_reg\[6\]\[0\] -fixed no 356 31
set_location reg_apb_wrp_0/reg16x8_0/mem_8__1_sqmuxa_0_a2 -fixed no 175 63
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_132_rs_RNIOCGF -fixed no 144 63
set_location CoreGPIO_0/xhdl1.GEN_BITS\[20\].REG_GEN.CONFIG_reg\[20\]\[7\] -fixed no 355 34
set_location CoreAPB3_0/CoreAPB3_m6_0_am -fixed no 377 36
set_location reg_apb_wrp_0/reg16x8_0/mem_12_\[1\] -fixed no 144 73
set_location CoreGPIO_0/xhdl1.GEN_BITS\[25\].REG_GEN.CONFIG_reg\[25\]\[1\] -fixed no 328 31
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_106_set_RNINRVV -fixed no 120 39
set_location COREAPBLSRAM_0/PRDATA_reg\[0\] -fixed no 340 58
set_location CoreGPIO_0/xhdl1.GEN_BITS\[23\].APB_32.GPOUT_reg\[23\] -fixed no 379 46
set_location reg_apb_wrp_0/reg16x8_0/temp_data_RNO\[0\] -fixed no 189 48
set_location CoreGPIO_0/xhdl1.GEN_BITS\[5\].REG_GEN.CONFIG_reg\[5\]\[0\] -fixed no 346 28
set_location CoreGPIO_0/xhdl1.GEN_BITS\[1\].REG_GEN.CONFIG_reg\[1\]\[5\] -fixed no 311 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_233 -fixed no 157 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]\[0\] -fixed no 344 28
set_location reg_apb_wrp_0/reg16x8_0/mem_12_\[7\] -fixed no 158 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[13\].REG_GEN.CONFIG_reg\[13\]\[7\] -fixed no 320 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_194_rs -fixed no 199 67
set_location reg_apb_wrp_0/reg16x8_0/mem_15__RNIIISL\[6\] -fixed no 149 39
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_11\[1\] -fixed no 149 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]2_0_a4_0_a2 -fixed no 369 33
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_16_set_RNI1UDI -fixed no 173 78
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_2\[1\] -fixed no 187 42
set_location reg_apb_wrp_0/reg16x8_0/mem_15_\[0\] -fixed no 177 46
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_81_set -fixed no 145 67
set_location CoreGPIO_0/xhdl1.GEN_BITS\[16\].REG_GEN.CONFIG_reg\[16\]2_0_a4_0_a2 -fixed no 368 36
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_145_rs -fixed no 165 37
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_11\[5\] -fixed no 212 57
set_location CoreGPIO_0/xhdl1.GEN_BITS\[15\].APB_32.INTR_reg_204_0_o2_1_0\[15\] -fixed no 385 45
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_14 -fixed no 231 51
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_a2_13\[6\] -fixed no 178 60
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_4\[4\] -fixed no 249 60
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_203_rs_RNIHO59 -fixed no 249 69
set_location CoreGPIO_0/xhdl1.GEN_BITS\[18\].REG_GEN.CONFIG_reg\[18\]_RNIASH61\[1\] -fixed no 329 33
set_location reg_apb_wrp_0/reg16x8_0/temp_data_2_15_i_12\[0\] -fixed no 195 39
set_location COREAPBLSRAM_0/wen -fixed no 363 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]_RNIM1491\[5\] -fixed no 326 36
set_location CoreGPIO_0/xhdl1.GEN_BITS\[21\].REG_GEN.CONFIG_reg\[21\]\[2\] -fixed no 347 28
set_location reg_apb_wrp_0/reg16x8_0/mem_6_\[5\] -fixed no 240 61
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_68_set -fixed no 143 61
set_location CoreGPIO_0/xhdl1.GEN_BITS\[14\].REG_GEN.CONFIG_reg\[14\]_RNIOGQ82\[7\] -fixed no 368 48
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_239_rs_RNIT0RQ -fixed no 96 42
set_location CoreGPIO_0/xhdl1.GEN_BITS\[24\].REG_GEN.CONFIG_reg\[24\]\[1\] -fixed no 391 34
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_24_set -fixed no 203 25
set_location CoreGPIO_0/xhdl1.GEN_BITS\[22\].REG_GEN.CONFIG_reg\[22\]\[6\] -fixed no 382 49
set_location CoreGPIO_0/xhdl1.GEN_BITS\[2\].REG_GEN.CONFIG_reg\[2\]\[6\] -fixed no 318 52
set_location reg_apb_wrp_0/reg16x8_0/mem_15__1_sqmuxa_0_a2 -fixed no 190 42
set_location CoreAPB3_0/CoreAPB3_m6_0_am_1_1 -fixed no 378 36
set_location COREAPBLSRAM_0/PRDATA_reg\[10\] -fixed no 342 49
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_32_set -fixed no 112 37
set_location reg_apb_wrp_0/reg16x8_0/mem_12_\[6\] -fixed no 168 73
set_location CoreGPIO_0/xhdl1.GEN_BITS\[23\].APB_32.INTR_reg_308_0\[23\] -fixed no 382 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[17\].REG_GEN.CONFIG_reg\[17\]\[5\] -fixed no 316 40
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_142_rs_RNIO2KU -fixed no 242 33
set_location CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.edge_both_51_iv_0_x2\[3\] -fixed no 327 57
set_location reg_apb_wrp_0/reg16x8_0/un1_mem_0_5_109 -fixed no 110 42
set_location CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0\[13\] -fixed no 333 45
set_location CoreGPIO_0/xhdl1.GEN_BITS\[19\].REG_GEN.CONFIG_reg\[19\]_RNIO3491\[6\] -fixed no 318 42
set_location FCCC_0/CCC_INST -fixed no 372 92
set_location COREAPBLSRAM_0/genblk1_genblk1_lsram_512to35328x32_block0/block0 -fixed no 336 47
