library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
--use ieee.std_logic_arith.all;
--use ieee.std_logic_unsigned.all;

entity ALU is
    port (
        A : in std_logic_vector(3 downto 0); 
		  B : in std_logic_vector(3 downto 0);
		  S : in std_logic_vector(1 downto 0);
        Y : out std_logic_vector(7 downto 0)               
    );
end ALU;

architecture behavioral of ALU is

	 --concatenation
	 
    function concat(A, B : std_logic_vector(3 downto 0)) return std_logic_vector is
			  
		begin
			return A & B;
	 end function;
	 
	 function subtract(A, B : signed(3 downto 0)) return signed is
		variable A_EX, B_EX : signed(4 downto 0);
		begin
			A_EX := '0' & A;
			B_EX := '0' & B;
			return A_EX - B_EX;
	 end function;
	 
	 function XOR_func(A,B : std_logic_vector(3 downto 0)) return std_logic_vector is			  
		begin
			return A xor B;
	 end function;
	 
	 --shifting
	 
	 function shift(A,B: std_logic_vector(3 downto 0)) return std_logic_vector is
			  variable outp:std_logic_vector(3 downto 0);
			  begin
			  if(B(3)='0') then
			   if B(1 downto 0)="00" then
				  outp:=  A;
				elsif B(1 downto 0)="01" then
				  outp:= std_logic_vector(shift_left(unsigned(A),1));
				elsif B(1 downto 0)="10" then
				  outp:= std_logic_vector(shift_left(unsigned(A),2));
				else 
				  outp:=std_logic_vector(shift_left(unsigned(A),3));
				  end if;
				else 
				if B(1 downto 0)="00" then
			   outp:= A;
				elsif B(1 downto 0)="01" then
				  outp:=std_logic_vector(shift_right(unsigned(A),1));
				elsif B(1 downto 0)="10" then
				  outp:= std_logic_vector(shift_right(unsigned(A),2));
				else 
				  outp:=std_logic_vector(shift_right(unsigned(A),3));
	         end if;
					end if;
			  
			  return outp;
			
	 end function;

      

begin
    process (A, B, S)
	 
		variable temp : signed (4 downto 0);
		
		begin
		
			case S is
			
				when "00" =>
				
						Y <= concat(A,B);
						
				when "01" =>
				
						temp := subtract(signed(A),signed(B));
						
						Y <= std_logic_vector(temp(4) & temp(4) & temp(4) & temp(4 downto 0));
						
				when "10" =>
				
						Y <= "0000" & XOR_func(A,B);
				
				when "11" =>
				
						Y <= "0000" & shift(A,B);
						
				when others =>
				
						Y <= (others => '0');
			
			end case;

    end process;
end behavioral;
