# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Linear_Interpolator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lmnjm/OneDrive/Documents/Grad\ School/Summer\ 2024/EE417\ Programmable\ Logic\ Devices/Lecture\ 09/HW_9/Q3 {C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q3/Linear_Interpolator.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:00:42 on Jul 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q3" C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q3/Linear_Interpolator.v 
# -- Compiling module Linear_Interpolator
# 
# Top level modules:
# 	Linear_Interpolator
# End time: 15:00:42 on Jul 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lmnjm/OneDrive/Documents/Grad\ School/Summer\ 2024/EE417\ Programmable\ Logic\ Devices/Lecture\ 09/HW_9/Q3 {C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q3/Linear_Interpolator_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:00:42 on Jul 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q3" C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q3/Linear_Interpolator_tb.v 
# -- Compiling module Linear_Interpolator_tb
# 
# Top level modules:
# 	Linear_Interpolator_tb
# End time: 15:00:43 on Jul 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Linear_Interpolator_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Linear_Interpolator_tb 
# Start time: 15:00:43 on Jul 14,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.Linear_Interpolator_tb(fast)
# Loading work.Linear_Interpolator(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# @ Time =                    5	Data_in =   0	Filter = x		Buffer1 =   x 	Buffer2 =   x 	Data_out =   x
# @ Time =                   15	Data_in =   0	Filter = 0		Buffer1 =   0 	Buffer2 =   0 	Data_out =   0
# @ Time =                   25	Data_in = 170	Filter = 0		Buffer1 =   0 	Buffer2 =   0 	Data_out =   0
# @ Time =                   35	Data_in = 170	Filter = 1		Buffer1 =   0 	Buffer2 =   0 	Data_out =   0
# @ Time =                   45	Data_in = 105	Filter = 0		Buffer1 = 170 	Buffer2 =  85 	Data_out =   0
# @ Time =                   55	Data_in = 105	Filter = 1		Buffer1 = 170 	Buffer2 =  85 	Data_out = 170
# @ Time =                   65	Data_in =  51	Filter = 0		Buffer1 = 105 	Buffer2 =   9 	Data_out = 255
# @ Time =                   75	Data_in =  51	Filter = 1		Buffer1 = 105 	Buffer2 =   9 	Data_out = 105
# @ Time =                   85	Data_in = 233	Filter = 0		Buffer1 =  51 	Buffer2 =  78 	Data_out = 114
# @ Time =                   95	Data_in = 233	Filter = 1		Buffer1 =  51 	Buffer2 =  78 	Data_out =  51
# @ Time =                  105	Data_in = 233	Filter = 0		Buffer1 = 233 	Buffer2 =  14 	Data_out = 129
# @ Time =                  115	Data_in = 233	Filter = 0		Buffer1 =   0 	Buffer2 =   0 	Data_out =   0
# @ Time =                  125	Data_in =   9	Filter = 0		Buffer1 =   0 	Buffer2 =   0 	Data_out =   0
# @ Time =                  135	Data_in =   9	Filter = 1		Buffer1 =   0 	Buffer2 =   0 	Data_out =   0
# @ Time =                  145	Data_in = 107	Filter = 0		Buffer1 =   9 	Buffer2 =   4 	Data_out =   0
# @ Time =                  155	Data_in = 107	Filter = 1		Buffer1 =   9 	Buffer2 =   4 	Data_out =   9
# @ Time =                  165	Data_in = 235	Filter = 0		Buffer1 = 107 	Buffer2 =  58 	Data_out =  13
# @ Time =                  175	Data_in = 235	Filter = 1		Buffer1 = 107 	Buffer2 =  58 	Data_out = 107
# @ Time =                  185	Data_in = 239	Filter = 0		Buffer1 = 235 	Buffer2 =  43 	Data_out = 165
# @ Time =                  195	Data_in = 239	Filter = 1		Buffer1 = 235 	Buffer2 =  43 	Data_out = 235
# ** Note: $stop    : C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q3/Linear_Interpolator_tb.v(65)
#    Time: 200 ps  Iteration: 0  Instance: /Linear_Interpolator_tb
# Break in Module Linear_Interpolator_tb at C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q3/Linear_Interpolator_tb.v line 65
# End time: 15:32:35 on Jul 14,2024, Elapsed time: 0:31:52
# Errors: 0, Warnings: 0
