# **VHDL Invariants**

1. VHDL is NOT case sensitive
\{
    * Dout <= A and B;
    * doUt <= a AnD B; 
\}
