{"Source Block": ["hdl/projects/fmcadc4/zc706/system_top.v@230:240@HdlIdDef", "  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire    [63:0]  adc_data_2;\n  wire    [63:0]  adc_data_3;\n  wire            adc_enable_0;\n"], "Clone Blocks": [["hdl/projects/fmcadc4/zc706/system_top.v@231:241", "  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire    [63:0]  adc_data_2;\n  wire    [63:0]  adc_data_3;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@179:189", "  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@158:168", "  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@250:260", "  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire    [127:0]   adc_data_0;\n  wire    [127:0]   adc_data_1;\n  wire    [127:0]   adc_data_2;\n  wire    [127:0]   adc_data_3;\n  wire              adc_valid;\n  wire    [  7:0]   adc_valid_0;\n  wire    [  7:0]   adc_valid_1;\n  wire    [  7:0]   adc_valid_2;\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@205:215", "  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@213:223", "  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n"], ["hdl/projects/daq3/zc706/system_top.v@261:271", "  wire            tx_sync;\n  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@318:328", "  wire            dac_enable_2;\n  wire            dac_enable_3;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@185:195", "  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@248:258", "  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire    [127:0]   adc_data_0;\n  wire    [127:0]   adc_data_1;\n  wire    [127:0]   adc_data_2;\n  wire    [127:0]   adc_data_3;\n  wire              adc_valid;\n  wire    [  7:0]   adc_valid_0;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@244:254", "  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire   [511:0]  adc_data;\n  wire   [127:0]  adc_data_0;\n  wire   [127:0]  adc_data_1;\n  wire   [127:0]  adc_data_2;\n  wire   [127:0]  adc_data_3;\n  wire            adc_valid;\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@203:213", "  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n"], ["hdl/projects/daq1/zc706/system_top.v@192:202", "  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 2:0]  spi_csn;\n  wire            adc_clk;\n  wire    [31:0]  adc_data_a;\n  wire    [31:0]  adc_data_b;\n  wire            adc_enable_a;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@262:272", "  wire   [  7:0]  adc_enable_3;\n  wire            adc_dovf;\n  wire            adc_dovf_0;\n  wire            adc_dovf_1;\n  wire            adc_dovf_2;\n  wire            adc_dovf_3;\n  wire   [255:0]  gt_rx_data;\n  wire     [7:0]  gt_rx_sof;\n  wire    [63:0]  gt_rx_data_0;\n  wire            gt_rx_sof_0;\n  wire    [63:0]  gt_rx_data_1;\n"], ["hdl/projects/daq3/zc706/system_top.v@262:272", "  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n"], ["hdl/projects/fmcomms1/zed/system_top.v@201:211", "  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@245:255", "  wire              rx_ref_clk_1;\n  wire              rx_sysref;\n  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@201:211", "  wire    [63:0]  gpio_t;\n  wire    [ 6:0]  spi_csn_open;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@181:191", "  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@180:190", "  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@182:192", "  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@181:191", "  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@183:193", "  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n  // pack & unpack here\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@234:244", "  wire            rx_sync;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire    [63:0]  adc_data_2;\n  wire    [63:0]  adc_data_3;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_enable_2;\n  wire            adc_enable_3;\n  wire            adc_valid_0;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@243:253", "  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire   [511:0]  adc_data;\n  wire   [127:0]  adc_data_0;\n  wire   [127:0]  adc_data_1;\n  wire   [127:0]  adc_data_2;\n  wire   [127:0]  adc_data_3;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@246:256", "  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire   [511:0]  adc_data;\n  wire   [127:0]  adc_data_0;\n  wire   [127:0]  adc_data_1;\n  wire   [127:0]  adc_data_2;\n  wire   [127:0]  adc_data_3;\n  wire            adc_valid;\n  wire   [  7:0]  adc_valid_0;\n  wire   [  7:0]  adc_valid_1;\n"], ["hdl/projects/daq1/zc706/system_top.v@196:206", "  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 2:0]  spi_csn;\n  wire            adc_clk;\n  wire    [31:0]  adc_data_a;\n  wire    [31:0]  adc_data_b;\n  wire            adc_enable_a;\n  wire            adc_enable_b;\n  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@229:239", "  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire    [63:0]  adc_data_2;\n  wire    [63:0]  adc_data_3;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@249:259", "  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire    [127:0]   adc_data_0;\n  wire    [127:0]   adc_data_1;\n  wire    [127:0]   adc_data_2;\n  wire    [127:0]   adc_data_3;\n  wire              adc_valid;\n  wire    [  7:0]   adc_valid_0;\n  wire    [  7:0]   adc_valid_1;\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@157:167", "  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@227:237", "  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@228:238", "  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire    [63:0]  adc_data_2;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@245:255", "  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire   [511:0]  adc_data;\n  wire   [127:0]  adc_data_0;\n  wire   [127:0]  adc_data_1;\n  wire   [127:0]  adc_data_2;\n  wire   [127:0]  adc_data_3;\n  wire            adc_valid;\n  wire   [  7:0]  adc_valid_0;\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@232:242", "  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire    [63:0]  adc_data_2;\n  wire    [63:0]  adc_data_3;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_enable_2;\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@320:330", "  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/daq1/zc706/system_top.v@194:204", "  wire    [63:0]  gpio_t;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 2:0]  spi_csn;\n  wire            adc_clk;\n  wire    [31:0]  adc_data_a;\n  wire    [31:0]  adc_data_b;\n  wire            adc_enable_a;\n  wire            adc_enable_b;\n  wire            dac_clk;\n"], ["hdl/projects/daq1/zc706/system_top.v@195:205", "  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 2:0]  spi_csn;\n  wire            adc_clk;\n  wire    [31:0]  adc_data_a;\n  wire    [31:0]  adc_data_b;\n  wire            adc_enable_a;\n  wire            adc_enable_b;\n  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n"], ["hdl/projects/daq1/zc706/system_top.v@193:203", "  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 2:0]  spi_csn;\n  wire            adc_clk;\n  wire    [31:0]  adc_data_a;\n  wire    [31:0]  adc_data_b;\n  wire            adc_enable_a;\n  wire            adc_enable_b;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@242:252", "  wire    [ 4:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire   [511:0]  adc_data;\n  wire   [127:0]  adc_data_0;\n  wire   [127:0]  adc_data_1;\n  wire   [127:0]  adc_data_2;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@245:255", "  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire    [  4:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire    [127:0]   adc_data_0;\n  wire    [127:0]   adc_data_1;\n  wire    [127:0]   adc_data_2;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@246:256", "  wire              eth_tx_mode_10m_100m_n_s;\n  wire    [  4:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire    [127:0]   adc_data_0;\n  wire    [127:0]   adc_data_1;\n  wire    [127:0]   adc_data_2;\n  wire    [127:0]   adc_data_3;\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@159:169", "  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@200:210", "  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 6:0]  spi_csn_open;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@202:212", "  wire    [ 6:0]  spi_csn_open;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@235:245", "  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire    [63:0]  adc_data_2;\n  wire    [63:0]  adc_data_3;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_enable_2;\n  wire            adc_enable_3;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@319:329", "  wire            dac_enable_3;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@233:243", "  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire    [63:0]  adc_data_2;\n  wire    [63:0]  adc_data_3;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_enable_2;\n  wire            adc_enable_3;\n"]], "Diff Content": {"Delete": [[235, "  wire            adc_clk;\n"]], "Add": []}}