#! /foss/tools/iverilog/cb6544f/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-529-gcb6544fa-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/cb6544f/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/cb6544f/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/cb6544f/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/cb6544f/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/cb6544f/lib/ivl/va_math.vpi";
S_0x56038690fcd0 .scope module, "i2c_slave_controller" "i2c_slave_controller" 2 3;
 .timescale -9 -12;
    .port_info 0 /INOUT 1 "sda";
    .port_info 1 /INOUT 1 "scl";
P_0x56038690fe60 .param/l "ADDRESS" 1 2 9, C4<0101010>;
P_0x56038690fea0 .param/l "READ_ADDR" 1 2 12, +C4<00000000000000000000000000000000>;
P_0x56038690fee0 .param/l "READ_DATA" 1 2 14, +C4<00000000000000000000000000000010>;
P_0x56038690ff20 .param/l "SEND_ACK" 1 2 13, +C4<00000000000000000000000000000001>;
P_0x56038690ff60 .param/l "SEND_ACK2" 1 2 16, +C4<00000000000000000000000000000100>;
P_0x56038690ffa0 .param/l "WRITE_DATA" 1 2 15, +C4<00000000000000000000000000000011>;
L_0x5603869498a0 .functor BUFZ 3, v0x560386968080_0, C4<000>, C4<000>, C4<000>;
o0x7f95ae5df018 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v0x560386949a50_0 name=_ivl_2
v0x5603869421c0_0 .var "addr", 7 0;
v0x560386942260_0 .var "counter", 7 0;
v0x5603869443a0_0 .var "data_in", 7 0;
v0x5603869444a0_0 .var "data_out", 7 0;
v0x560386942ab0_0 .net "debug_state", 2 0, L_0x5603869498a0;  1 drivers
o0x7f95ae5df138 .functor BUFZ 1, c4<z>; HiZ drive
v0x560386901c00_0 .net "scl", 0 0, o0x7f95ae5df138;  0 drivers
v0x560386967d80_0 .net "sda", 0 0, L_0x56038696ce70;  1 drivers
v0x560386967e40_0 .var "sda_oe", 0 0;
v0x560386967f00_0 .var "sda_out", 0 0;
v0x560386967fc0_0 .var "start", 0 0;
v0x560386968080_0 .var "state", 2 0;
E_0x56038691d000 .event posedge, v0x560386901c00_0;
E_0x56038691c640 .event posedge, v0x560386967d80_0;
E_0x56038693f230 .event negedge, v0x560386967d80_0;
L_0x56038696ce70 .functor MUXZ 1, o0x7f95ae5df018, v0x560386967f00_0, v0x560386967e40_0, C4<>;
S_0x56038692a720 .scope module, "i2c_top_tb" "i2c_top_tb" 3 3;
 .timescale -9 -12;
v0x56038696c510_0 .var "clk", 0 0;
v0x56038696c5d0_0 .net "i2c_scl", 0 0, L_0x56038696d310;  1 drivers
v0x56038696c6e0_0 .net "i2c_sda", 0 0, L_0x56038696d270;  1 drivers
v0x56038696c7d0_0 .var "mem_addr", 31 0;
v0x56038696c8c0_0 .net "mem_rdata", 31 0, v0x56038696aa10_0;  1 drivers
v0x56038696ca00_0 .net "mem_ready", 0 0, v0x56038696aaf0_0;  1 drivers
v0x56038696caf0_0 .var "mem_valid", 0 0;
v0x56038696cbe0_0 .var "mem_wdata", 31 0;
v0x56038696ccf0_0 .var "mem_wstrb", 3 0;
v0x56038696cdb0_0 .var "rst", 0 0;
S_0x5603869681c0 .scope task, "read_register" "read_register" 3 79, 3 79 0, S_0x56038692a720;
 .timescale -9 -12;
v0x560386968350_0 .var "addr", 31 0;
TD_i2c_top_tb.read_register ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56038696caf0_0, 0, 1;
    %load/vec4 v0x560386968350_0;
    %store/vec4 v0x56038696c7d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56038696ccf0_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56038696caf0_0, 0, 1;
    %vpi_call 3 85 "$display", "Dato le\303\255do en la direcci\303\263n %h: %h", v0x560386968350_0, v0x56038696c8c0_0 {0 0 0};
    %end;
S_0x560386968450 .scope module, "uut" "i2c_top" 3 18, 4 1 0, S_0x56038692a720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_valid";
    .port_info 3 /INPUT 32 "mem_addr";
    .port_info 4 /INPUT 32 "mem_wdata";
    .port_info 5 /INPUT 4 "mem_wstrb";
    .port_info 6 /OUTPUT 32 "mem_rdata";
    .port_info 7 /OUTPUT 1 "mem_ready";
    .port_info 8 /INOUT 1 "i2c_sda";
    .port_info 9 /INOUT 1 "i2c_scl";
v0x56038696b060_0 .net "addr", 6 0, L_0x56038696cf10;  1 drivers
v0x56038696b170_0 .net "clk", 0 0, v0x56038696c510_0;  1 drivers
v0x56038696b210_0 .net "enable", 0 0, L_0x56038696d180;  1 drivers
v0x56038696b2e0_0 .net "i2c_bitrate", 31 0, v0x56038696a5c0_0;  1 drivers
v0x56038696b3b0_0 .var "i2c_ctrl_reg", 7 0;
v0x56038696b4a0_0 .net "i2c_ctrl_wire", 7 0, v0x56038696a680_0;  1 drivers
v0x56038696b540_0 .net "i2c_data_in", 7 0, v0x560386969560_0;  1 drivers
v0x56038696b630_0 .net "i2c_data_out", 7 0, v0x56038696a860_0;  1 drivers
v0x56038696b740_0 .net "i2c_scl", 0 0, L_0x56038696d310;  alias, 1 drivers
v0x56038696b870_0 .net "i2c_sda", 0 0, L_0x56038696d270;  alias, 1 drivers
v0x56038696b910_0 .net "mem_addr", 31 0, v0x56038696c7d0_0;  1 drivers
v0x56038696b9e0_0 .net "mem_rdata", 31 0, v0x56038696aa10_0;  alias, 1 drivers
v0x56038696bab0_0 .net "mem_ready", 0 0, v0x56038696aaf0_0;  alias, 1 drivers
v0x56038696bb80_0 .net "mem_valid", 0 0, v0x56038696caf0_0;  1 drivers
v0x56038696bc50_0 .net "mem_wdata", 31 0, v0x56038696cbe0_0;  1 drivers
v0x56038696bd20_0 .net "mem_wstrb", 3 0, v0x56038696ccf0_0;  1 drivers
v0x56038696bdf0_0 .net "rst", 0 0, v0x56038696cdb0_0;  1 drivers
v0x56038696bfa0_0 .net "rw", 0 0, L_0x56038696d000;  1 drivers
L_0x56038696cf10 .part v0x56038696a860_0, 1, 7;
L_0x56038696d000 .part v0x56038696a860_0, 0, 1;
L_0x56038696d180 .part v0x56038696a680_0, 6, 1;
S_0x5603869687a0 .scope module, "u_i2c_controller" "i2c_controller" 4 47, 5 1 0, S_0x560386968450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /INPUT 1 "rw";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /INOUT 1 "i2c_sda";
    .port_info 8 /INOUT 1 "i2c_scl";
P_0x560386968980 .param/l "ACK" 1 5 16, +C4<00000000000000000000000000000011>;
P_0x5603869689c0 .param/l "ADDRESS" 1 5 15, +C4<00000000000000000000000000000010>;
P_0x560386968a00 .param/l "DATA" 1 5 17, +C4<00000000000000000000000000000100>;
P_0x560386968a40 .param/l "IDLE" 1 5 13, +C4<00000000000000000000000000000000>;
P_0x560386968a80 .param/l "READ_DATA" 1 5 18, +C4<00000000000000000000000000000101>;
P_0x560386968ac0 .param/l "START" 1 5 14, +C4<00000000000000000000000000000001>;
P_0x560386968b00 .param/l "STOP" 1 5 20, +C4<00000000000000000000000000000111>;
P_0x560386968b40 .param/l "WAIT_ACK_DATA" 1 5 19, +C4<00000000000000000000000000000110>;
o0x7f95ae5df2e8 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v0x560386968fc0_0 name=_ivl_0
L_0x7f95ae596018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5603869690c0_0 .net/2u *"_ivl_4", 0 0, L_0x7f95ae596018;  1 drivers
v0x5603869691a0_0 .net "addr", 6 0, L_0x56038696cf10;  alias, 1 drivers
v0x560386969290_0 .var "bit_counter", 3 0;
v0x560386969370_0 .net "clk", 0 0, v0x56038696c510_0;  alias, 1 drivers
v0x560386969480_0 .net "data_in", 7 0, v0x56038696a860_0;  alias, 1 drivers
v0x560386969560_0 .var "data_out", 7 0;
v0x560386969640_0 .net "enable", 0 0, L_0x56038696d180;  alias, 1 drivers
v0x560386969700_0 .net "i2c_scl", 0 0, L_0x56038696d310;  alias, 1 drivers
v0x5603869697c0_0 .net "i2c_sda", 0 0, L_0x56038696d270;  alias, 1 drivers
v0x560386969880_0 .net "rst", 0 0, v0x56038696cdb0_0;  alias, 1 drivers
v0x560386969940_0 .net "rw", 0 0, L_0x56038696d000;  alias, 1 drivers
v0x560386969a00_0 .var "scl_enable", 0 0;
v0x560386969ac0_0 .var "scl_out", 0 0;
v0x560386969b80_0 .var "sda_oe", 0 0;
v0x560386969c40_0 .var "sda_out", 0 0;
v0x560386969d00_0 .var "shift_reg", 7 0;
v0x560386969de0_0 .var "state", 2 0;
E_0x56038694b630 .event posedge, v0x560386969880_0, v0x560386969370_0;
L_0x56038696d270 .functor MUXZ 1, o0x7f95ae5df2e8, v0x560386969c40_0, v0x560386969b80_0, C4<>;
L_0x56038696d310 .functor MUXZ 1, L_0x7f95ae596018, v0x560386969ac0_0, v0x560386969a00_0, C4<>;
S_0x560386969fe0 .scope module, "u_i2c_registers" "i2c_registers" 4 24, 6 1 0, S_0x560386968450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_valid";
    .port_info 3 /INPUT 32 "mem_addr";
    .port_info 4 /INPUT 32 "mem_wdata";
    .port_info 5 /INPUT 4 "mem_wstrb";
    .port_info 6 /OUTPUT 32 "mem_rdata";
    .port_info 7 /OUTPUT 1 "mem_ready";
    .port_info 8 /OUTPUT 32 "i2c_bitrate";
    .port_info 9 /OUTPUT 8 "i2c_data_out";
    .port_info 10 /INPUT 8 "i2c_data_in";
    .port_info 11 /OUTPUT 8 "i2c_ctrl";
P_0x560386906a70 .param/l "ADDR_I2C_BITRATE" 1 6 18, C4<00000000000000000000000000011100>;
P_0x560386906ab0 .param/l "ADDR_I2C_CTRL" 1 6 21, C4<00000000000000000000000000011111>;
P_0x560386906af0 .param/l "ADDR_I2C_DATA_IN" 1 6 20, C4<00000000000000000000000000011110>;
P_0x560386906b30 .param/l "ADDR_I2C_DATA_OUT" 1 6 19, C4<00000000000000000000000000011101>;
v0x56038696a4f0_0 .net "clk", 0 0, v0x56038696c510_0;  alias, 1 drivers
v0x56038696a5c0_0 .var "i2c_bitrate", 31 0;
v0x56038696a680_0 .var "i2c_ctrl", 7 0;
v0x56038696a770_0 .net "i2c_data_in", 7 0, v0x560386969560_0;  alias, 1 drivers
v0x56038696a860_0 .var "i2c_data_out", 7 0;
v0x56038696a950_0 .net "mem_addr", 31 0, v0x56038696c7d0_0;  alias, 1 drivers
v0x56038696aa10_0 .var "mem_rdata", 31 0;
v0x56038696aaf0_0 .var "mem_ready", 0 0;
v0x56038696abb0_0 .net "mem_valid", 0 0, v0x56038696caf0_0;  alias, 1 drivers
v0x56038696ac70_0 .net "mem_wdata", 31 0, v0x56038696cbe0_0;  alias, 1 drivers
v0x56038696ad50_0 .net "mem_wstrb", 3 0, v0x56038696ccf0_0;  alias, 1 drivers
v0x56038696ae30_0 .net "rst", 0 0, v0x56038696cdb0_0;  alias, 1 drivers
S_0x56038696c140 .scope task, "write_register" "write_register" 3 69, 3 69 0, S_0x56038692a720;
 .timescale -9 -12;
v0x56038696c350_0 .var "addr", 31 0;
v0x56038696c430_0 .var "data", 31 0;
TD_i2c_top_tb.write_register ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56038696caf0_0, 0, 1;
    %load/vec4 v0x56038696c350_0;
    %store/vec4 v0x56038696c7d0_0, 0, 32;
    %load/vec4 v0x56038696c430_0;
    %store/vec4 v0x56038696cbe0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x56038696ccf0_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56038696caf0_0, 0, 1;
    %end;
    .scope S_0x56038690fcd0;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560386968080_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5603869443a0_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x5603869444a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560386967f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560386967e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560386967fc0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x56038690fcd0;
T_3 ;
    %wait E_0x56038693f230;
    %load/vec4 v0x560386967fc0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x560386901c00_0;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386967fc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560386968080_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x560386942260_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56038690fcd0;
T_4 ;
    %wait E_0x56038691c640;
    %load/vec4 v0x560386967fc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x560386901c00_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560386967fc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560386968080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560386967e40_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56038690fcd0;
T_5 ;
    %wait E_0x56038691d000;
    %load/vec4 v0x560386967fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x560386968080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x560386967d80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x560386942260_0;
    %assign/vec4/off/d v0x5603869421c0_0, 4, 5;
    %load/vec4 v0x560386942260_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560386968080_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x560386942260_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x560386942260_0, 0;
T_5.9 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x5603869421c0_0;
    %parti/s 7, 1, 2;
    %cmpi/e 42, 0, 7;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x560386942260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386967e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560386967f00_0, 0;
    %load/vec4 v0x5603869421c0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x560386968080_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x560386968080_0, 0;
T_5.13 ;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560386968080_0, 0;
T_5.11 ;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x560386967d80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x560386942260_0;
    %assign/vec4/off/d v0x5603869443a0_0, 4, 5;
    %load/vec4 v0x560386942260_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x560386968080_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x560386942260_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x560386942260_0, 0;
T_5.15 ;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x5603869444a0_0;
    %load/vec4 v0x560386942260_0;
    %part/u 1;
    %assign/vec4 v0x560386967f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386967e40_0, 0;
    %load/vec4 v0x560386942260_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560386968080_0, 0;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0x560386942260_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x560386942260_0, 0;
T_5.17 ;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560386967f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386967e40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560386968080_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560386969fe0;
T_6 ;
    %wait E_0x56038694b630;
    %load/vec4 v0x56038696ae30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56038696a5c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56038696a860_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56038696a680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56038696aaf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56038696aa10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56038696aaf0_0, 0;
    %load/vec4 v0x56038696abb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56038696aaf0_0, 0;
    %load/vec4 v0x56038696ad50_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x56038696a950_0;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 32;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 32;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0x56038696ad50_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x56038696ac70_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56038696a5c0_0, 4, 5;
T_6.10 ;
    %load/vec4 v0x56038696ad50_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x56038696ac70_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56038696a5c0_0, 4, 5;
T_6.12 ;
    %load/vec4 v0x56038696ad50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x56038696ac70_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56038696a5c0_0, 4, 5;
T_6.14 ;
    %load/vec4 v0x56038696ad50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %load/vec4 v0x56038696ac70_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56038696a5c0_0, 4, 5;
T_6.16 ;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x56038696ad50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v0x56038696ac70_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x56038696a860_0, 0;
T_6.18 ;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x56038696ad50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %load/vec4 v0x56038696ac70_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x56038696a680_0, 0;
T_6.20 ;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x56038696a950_0;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 32;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 32;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 32;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56038696aa10_0, 0;
    %jmp T_6.27;
T_6.22 ;
    %load/vec4 v0x56038696a5c0_0;
    %assign/vec4 v0x56038696aa10_0, 0;
    %jmp T_6.27;
T_6.23 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x56038696a860_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56038696aa10_0, 0;
    %jmp T_6.27;
T_6.24 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x56038696a770_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56038696aa10_0, 0;
    %jmp T_6.27;
T_6.25 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x56038696a680_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56038696aa10_0, 0;
    %jmp T_6.27;
T_6.27 ;
    %pop/vec4 1;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5603869687a0;
T_7 ;
    %wait E_0x56038694b630;
    %load/vec4 v0x560386969880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386969ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560386969a00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560386969de0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386969a00_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560386969a00_0, 0;
T_7.3 ;
    %load/vec4 v0x560386969ac0_0;
    %inv;
    %assign/vec4 v0x560386969ac0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5603869687a0;
T_8 ;
    %wait E_0x56038694b630;
    %load/vec4 v0x560386969880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560386969de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386969c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386969b80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560386969290_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560386969560_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560386969de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386969ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386969c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386969b80_0, 0;
    %load/vec4 v0x560386969640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560386969de0_0, 0;
T_8.11 ;
    %jmp T_8.10;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560386969c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386969b80_0, 0;
    %load/vec4 v0x560386969ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x560386969de0_0, 0;
    %load/vec4 v0x5603869691a0_0;
    %load/vec4 v0x560386969940_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560386969d00_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x560386969290_0, 0;
T_8.13 ;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v0x560386969ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %load/vec4 v0x560386969d00_0;
    %load/vec4 v0x560386969290_0;
    %part/u 1;
    %assign/vec4 v0x560386969c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386969b80_0, 0;
    %load/vec4 v0x560386969290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.17, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x560386969de0_0, 0;
    %jmp T_8.18;
T_8.17 ;
    %load/vec4 v0x560386969290_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x560386969290_0, 0;
T_8.18 ;
T_8.15 ;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560386969b80_0, 0;
    %load/vec4 v0x5603869697c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x560386969290_0, 0;
    %load/vec4 v0x560386969940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.21, 4;
    %load/vec4 v0x560386969480_0;
    %assign/vec4 v0x560386969d00_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x560386969de0_0, 0;
    %jmp T_8.22;
T_8.21 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x560386969de0_0, 0;
T_8.22 ;
    %jmp T_8.20;
T_8.19 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x560386969de0_0, 0;
T_8.20 ;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x560386969ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.23, 8;
    %load/vec4 v0x560386969d00_0;
    %load/vec4 v0x560386969290_0;
    %part/u 1;
    %assign/vec4 v0x560386969c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386969b80_0, 0;
    %load/vec4 v0x560386969290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.25, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x560386969de0_0, 0;
    %jmp T_8.26;
T_8.25 ;
    %load/vec4 v0x560386969290_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x560386969290_0, 0;
T_8.26 ;
T_8.23 ;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x560386969ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.27, 8;
    %load/vec4 v0x5603869697c0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x560386969290_0;
    %assign/vec4/off/d v0x560386969d00_0, 4, 5;
    %load/vec4 v0x560386969290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.29, 4;
    %load/vec4 v0x560386969d00_0;
    %assign/vec4 v0x560386969560_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x560386969de0_0, 0;
    %jmp T_8.30;
T_8.29 ;
    %load/vec4 v0x560386969290_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x560386969290_0, 0;
T_8.30 ;
T_8.27 ;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560386969c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386969b80_0, 0;
    %load/vec4 v0x560386969ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.31, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x560386969de0_0, 0;
T_8.31 ;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386969ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386969c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560386969b80_0, 0;
    %load/vec4 v0x560386969640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.33, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560386969de0_0, 0;
T_8.33 ;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560386968450;
T_9 ;
    %wait E_0x56038694b630;
    %load/vec4 v0x56038696bdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56038696b3b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56038696b4a0_0;
    %assign/vec4 v0x56038696b3b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56038692a720;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56038696c510_0, 0, 1;
T_10.0 ;
    %delay 10000, 0;
    %load/vec4 v0x56038696c510_0;
    %inv;
    %store/vec4 v0x56038696c510_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x56038692a720;
T_11 ;
    %vpi_call 3 40 "$dumpfile", "i2c_top_tb.vcd" {0 0 0};
    %vpi_call 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56038692a720 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56038696cdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56038696caf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56038696c7d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56038696cbe0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56038696ccf0_0, 0, 4;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56038696cdb0_0, 0, 1;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0x56038696c350_0, 0, 32;
    %pushi/vec4 500000, 0, 32;
    %store/vec4 v0x56038696c430_0, 0, 32;
    %fork TD_i2c_top_tb.write_register, S_0x56038696c140;
    %join;
    %delay 20000, 0;
    %pushi/vec4 29, 0, 32;
    %store/vec4 v0x56038696c350_0, 0, 32;
    %pushi/vec4 169, 0, 32;
    %store/vec4 v0x56038696c430_0, 0, 32;
    %fork TD_i2c_top_tb.write_register, S_0x56038696c140;
    %join;
    %delay 20000, 0;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x56038696c350_0, 0, 32;
    %pushi/vec4 80, 0, 32;
    %store/vec4 v0x56038696c430_0, 0, 32;
    %fork TD_i2c_top_tb.write_register, S_0x56038696c140;
    %join;
    %delay 200000, 0;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x560386968350_0, 0, 32;
    %fork TD_i2c_top_tb.read_register, S_0x5603869681c0;
    %join;
    %delay 200000, 0;
    %vpi_call 3 65 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "i2c_slave_controller.v";
    "top_tb.v";
    "top.v";
    "i2c_controller.v";
    "i2c_registers.v";
