library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity RAM_P is
      port (clock : in std_logic;
		      address : in std_logic_vector(3 downto 0);
				data_in : in std_logic_vector(7 downto 0);
				EN : in std_logic;
				data_out : in std_logic_vector(7 downto 0));
end entity;

architecture RAM_P_arch of RAM_P is

     type RW_type is array (128 to 223) of std_logic_vector(7 downto 0);
	  signal RW : RW_type;
	  
	 begin 
	 
       Enable : process (address)
         begin
				if ((to_integer(unsigned(address)) >= 128) and (to_integer(unsigned(address)) <= 223)) then
					EN <= ’1’;
				else
					EN <= ’0’;
				end if;
			end process;	 
	    
		 MEMORY : process (clock)
		   begin 
			  if(clock' event and clock = '1') then 
			     if(EN = '1' and write = '1') then
			        RW(to_integer(unsigned(address))) <= data_in;
				  elsif (EN = ’1’ and write = ’0’) then
				     data_out <= RW(to_integer(unsigned(address)));
				  end if;
			  end if;
			  
	    end process;
		 
end architecture;