; NOTE: Assertions have been autogenerated by test/update_tpde_llc_test_checks.py UTC_ARGS: --version 5
; SPDX-FileCopyrightText: 2025 Contributors to TPDE <https://tpde.org>
; SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

; RUN: tpde-llc --target=x86_64 %s | %objdump | FileCheck %s -check-prefixes=X64
; RUN: tpde-llc --target=aarch64 %s | %objdump | FileCheck %s -check-prefixes=ARM64

define i32 @phi_cycle() {
; X64-LABEL: <phi_cycle>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    push rbx
; X64-NEXT:    push r12
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x20
; X64-NEXT:    mov eax, 0x1
; X64-NEXT:    mov ebx, eax
; X64-NEXT:    mov eax, 0x2
; X64-NEXT:    mov r12d, eax
; X64-NEXT:  <L0>:
; X64-NEXT:    mov eax, ebx
; X64-NEXT:    mov ebx, r12d
; X64-NEXT:    mov r12d, eax
; X64-NEXT:    jmp <L0>
;
; ARM64-LABEL: <phi_cycle>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    stp x19, x20, [sp, #0x10]
; ARM64-NEXT:    mov x0, #0x1 // =1
; ARM64-NEXT:    mov w19, w0
; ARM64-NEXT:    mov x0, #0x2 // =2
; ARM64-NEXT:    mov w20, w0
; ARM64-NEXT:    mov w0, w19
; ARM64-NEXT:    mov w19, w20
; ARM64-NEXT:    mov w20, w0
; ARM64-NEXT:    b 0x40 <phi_cycle+0x20>
  br label %1
1:
  %2 = phi i32 [ 1, %0 ], [ %3, %1 ]
  %3 = phi i32 [ 2, %0 ], [ %2, %1 ]
  br label %1
}

define i32 @phi_unicycle() {
; X64-LABEL: <phi_unicycle>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    push rbx
; X64-NEXT:    push r12
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x20
; X64-NEXT:    mov eax, 0x1
; X64-NEXT:    mov ebx, eax
; X64-NEXT:    mov eax, 0x2
; X64-NEXT:    mov r12d, eax
; X64-NEXT:  <L0>:
; X64-NEXT:    jmp <L0>
;
; ARM64-LABEL: <phi_unicycle>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    stp x19, x20, [sp, #0x10]
; ARM64-NEXT:    mov x0, #0x1 // =1
; ARM64-NEXT:    mov w19, w0
; ARM64-NEXT:    mov x0, #0x2 // =2
; ARM64-NEXT:    mov w20, w0
; ARM64-NEXT:    b 0x90 <phi_unicycle+0x20>
  br label %1
1:
  %2 = phi i32 [ 1, %0 ], [ %2, %1 ]
  %3 = phi i32 [ 2, %0 ], [ %3, %1 ]
  br label %1
}

define ptr @phi_twocycles() {
; X64-LABEL: <phi_twocycles>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    push rbx
; X64-NEXT:    push r12
; X64-NEXT:    push r13
; X64-NEXT:    push r14
; X64-NEXT:    nop
; X64-NEXT:    sub rsp, 0x10
; X64-NEXT:    mov eax, 0x1
; X64-NEXT:    mov ebx, eax
; X64-NEXT:    mov eax, 0x2
; X64-NEXT:    mov r12d, eax
; X64-NEXT:    mov eax, 0x3
; X64-NEXT:    mov r13d, eax
; X64-NEXT:    mov eax, 0x4
; X64-NEXT:    mov r14d, eax
; X64-NEXT:  <L0>:
; X64-NEXT:    mov eax, ebx
; X64-NEXT:    mov ebx, r12d
; X64-NEXT:    mov r12d, eax
; X64-NEXT:    mov eax, r13d
; X64-NEXT:    mov r13d, r14d
; X64-NEXT:    mov r14d, eax
; X64-NEXT:    jmp <L0>
;
; ARM64-LABEL: <phi_twocycles>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    stp x19, x20, [sp, #0x10]
; ARM64-NEXT:    stp x21, x22, [sp, #0x20]
; ARM64-NEXT:    nop
; ARM64-NEXT:    nop
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x0, #0x1 // =1
; ARM64-NEXT:    mov w19, w0
; ARM64-NEXT:    mov x0, #0x2 // =2
; ARM64-NEXT:    mov w20, w0
; ARM64-NEXT:    mov x0, #0x3 // =3
; ARM64-NEXT:    mov w21, w0
; ARM64-NEXT:    mov x0, #0x4 // =4
; ARM64-NEXT:    mov w22, w0
; ARM64-NEXT:    mov w0, w19
; ARM64-NEXT:    mov w19, w20
; ARM64-NEXT:    mov w20, w0
; ARM64-NEXT:    mov w0, w21
; ARM64-NEXT:    mov w21, w22
; ARM64-NEXT:    mov w22, w0
; ARM64-NEXT:    b 0xf0 <phi_twocycles+0x40>
  br label %1

1:                                                ; preds = %1, %0
  %2 = phi i32 [ 1, %0 ], [ %3, %1 ]
  %3 = phi i32 [ 2, %0 ], [ %2, %1 ]
  %4 = phi i32 [ 3, %0 ], [ %5, %1 ]
  %5 = phi i32 [ 4, %0 ], [ %4, %1 ]
  br label %1
}

define ptr @phi_cycles_selfref() {
; X64-LABEL: <phi_cycles_selfref>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    push rbx
; X64-NEXT:    push r12
; X64-NEXT:    push r13
; X64-NEXT:    nop dword ptr [rax]
; X64-NEXT:    sub rsp, 0x18
; X64-NEXT:    mov eax, 0x1
; X64-NEXT:    mov ebx, eax
; X64-NEXT:    mov eax, 0x2
; X64-NEXT:    mov r12d, eax
; X64-NEXT:    mov eax, 0x3
; X64-NEXT:    mov r13d, eax
; X64-NEXT:  <L0>:
; X64-NEXT:    mov eax, ebx
; X64-NEXT:    mov ebx, r12d
; X64-NEXT:    mov r12d, eax
; X64-NEXT:    jmp <L0>
;
; ARM64-LABEL: <phi_cycles_selfref>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    stp x19, x20, [sp, #0x10]
; ARM64-NEXT:    str x21, [sp, #0x20]
; ARM64-NEXT:    nop
; ARM64-NEXT:    nop
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x0, #0x1 // =1
; ARM64-NEXT:    mov w19, w0
; ARM64-NEXT:    mov x0, #0x2 // =2
; ARM64-NEXT:    mov w20, w0
; ARM64-NEXT:    mov x0, #0x3 // =3
; ARM64-NEXT:    mov w21, w0
; ARM64-NEXT:    mov w0, w19
; ARM64-NEXT:    mov w19, w20
; ARM64-NEXT:    mov w20, w0
; ARM64-NEXT:    b 0x158 <phi_cycles_selfref+0x38>
  br label %1

1:                                                ; preds = %1, %0
  %2 = phi i32 [ 1, %0 ], [ %3, %1 ]
  %3 = phi i32 [ 2, %0 ], [ %2, %1 ]
  %4 = phi i32 [ 3, %0 ], [ %4, %1 ]
  br label %1
}

define void @phi_cycle_i128(i1 %c, i128 %v1, i128 %v2) {
; X64-LABEL: <phi_cycle_i128>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    mov qword ptr [rbp - 0x40], rsi
; X64-NEXT:    mov qword ptr [rbp - 0x38], rdx
; X64-NEXT:    mov qword ptr [rbp - 0x50], rcx
; X64-NEXT:    mov qword ptr [rbp - 0x48], r8
; X64-NEXT:  <L0>:
; X64-NEXT:    mov rax, qword ptr [rbp - 0x40]
; X64-NEXT:    mov rcx, qword ptr [rbp - 0x38]
; X64-NEXT:    mov rdx, qword ptr [rbp - 0x50]
; X64-NEXT:    mov qword ptr [rbp - 0x40], rdx
; X64-NEXT:    mov rdx, qword ptr [rbp - 0x48]
; X64-NEXT:    mov qword ptr [rbp - 0x38], rdx
; X64-NEXT:    mov qword ptr [rbp - 0x50], rax
; X64-NEXT:    mov qword ptr [rbp - 0x48], rcx
; X64-NEXT:    jmp <L0>
;
; ARM64-LABEL: <phi_cycle_i128>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    str x2, [x29, #0xa0]
; ARM64-NEXT:    str x3, [x29, #0xa8]
; ARM64-NEXT:    str x4, [x29, #0xb0]
; ARM64-NEXT:    str x5, [x29, #0xb8]
; ARM64-NEXT:    ldr x0, [x29, #0xa0]
; ARM64-NEXT:    ldr x1, [x29, #0xa8]
; ARM64-NEXT:    ldr x2, [x29, #0xb0]
; ARM64-NEXT:    str x2, [x29, #0xa0]
; ARM64-NEXT:    ldr x2, [x29, #0xb8]
; ARM64-NEXT:    str x2, [x29, #0xa8]
; ARM64-NEXT:    str x0, [x29, #0xb0]
; ARM64-NEXT:    str x1, [x29, #0xb8]
; ARM64-NEXT:    b 0x1b0 <phi_cycle_i128+0x20>
  br label %1

1:
  %2 = phi i128 [ %v1, %0 ], [ %3, %1 ]
  %3 = phi i128 [ %v2, %0 ], [ %2, %1 ]
  br label %1
}

define void @phi_cycle_multipart(i1 %c, [4 x i64] %v1, [4 x i64] %v2) {
; X64-LABEL: <phi_cycle_multipart>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    push rbx
; X64-NEXT:    nop dword ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x88
; X64-NEXT:    mov rax, qword ptr [rbp + 0x10]
; X64-NEXT:    mov rbx, qword ptr [rbp + 0x18]
; X64-NEXT:    mov rdi, qword ptr [rbp + 0x20]
; X64-NEXT:    mov qword ptr [rbp - 0x50], rsi
; X64-NEXT:    mov qword ptr [rbp - 0x48], rdx
; X64-NEXT:    mov qword ptr [rbp - 0x40], rcx
; X64-NEXT:    mov qword ptr [rbp - 0x38], r8
; X64-NEXT:    mov qword ptr [rbp - 0x70], r9
; X64-NEXT:    mov qword ptr [rbp - 0x68], rax
; X64-NEXT:    mov qword ptr [rbp - 0x60], rbx
; X64-NEXT:    mov qword ptr [rbp - 0x58], rdi
; X64-NEXT:  <L0>:
; X64-NEXT:    mov rax, qword ptr [rbp - 0x50]
; X64-NEXT:    mov qword ptr [rbp - 0x90], rax
; X64-NEXT:    mov rax, qword ptr [rbp - 0x48]
; X64-NEXT:    mov qword ptr [rbp - 0x88], rax
; X64-NEXT:    mov rax, qword ptr [rbp - 0x40]
; X64-NEXT:    mov qword ptr [rbp - 0x80], rax
; X64-NEXT:    mov rax, qword ptr [rbp - 0x38]
; X64-NEXT:    mov qword ptr [rbp - 0x78], rax
; X64-NEXT:    mov rcx, qword ptr [rbp - 0x70]
; X64-NEXT:    mov qword ptr [rbp - 0x50], rcx
; X64-NEXT:    mov rcx, qword ptr [rbp - 0x68]
; X64-NEXT:    mov qword ptr [rbp - 0x48], rcx
; X64-NEXT:    mov rcx, qword ptr [rbp - 0x60]
; X64-NEXT:    mov qword ptr [rbp - 0x40], rcx
; X64-NEXT:    mov rcx, qword ptr [rbp - 0x58]
; X64-NEXT:    mov qword ptr [rbp - 0x38], rcx
; X64-NEXT:    mov rax, qword ptr [rbp - 0x90]
; X64-NEXT:    mov qword ptr [rbp - 0x70], rax
; X64-NEXT:    mov rax, qword ptr [rbp - 0x88]
; X64-NEXT:    mov qword ptr [rbp - 0x68], rax
; X64-NEXT:    mov rax, qword ptr [rbp - 0x80]
; X64-NEXT:    mov qword ptr [rbp - 0x60], rax
; X64-NEXT:    mov rax, qword ptr [rbp - 0x78]
; X64-NEXT:    mov qword ptr [rbp - 0x58], rax
; X64-NEXT:    jmp <L0>
;
; ARM64-LABEL: <phi_cycle_multipart>:
; ARM64:         sub sp, sp, #0x100
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    add x17, sp, #0x100
; ARM64-NEXT:    ldr x0, [x17]
; ARM64-NEXT:    ldr x9, [x17, #0x8]
; ARM64-NEXT:    ldr x10, [x17, #0x10]
; ARM64-NEXT:    ldr x11, [x17, #0x18]
; ARM64-NEXT:    str x1, [x29, #0xa0]
; ARM64-NEXT:    str x2, [x29, #0xa8]
; ARM64-NEXT:    str x3, [x29, #0xb0]
; ARM64-NEXT:    str x4, [x29, #0xb8]
; ARM64-NEXT:    str x0, [x29, #0xc0]
; ARM64-NEXT:    str x9, [x29, #0xc8]
; ARM64-NEXT:    str x10, [x29, #0xd0]
; ARM64-NEXT:    str x11, [x29, #0xd8]
; ARM64-NEXT:    ldr x0, [x29, #0xa0]
; ARM64-NEXT:    str x0, [x29, #0xe0]
; ARM64-NEXT:    ldr x0, [x29, #0xa8]
; ARM64-NEXT:    str x0, [x29, #0xe8]
; ARM64-NEXT:    ldr x0, [x29, #0xb0]
; ARM64-NEXT:    str x0, [x29, #0xf0]
; ARM64-NEXT:    ldr x0, [x29, #0xb8]
; ARM64-NEXT:    str x0, [x29, #0xf8]
; ARM64-NEXT:    ldr x1, [x29, #0xc0]
; ARM64-NEXT:    str x1, [x29, #0xa0]
; ARM64-NEXT:    ldr x1, [x29, #0xc8]
; ARM64-NEXT:    str x1, [x29, #0xa8]
; ARM64-NEXT:    ldr x1, [x29, #0xd0]
; ARM64-NEXT:    str x1, [x29, #0xb0]
; ARM64-NEXT:    ldr x1, [x29, #0xd8]
; ARM64-NEXT:    str x1, [x29, #0xb8]
; ARM64-NEXT:    ldr x0, [x29, #0xe0]
; ARM64-NEXT:    str x0, [x29, #0xc0]
; ARM64-NEXT:    ldr x0, [x29, #0xe8]
; ARM64-NEXT:    str x0, [x29, #0xc8]
; ARM64-NEXT:    ldr x0, [x29, #0xf0]
; ARM64-NEXT:    str x0, [x29, #0xd0]
; ARM64-NEXT:    ldr x0, [x29, #0xf8]
; ARM64-NEXT:    str x0, [x29, #0xd8]
; ARM64-NEXT:    b 0x244 <phi_cycle_multipart+0x44>
  br label %1

1:
  %2 = phi [4 x i64] [ %v1, %0 ], [ %3, %1 ]
  %3 = phi [4 x i64] [ %v2, %0 ], [ %2, %1 ]
  br label %1
}

define i32 @phi_last_use(i1 %c, i32 %a, i32 %b) {
; X64-LABEL: <phi_last_use>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    push rbx
; X64-NEXT:    push r12
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x20
; X64-NEXT:    mov ebx, esi
; X64-NEXT:    test edi, 0x1
; X64-NEXT:    je <L0>
; X64-NEXT:    mov eax, 0x0
; X64-NEXT:    mov r12d, eax
; X64-NEXT:    jmp <L1>
; X64-NEXT:  <L0>:
; X64-NEXT:    lea eax, [rbx + 0x1]
; X64-NEXT:    test eax, eax
; X64-NEXT:    jne <L0>
; X64-NEXT:    mov r12d, eax
; X64-NEXT:  <L1>:
; X64-NEXT:    mov eax, r12d
; X64-NEXT:    add rsp, 0x20
; X64-NEXT:    pop r12
; X64-NEXT:    pop rbx
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <phi_last_use>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    stp x19, x20, [sp, #0x10]
; ARM64-NEXT:    mov w19, w1
; ARM64-NEXT:    tst w0, #0x1
; ARM64-NEXT:    b.eq 0x2f8 <phi_last_use+0x28>
; ARM64-NEXT:    mov w0, #0x0 // =0
; ARM64-NEXT:    mov w20, w0
; ARM64-NEXT:    b 0x308 <phi_last_use+0x38>
; ARM64-NEXT:    add w0, w19, #0x1
; ARM64-NEXT:    mov w1, w0
; ARM64-NEXT:    cbnz w1, 0x2f8 <phi_last_use+0x28>
; ARM64-NEXT:    mov w20, w0
; ARM64-NEXT:    mov w0, w20
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    ldp x19, x20, [sp, #0x10]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  br i1 %c, label %ret, label %loop
loop:
  %add = add i32 %a, 1
  %cmp = icmp eq i32 %add, 0
  br i1 %cmp, label %ret, label %loop
ret:
  %rv = phi i32 [ 0, %entry ], [ %add, %loop ]
  ret i32 %rv
}
