INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ACAProject/Pipeline/Pipeline.sim/sim_1/synth/timing/CPU_wrapper_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module glbl
