# ECEN 403-904
# Team 1: Radiation Resilient Logic Circuit Study based on Wide Bandgap Devices

This repository contains all the updates, reports, and presentations regarding this capstone project.

# Weekly Updates
Week (9/18-9/22): 
- Worked on Midterm Presentation
- Worked on Functional System Requirements
- Worked on Interface Control Document
- Worked on the Execution Plan
- Worked on the Validation Plan
- Met with Sandia Sponsor (9/22)

Nomar:
- Completed Execution Plan for Midterm Presentation
- Researched 4:1 MUX validation tests for the Validation Plan
- Began finalizing electrical and physical requirements of MUX for FSR

Kaylee:
- Worked on solution proposal, subsystem progress, and task partition slides for midterm presentation
- Researched tests for validation plan for ring oscillator
- Completed purpose and scope for FSR

Nia:
- Worked on problem statement, subsystem progress, and task partition slides for midterm presentation
- Researched 1x4 SRAM Memory Cell Array validation tests
- Noted interfacing ideas and constraints in ICD

Week (9/25-9/29):
- Presented Midterm Presentation (9/25)
- Worked on Functional System Requirements
- Worked on Interface Control Document
- Edited Validation and Execution Plan based on feedback from Midterm Presentatiton

Nomar:
- Completed the Thermal Interface, User Control Interface, and Communication Sections in the ICD
- Outlined the physical and electrical requirements of the 4:1 MUX in the FSR
- Described the support requirements in the FSR

Week (10/2-10/6):
- Working on the finalization of circuit schematics
- Working on circuit simulations in LTSpice
- Research converting PMOS to NMOS transistors
  
