NDSearch.OnPrefixDataLoaded("reg",["Variable","Function","Section","Class","File","Interface","Module"],[["reg_names",,[["svdb_dynamic_seq",,,,0,"File6:svdb_ral_uvm/tb_uvm/env/test_register_sequence.sv:svdb_dynamic_seq.reg_names","SystemVerilogClass:svdb_dynamic_seq:reg_names"]]],["reg2bus",,[["regbus2reg_adapter",,,,1,"File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus2reg_adapter.sv:regbus2reg_adapter.reg2bus","SystemVerilogClass:regbus2reg_adapter:reg2bus"]]],["reg2regbus",,[["env",,,,0,"File6:svdb_ral_uvm/tb_uvm/env/env.sv:env.reg2regbus","SystemVerilogClass:env:reg2regbus"]]],["REGBUS",,[[,"REGBUS agent includes",,,2,"File6:svdb_ral_uvm/tb_uvm/env/testbench.sv:REGBUS_agent_includes"]]],["regbus_agent",,[[,,,,3,"File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus_agent.sv:regbus_agent","SystemVerilogClass:regbus_agent"],[,"regbus_agent.sv",,,4,"File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus_agent.sv:regbus_agent.sv"]]],["regbus_driver",,[[,,,,3,"File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus_driver.sv:regbus_driver","SystemVerilogClass:regbus_driver"],[,"regbus_driver.sv",,,4,"File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus_driver.sv:regbus_driver.sv"]]],["regbus_if",,[[,,,,5,"File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus_if.sv:regbus_if","SystemVerilogClass:regbus_if"],[,"regbus_if.sv",,,4,"File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus_if.sv:regbus_if.sv"]]],["regbus_monitor",,[[,,,,3,"File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus_monitor.sv:regbus_monitor","SystemVerilogClass:regbus_monitor"],[,"regbus_monitor.sv",,,4,"File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus_monitor.sv:regbus_monitor.sv"]]],["regbus_seq_item",,[[,,,,3,"File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus_seq_item.sv:regbus_seq_item","SystemVerilogClass:regbus_seq_item"],[,"regbus_seq_item.sv",,,4,"File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus_seq_item.sv:regbus_seq_item.sv"]]],["regbus_sequencer",,[[,,,,3,"File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus_sequencer.sv:regbus_sequencer","SystemVerilogClass:regbus_sequencer"],[,"regbus_sequencer.sv",,,4,"File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus_sequencer.sv:regbus_sequencer.sv"]]],["regbus2reg_adapter",,[[,,,,3,"File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus2reg_adapter.sv:regbus2reg_adapter","SystemVerilogClass:regbus2reg_adapter"],[,"regbus2reg_adapter.sv",,,4,"File6:svdb_ral_uvm/tb_uvm/reg_agent/regbus2reg_adapter.sv:regbus2reg_adapter.sv"]]],["Register",,[[,"Register model includes",,,2,"File6:svdb_ral_uvm/tb_uvm/env/testbench.sv:Register_model_includes"],[,"Register offset parameters",,,2,"File6:svdb_ral_uvm/tb_uvm/rtl/design.sv:Register_offset_parameters"],[,"Internal register storage",,,2,"File6:svdb_ral_uvm/tb_uvm/rtl/design.sv:Internal_register_storage"]]],["register_block_dut",,[[,,,,6,"File6:svdb_ral_uvm/tb_uvm/rtl/design.sv:register_block_dut","SystemVerilogModule:register_block_dut"]]],["register_example_reg_model",,[[,"register_example_reg_model.sv",,,4,"File6:svdb_ral_uvm/tb_uvm/env/register_example_reg_model.sv:register_example_reg_model.sv"]]],["regmodel",,[["env",,,,0,"File6:svdb_ral_uvm/tb_uvm/env/env.sv:env.regmodel","SystemVerilogClass:env:regmodel"]]],["regmodel_svdb",,[["env",,,,0,"File6:svdb_ral_uvm/tb_uvm/env/env.sv:env.regmodel_svdb","SystemVerilogClass:env:regmodel_svdb"]]]]);