
Seavo_ControlSW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004188  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08004298  08004298  00014298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042f4  080042f4  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  080042f4  080042f4  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080042f4  080042f4  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042f4  080042f4  000142f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080042f8  080042f8  000142f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080042fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000127c  20000068  08004364  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200012e4  08004364  000212e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ea3e  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000029e1  00000000  00000000  0002eb12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e70  00000000  00000000  000314f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b0f  00000000  00000000  00032368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018b26  00000000  00000000  00032e77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f57d  00000000  00000000  0004b99d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008fcf2  00000000  00000000  0005af1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003d24  00000000  00000000  000eac0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000ee930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	08004280 	.word	0x08004280

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	08004280 	.word	0x08004280

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	; (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	; (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	; 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	20000088 	.word	0x20000088
 800017c:	20000128 	.word	0x20000128

08000180 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000180:	b5b0      	push	{r4, r5, r7, lr}
 8000182:	b088      	sub	sp, #32
 8000184:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000186:	4b0a      	ldr	r3, [pc, #40]	; (80001b0 <MX_FREERTOS_Init+0x30>)
 8000188:	1d3c      	adds	r4, r7, #4
 800018a:	461d      	mov	r5, r3
 800018c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800018e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000190:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000194:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000198:	1d3b      	adds	r3, r7, #4
 800019a:	2100      	movs	r1, #0
 800019c:	4618      	mov	r0, r3
 800019e:	f002 fdae 	bl	8002cfe <osThreadCreate>
 80001a2:	4603      	mov	r3, r0
 80001a4:	4a03      	ldr	r2, [pc, #12]	; (80001b4 <MX_FREERTOS_Init+0x34>)
 80001a6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80001a8:	bf00      	nop
 80001aa:	3720      	adds	r7, #32
 80001ac:	46bd      	mov	sp, r7
 80001ae:	bdb0      	pop	{r4, r5, r7, pc}
 80001b0:	080042a4 	.word	0x080042a4
 80001b4:	20000084 	.word	0x20000084

080001b8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	b082      	sub	sp, #8
 80001bc:	af00      	add	r7, sp, #0
 80001be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80001c0:	2001      	movs	r0, #1
 80001c2:	f002 fde8 	bl	8002d96 <osDelay>
 80001c6:	e7fb      	b.n	80001c0 <StartDefaultTask+0x8>

080001c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b088      	sub	sp, #32
 80001cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001ce:	f107 0310 	add.w	r3, r7, #16
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
 80001d6:	605a      	str	r2, [r3, #4]
 80001d8:	609a      	str	r2, [r3, #8]
 80001da:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001dc:	4b45      	ldr	r3, [pc, #276]	; (80002f4 <MX_GPIO_Init+0x12c>)
 80001de:	699b      	ldr	r3, [r3, #24]
 80001e0:	4a44      	ldr	r2, [pc, #272]	; (80002f4 <MX_GPIO_Init+0x12c>)
 80001e2:	f043 0310 	orr.w	r3, r3, #16
 80001e6:	6193      	str	r3, [r2, #24]
 80001e8:	4b42      	ldr	r3, [pc, #264]	; (80002f4 <MX_GPIO_Init+0x12c>)
 80001ea:	699b      	ldr	r3, [r3, #24]
 80001ec:	f003 0310 	and.w	r3, r3, #16
 80001f0:	60fb      	str	r3, [r7, #12]
 80001f2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80001f4:	4b3f      	ldr	r3, [pc, #252]	; (80002f4 <MX_GPIO_Init+0x12c>)
 80001f6:	699b      	ldr	r3, [r3, #24]
 80001f8:	4a3e      	ldr	r2, [pc, #248]	; (80002f4 <MX_GPIO_Init+0x12c>)
 80001fa:	f043 0320 	orr.w	r3, r3, #32
 80001fe:	6193      	str	r3, [r2, #24]
 8000200:	4b3c      	ldr	r3, [pc, #240]	; (80002f4 <MX_GPIO_Init+0x12c>)
 8000202:	699b      	ldr	r3, [r3, #24]
 8000204:	f003 0320 	and.w	r3, r3, #32
 8000208:	60bb      	str	r3, [r7, #8]
 800020a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800020c:	4b39      	ldr	r3, [pc, #228]	; (80002f4 <MX_GPIO_Init+0x12c>)
 800020e:	699b      	ldr	r3, [r3, #24]
 8000210:	4a38      	ldr	r2, [pc, #224]	; (80002f4 <MX_GPIO_Init+0x12c>)
 8000212:	f043 0304 	orr.w	r3, r3, #4
 8000216:	6193      	str	r3, [r2, #24]
 8000218:	4b36      	ldr	r3, [pc, #216]	; (80002f4 <MX_GPIO_Init+0x12c>)
 800021a:	699b      	ldr	r3, [r3, #24]
 800021c:	f003 0304 	and.w	r3, r3, #4
 8000220:	607b      	str	r3, [r7, #4]
 8000222:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000224:	4b33      	ldr	r3, [pc, #204]	; (80002f4 <MX_GPIO_Init+0x12c>)
 8000226:	699b      	ldr	r3, [r3, #24]
 8000228:	4a32      	ldr	r2, [pc, #200]	; (80002f4 <MX_GPIO_Init+0x12c>)
 800022a:	f043 0308 	orr.w	r3, r3, #8
 800022e:	6193      	str	r3, [r2, #24]
 8000230:	4b30      	ldr	r3, [pc, #192]	; (80002f4 <MX_GPIO_Init+0x12c>)
 8000232:	699b      	ldr	r3, [r3, #24]
 8000234:	f003 0308 	and.w	r3, r3, #8
 8000238:	603b      	str	r3, [r7, #0]
 800023a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800023c:	2201      	movs	r2, #1
 800023e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000242:	482d      	ldr	r0, [pc, #180]	; (80002f8 <MX_GPIO_Init+0x130>)
 8000244:	f001 f8b7 	bl	80013b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8000248:	2201      	movs	r2, #1
 800024a:	2101      	movs	r1, #1
 800024c:	482b      	ldr	r0, [pc, #172]	; (80002fc <MX_GPIO_Init+0x134>)
 800024e:	f001 f8b2 	bl	80013b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000252:	2200      	movs	r2, #0
 8000254:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000258:	4829      	ldr	r0, [pc, #164]	; (8000300 <MX_GPIO_Init+0x138>)
 800025a:	f001 f8ac 	bl	80013b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800025e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000262:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000264:	2301      	movs	r3, #1
 8000266:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000268:	2300      	movs	r3, #0
 800026a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800026c:	2302      	movs	r3, #2
 800026e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000270:	f107 0310 	add.w	r3, r7, #16
 8000274:	4619      	mov	r1, r3
 8000276:	4820      	ldr	r0, [pc, #128]	; (80002f8 <MX_GPIO_Init+0x130>)
 8000278:	f000 ff02 	bl	8001080 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800027c:	2301      	movs	r3, #1
 800027e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000280:	2311      	movs	r3, #17
 8000282:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000284:	2300      	movs	r3, #0
 8000286:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000288:	2302      	movs	r3, #2
 800028a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800028c:	f107 0310 	add.w	r3, r7, #16
 8000290:	4619      	mov	r1, r3
 8000292:	481a      	ldr	r0, [pc, #104]	; (80002fc <MX_GPIO_Init+0x134>)
 8000294:	f000 fef4 	bl	8001080 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000298:	f248 031e 	movw	r3, #32798	; 0x801e
 800029c:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800029e:	2300      	movs	r3, #0
 80002a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80002a2:	2301      	movs	r3, #1
 80002a4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002a6:	f107 0310 	add.w	r3, r7, #16
 80002aa:	4619      	mov	r1, r3
 80002ac:	4813      	ldr	r0, [pc, #76]	; (80002fc <MX_GPIO_Init+0x134>)
 80002ae:	f000 fee7 	bl	8001080 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80002b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002b8:	2301      	movs	r3, #1
 80002ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002bc:	2300      	movs	r3, #0
 80002be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002c0:	2302      	movs	r3, #2
 80002c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002c4:	f107 0310 	add.w	r3, r7, #16
 80002c8:	4619      	mov	r1, r3
 80002ca:	480d      	ldr	r0, [pc, #52]	; (8000300 <MX_GPIO_Init+0x138>)
 80002cc:	f000 fed8 	bl	8001080 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_3;
 80002d0:	f640 0308 	movw	r3, #2056	; 0x808
 80002d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80002d6:	2300      	movs	r3, #0
 80002d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002da:	2300      	movs	r3, #0
 80002dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002de:	f107 0310 	add.w	r3, r7, #16
 80002e2:	4619      	mov	r1, r3
 80002e4:	4806      	ldr	r0, [pc, #24]	; (8000300 <MX_GPIO_Init+0x138>)
 80002e6:	f000 fecb 	bl	8001080 <HAL_GPIO_Init>

}
 80002ea:	bf00      	nop
 80002ec:	3720      	adds	r7, #32
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	bf00      	nop
 80002f4:	40021000 	.word	0x40021000
 80002f8:	40011000 	.word	0x40011000
 80002fc:	40010800 	.word	0x40010800
 8000300:	40010c00 	.word	0x40010c00

08000304 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b082      	sub	sp, #8
 8000308:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800030a:	f000 fda7 	bl	8000e5c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800030e:	f000 f841 	bl	8000394 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000312:	f7ff ff59 	bl	80001c8 <MX_GPIO_Init>
	MX_TIM1_Init();
 8000316:	f000 fbb5 	bl	8000a84 <MX_TIM1_Init>
	MX_TIM4_Init();
 800031a:	f000 fca1 	bl	8000c60 <MX_TIM4_Init>
	MX_TIM3_Init();
 800031e:	f000 fc51 	bl	8000bc4 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	System_State = System_OpenSequenceOn;
 8000322:	4b17      	ldr	r3, [pc, #92]	; (8000380 <main+0x7c>)
 8000324:	2200      	movs	r2, #0
 8000326:	701a      	strb	r2, [r3, #0]
	xTaskCreate(ShutDowenSequenceFunctio_Task, NULL, 100 , NULL , 3 , NULL);
 8000328:	2300      	movs	r3, #0
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	2303      	movs	r3, #3
 800032e:	9300      	str	r3, [sp, #0]
 8000330:	2300      	movs	r3, #0
 8000332:	2264      	movs	r2, #100	; 0x64
 8000334:	2100      	movs	r1, #0
 8000336:	4813      	ldr	r0, [pc, #76]	; (8000384 <main+0x80>)
 8000338:	f002 fe4c 	bl	8002fd4 <xTaskCreate>
	xTaskCreate(ControlMainFunction_Task, NULL, 100 , NULL , 1 , NULL);
 800033c:	2300      	movs	r3, #0
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	2301      	movs	r3, #1
 8000342:	9300      	str	r3, [sp, #0]
 8000344:	2300      	movs	r3, #0
 8000346:	2264      	movs	r2, #100	; 0x64
 8000348:	2100      	movs	r1, #0
 800034a:	480f      	ldr	r0, [pc, #60]	; (8000388 <main+0x84>)
 800034c:	f002 fe42 	bl	8002fd4 <xTaskCreate>
	xTaskCreate(SpeedControl_Task, NULL, 100 , NULL , 2 , NULL);
 8000350:	2300      	movs	r3, #0
 8000352:	9301      	str	r3, [sp, #4]
 8000354:	2302      	movs	r3, #2
 8000356:	9300      	str	r3, [sp, #0]
 8000358:	2300      	movs	r3, #0
 800035a:	2264      	movs	r2, #100	; 0x64
 800035c:	2100      	movs	r1, #0
 800035e:	480b      	ldr	r0, [pc, #44]	; (800038c <main+0x88>)
 8000360:	f002 fe38 	bl	8002fd4 <xTaskCreate>
	__HAL_TIM_SET_COMPARE(&htim1 ,TIM_CHANNEL_1 , 500);
 8000364:	4b0a      	ldr	r3, [pc, #40]	; (8000390 <main+0x8c>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800036c:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800036e:	2100      	movs	r1, #0
 8000370:	4807      	ldr	r0, [pc, #28]	; (8000390 <main+0x8c>)
 8000372:	f001 fd85 	bl	8001e80 <HAL_TIM_PWM_Start>

	/* USER CODE END 2 */

	/* Call init function for freertos objects (in freertos.c) */
	MX_FREERTOS_Init();
 8000376:	f7ff ff03 	bl	8000180 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 800037a:	f002 fcb9 	bl	8002cf0 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 800037e:	e7fe      	b.n	800037e <main+0x7a>
 8000380:	20000330 	.word	0x20000330
 8000384:	080005f5 	.word	0x080005f5
 8000388:	08000421 	.word	0x08000421
 800038c:	08000745 	.word	0x08000745
 8000390:	2000037c 	.word	0x2000037c

08000394 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b090      	sub	sp, #64	; 0x40
 8000398:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800039a:	f107 0318 	add.w	r3, r7, #24
 800039e:	2228      	movs	r2, #40	; 0x28
 80003a0:	2100      	movs	r1, #0
 80003a2:	4618      	mov	r0, r3
 80003a4:	f003 fe94 	bl	80040d0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003a8:	1d3b      	adds	r3, r7, #4
 80003aa:	2200      	movs	r2, #0
 80003ac:	601a      	str	r2, [r3, #0]
 80003ae:	605a      	str	r2, [r3, #4]
 80003b0:	609a      	str	r2, [r3, #8]
 80003b2:	60da      	str	r2, [r3, #12]
 80003b4:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003b6:	2301      	movs	r3, #1
 80003b8:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003be:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003c0:	2300      	movs	r3, #0
 80003c2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003c4:	2301      	movs	r3, #1
 80003c6:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003c8:	2302      	movs	r3, #2
 80003ca:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003d0:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003d2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003d6:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003d8:	f107 0318 	add.w	r3, r7, #24
 80003dc:	4618      	mov	r0, r3
 80003de:	f001 f803 	bl	80013e8 <HAL_RCC_OscConfig>
 80003e2:	4603      	mov	r3, r0
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d001      	beq.n	80003ec <SystemClock_Config+0x58>
	{
		Error_Handler();
 80003e8:	f000 fa58 	bl	800089c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003ec:	230f      	movs	r3, #15
 80003ee:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003f0:	2302      	movs	r3, #2
 80003f2:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003f4:	2300      	movs	r3, #0
 80003f6:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003fc:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003fe:	2300      	movs	r3, #0
 8000400:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000402:	1d3b      	adds	r3, r7, #4
 8000404:	2102      	movs	r1, #2
 8000406:	4618      	mov	r0, r3
 8000408:	f001 fa70 	bl	80018ec <HAL_RCC_ClockConfig>
 800040c:	4603      	mov	r3, r0
 800040e:	2b00      	cmp	r3, #0
 8000410:	d001      	beq.n	8000416 <SystemClock_Config+0x82>
	{
		Error_Handler();
 8000412:	f000 fa43 	bl	800089c <Error_Handler>
	}
}
 8000416:	bf00      	nop
 8000418:	3740      	adds	r7, #64	; 0x40
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
	...

08000420 <ControlMainFunction_Task>:

/* USER CODE BEGIN 4 */

void ControlMainFunction_Task(void *argument) {
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
	while (1) {
		switch (System_State) {
 8000428:	4b65      	ldr	r3, [pc, #404]	; (80005c0 <ControlMainFunction_Task+0x1a0>)
 800042a:	781b      	ldrb	r3, [r3, #0]
 800042c:	2b00      	cmp	r3, #0
 800042e:	d002      	beq.n	8000436 <ControlMainFunction_Task+0x16>
 8000430:	2b01      	cmp	r3, #1
 8000432:	d058      	beq.n	80004e6 <ControlMainFunction_Task+0xc6>
				}
			}
			break;

		default:
			break;
 8000434:	e0bf      	b.n	80005b6 <ControlMainFunction_Task+0x196>
			u8_RequestedSpeed = 500;
 8000436:	4b63      	ldr	r3, [pc, #396]	; (80005c4 <ControlMainFunction_Task+0x1a4>)
 8000438:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800043c:	601a      	str	r2, [r3, #0]
			iterator = 1;
 800043e:	4b62      	ldr	r3, [pc, #392]	; (80005c8 <ControlMainFunction_Task+0x1a8>)
 8000440:	2201      	movs	r2, #1
 8000442:	701a      	strb	r2, [r3, #0]
			current_speed = 500;
 8000444:	4b61      	ldr	r3, [pc, #388]	; (80005cc <ControlMainFunction_Task+0x1ac>)
 8000446:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800044a:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, current_speed);
 800044c:	4b5f      	ldr	r3, [pc, #380]	; (80005cc <ControlMainFunction_Task+0x1ac>)
 800044e:	681a      	ldr	r2, [r3, #0]
 8000450:	4b5f      	ldr	r3, [pc, #380]	; (80005d0 <ControlMainFunction_Task+0x1b0>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	635a      	str	r2, [r3, #52]	; 0x34
			Switch1_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 8000456:	2108      	movs	r1, #8
 8000458:	485e      	ldr	r0, [pc, #376]	; (80005d4 <ControlMainFunction_Task+0x1b4>)
 800045a:	f000 ff95 	bl	8001388 <HAL_GPIO_ReadPin>
 800045e:	4603      	mov	r3, r0
 8000460:	461a      	mov	r2, r3
 8000462:	4b5d      	ldr	r3, [pc, #372]	; (80005d8 <ControlMainFunction_Task+0x1b8>)
 8000464:	701a      	strb	r2, [r3, #0]
			Switch2_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 8000466:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800046a:	485a      	ldr	r0, [pc, #360]	; (80005d4 <ControlMainFunction_Task+0x1b4>)
 800046c:	f000 ff8c 	bl	8001388 <HAL_GPIO_ReadPin>
 8000470:	4603      	mov	r3, r0
 8000472:	461a      	mov	r2, r3
 8000474:	4b59      	ldr	r3, [pc, #356]	; (80005dc <ControlMainFunction_Task+0x1bc>)
 8000476:	701a      	strb	r2, [r3, #0]
			if (Switch1_State == GPIO_PIN_RESET && Switch2_State == GPIO_PIN_RESET) {
 8000478:	4b57      	ldr	r3, [pc, #348]	; (80005d8 <ControlMainFunction_Task+0x1b8>)
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	2b00      	cmp	r3, #0
 800047e:	d107      	bne.n	8000490 <ControlMainFunction_Task+0x70>
 8000480:	4b56      	ldr	r3, [pc, #344]	; (80005dc <ControlMainFunction_Task+0x1bc>)
 8000482:	781b      	ldrb	r3, [r3, #0]
 8000484:	2b00      	cmp	r3, #0
 8000486:	d103      	bne.n	8000490 <ControlMainFunction_Task+0x70>
				HAL_TIM_Base_Start_IT(&htim3);  // Start timer
 8000488:	4855      	ldr	r0, [pc, #340]	; (80005e0 <ControlMainFunction_Task+0x1c0>)
 800048a:	f001 fc4f 	bl	8001d2c <HAL_TIM_Base_Start_IT>
 800048e:	e007      	b.n	80004a0 <ControlMainFunction_Task+0x80>
				HAL_TIM_Base_Stop(&htim3);  // Stop and reset timer
 8000490:	4853      	ldr	r0, [pc, #332]	; (80005e0 <ControlMainFunction_Task+0x1c0>)
 8000492:	f001 fc24 	bl	8001cde <HAL_TIM_Base_Stop>
				__HAL_TIM_SET_COUNTER(&htim3, 500);
 8000496:	4b52      	ldr	r3, [pc, #328]	; (80005e0 <ControlMainFunction_Task+0x1c0>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800049e:	625a      	str	r2, [r3, #36]	; 0x24
			if (u8_TimeOutFlag1 == 1) {
 80004a0:	4b50      	ldr	r3, [pc, #320]	; (80005e4 <ControlMainFunction_Task+0x1c4>)
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	2b01      	cmp	r3, #1
 80004a6:	f040 8083 	bne.w	80005b0 <ControlMainFunction_Task+0x190>
				u8_TimeOutFlag1 = 0;
 80004aa:	4b4e      	ldr	r3, [pc, #312]	; (80005e4 <ControlMainFunction_Task+0x1c4>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 80004b0:	2201      	movs	r2, #1
 80004b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004b6:	484c      	ldr	r0, [pc, #304]	; (80005e8 <ControlMainFunction_Task+0x1c8>)
 80004b8:	f000 ff7d 	bl	80013b6 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 80004bc:	2200      	movs	r2, #0
 80004be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004c2:	484a      	ldr	r0, [pc, #296]	; (80005ec <ControlMainFunction_Task+0x1cc>)
 80004c4:	f000 ff77 	bl	80013b6 <HAL_GPIO_WritePin>
				HAL_TIM_Base_Stop(&htim3);
 80004c8:	4845      	ldr	r0, [pc, #276]	; (80005e0 <ControlMainFunction_Task+0x1c0>)
 80004ca:	f001 fc08 	bl	8001cde <HAL_TIM_Base_Stop>
				__HAL_TIM_SET_COUNTER(&htim3, 500);
 80004ce:	4b44      	ldr	r3, [pc, #272]	; (80005e0 <ControlMainFunction_Task+0x1c0>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80004d6:	625a      	str	r2, [r3, #36]	; 0x24
				FristTimeFlag = 1;
 80004d8:	4b45      	ldr	r3, [pc, #276]	; (80005f0 <ControlMainFunction_Task+0x1d0>)
 80004da:	2201      	movs	r2, #1
 80004dc:	701a      	strb	r2, [r3, #0]
				System_State = System_Operation;
 80004de:	4b38      	ldr	r3, [pc, #224]	; (80005c0 <ControlMainFunction_Task+0x1a0>)
 80004e0:	2201      	movs	r2, #1
 80004e2:	701a      	strb	r2, [r3, #0]
			break;
 80004e4:	e064      	b.n	80005b0 <ControlMainFunction_Task+0x190>
			if (FristTimeFlag) {
 80004e6:	4b42      	ldr	r3, [pc, #264]	; (80005f0 <ControlMainFunction_Task+0x1d0>)
 80004e8:	781b      	ldrb	r3, [r3, #0]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d006      	beq.n	80004fc <ControlMainFunction_Task+0xdc>
				FristTimeFlag = 0;
 80004ee:	4b40      	ldr	r3, [pc, #256]	; (80005f0 <ControlMainFunction_Task+0x1d0>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	701a      	strb	r2, [r3, #0]
				vTaskDelay(500);
 80004f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80004f8:	f002 feb2 	bl	8003260 <vTaskDelay>
			Switch1_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 80004fc:	2108      	movs	r1, #8
 80004fe:	4835      	ldr	r0, [pc, #212]	; (80005d4 <ControlMainFunction_Task+0x1b4>)
 8000500:	f000 ff42 	bl	8001388 <HAL_GPIO_ReadPin>
 8000504:	4603      	mov	r3, r0
 8000506:	461a      	mov	r2, r3
 8000508:	4b33      	ldr	r3, [pc, #204]	; (80005d8 <ControlMainFunction_Task+0x1b8>)
 800050a:	701a      	strb	r2, [r3, #0]
			Switch2_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 800050c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000510:	4830      	ldr	r0, [pc, #192]	; (80005d4 <ControlMainFunction_Task+0x1b4>)
 8000512:	f000 ff39 	bl	8001388 <HAL_GPIO_ReadPin>
 8000516:	4603      	mov	r3, r0
 8000518:	461a      	mov	r2, r3
 800051a:	4b30      	ldr	r3, [pc, #192]	; (80005dc <ControlMainFunction_Task+0x1bc>)
 800051c:	701a      	strb	r2, [r3, #0]
			if (Switch1_State == GPIO_PIN_SET && Switch2_State == GPIO_PIN_RESET) {
 800051e:	4b2e      	ldr	r3, [pc, #184]	; (80005d8 <ControlMainFunction_Task+0x1b8>)
 8000520:	781b      	ldrb	r3, [r3, #0]
 8000522:	2b01      	cmp	r3, #1
 8000524:	d120      	bne.n	8000568 <ControlMainFunction_Task+0x148>
 8000526:	4b2d      	ldr	r3, [pc, #180]	; (80005dc <ControlMainFunction_Task+0x1bc>)
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	2b00      	cmp	r3, #0
 800052c:	d11c      	bne.n	8000568 <ControlMainFunction_Task+0x148>
					Switch2_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 800052e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000532:	4828      	ldr	r0, [pc, #160]	; (80005d4 <ControlMainFunction_Task+0x1b4>)
 8000534:	f000 ff28 	bl	8001388 <HAL_GPIO_ReadPin>
 8000538:	4603      	mov	r3, r0
 800053a:	461a      	mov	r2, r3
 800053c:	4b27      	ldr	r3, [pc, #156]	; (80005dc <ControlMainFunction_Task+0x1bc>)
 800053e:	701a      	strb	r2, [r3, #0]
				} while (Switch2_State == GPIO_PIN_RESET);
 8000540:	4b26      	ldr	r3, [pc, #152]	; (80005dc <ControlMainFunction_Task+0x1bc>)
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	2b00      	cmp	r3, #0
 8000546:	d0f2      	beq.n	800052e <ControlMainFunction_Task+0x10e>
				u8_RequestedSpeed += 90;
 8000548:	4b1e      	ldr	r3, [pc, #120]	; (80005c4 <ControlMainFunction_Task+0x1a4>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	335a      	adds	r3, #90	; 0x5a
 800054e:	4a1d      	ldr	r2, [pc, #116]	; (80005c4 <ControlMainFunction_Task+0x1a4>)
 8000550:	6013      	str	r3, [r2, #0]
				if (u8_RequestedSpeed > 950) {
 8000552:	4b1c      	ldr	r3, [pc, #112]	; (80005c4 <ControlMainFunction_Task+0x1a4>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	f240 32b6 	movw	r2, #950	; 0x3b6
 800055a:	4293      	cmp	r3, r2
 800055c:	dd27      	ble.n	80005ae <ControlMainFunction_Task+0x18e>
					u8_RequestedSpeed = 950;
 800055e:	4b19      	ldr	r3, [pc, #100]	; (80005c4 <ControlMainFunction_Task+0x1a4>)
 8000560:	f240 32b6 	movw	r2, #950	; 0x3b6
 8000564:	601a      	str	r2, [r3, #0]
				if (u8_RequestedSpeed > 950) {
 8000566:	e022      	b.n	80005ae <ControlMainFunction_Task+0x18e>
			} else if (Switch1_State == GPIO_PIN_RESET && Switch2_State == GPIO_PIN_SET) {
 8000568:	4b1b      	ldr	r3, [pc, #108]	; (80005d8 <ControlMainFunction_Task+0x1b8>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d121      	bne.n	80005b4 <ControlMainFunction_Task+0x194>
 8000570:	4b1a      	ldr	r3, [pc, #104]	; (80005dc <ControlMainFunction_Task+0x1bc>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	2b01      	cmp	r3, #1
 8000576:	d11d      	bne.n	80005b4 <ControlMainFunction_Task+0x194>
					Switch1_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 8000578:	2108      	movs	r1, #8
 800057a:	4816      	ldr	r0, [pc, #88]	; (80005d4 <ControlMainFunction_Task+0x1b4>)
 800057c:	f000 ff04 	bl	8001388 <HAL_GPIO_ReadPin>
 8000580:	4603      	mov	r3, r0
 8000582:	461a      	mov	r2, r3
 8000584:	4b14      	ldr	r3, [pc, #80]	; (80005d8 <ControlMainFunction_Task+0x1b8>)
 8000586:	701a      	strb	r2, [r3, #0]
				} while (Switch1_State == GPIO_PIN_RESET);
 8000588:	4b13      	ldr	r3, [pc, #76]	; (80005d8 <ControlMainFunction_Task+0x1b8>)
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	2b00      	cmp	r3, #0
 800058e:	d0f3      	beq.n	8000578 <ControlMainFunction_Task+0x158>
				u8_RequestedSpeed -= 90;
 8000590:	4b0c      	ldr	r3, [pc, #48]	; (80005c4 <ControlMainFunction_Task+0x1a4>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	3b5a      	subs	r3, #90	; 0x5a
 8000596:	4a0b      	ldr	r2, [pc, #44]	; (80005c4 <ControlMainFunction_Task+0x1a4>)
 8000598:	6013      	str	r3, [r2, #0]
				if (u8_RequestedSpeed < 500) {
 800059a:	4b0a      	ldr	r3, [pc, #40]	; (80005c4 <ControlMainFunction_Task+0x1a4>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80005a2:	da07      	bge.n	80005b4 <ControlMainFunction_Task+0x194>
					u8_RequestedSpeed = 500;
 80005a4:	4b07      	ldr	r3, [pc, #28]	; (80005c4 <ControlMainFunction_Task+0x1a4>)
 80005a6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80005aa:	601a      	str	r2, [r3, #0]
			break;
 80005ac:	e002      	b.n	80005b4 <ControlMainFunction_Task+0x194>
 80005ae:	e001      	b.n	80005b4 <ControlMainFunction_Task+0x194>
			break;
 80005b0:	bf00      	nop
 80005b2:	e000      	b.n	80005b6 <ControlMainFunction_Task+0x196>
			break;
 80005b4:	bf00      	nop
		}
		vTaskDelay(30);
 80005b6:	201e      	movs	r0, #30
 80005b8:	f002 fe52 	bl	8003260 <vTaskDelay>
		switch (System_State) {
 80005bc:	e734      	b.n	8000428 <ControlMainFunction_Task+0x8>
 80005be:	bf00      	nop
 80005c0:	20000330 	.word	0x20000330
 80005c4:	20000000 	.word	0x20000000
 80005c8:	2000032d 	.word	0x2000032d
 80005cc:	20000004 	.word	0x20000004
 80005d0:	2000037c 	.word	0x2000037c
 80005d4:	40010800 	.word	0x40010800
 80005d8:	2000032b 	.word	0x2000032b
 80005dc:	2000032c 	.word	0x2000032c
 80005e0:	200003c4 	.word	0x200003c4
 80005e4:	20000329 	.word	0x20000329
 80005e8:	40010c00 	.word	0x40010c00
 80005ec:	40011000 	.word	0x40011000
 80005f0:	20000328 	.word	0x20000328

080005f4 <ShutDowenSequenceFunctio_Task>:
	}
}



void ShutDowenSequenceFunctio_Task(void *argument) {
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
	while (1) {
		if (System_State == System_Operation) {
 80005fc:	4b43      	ldr	r3, [pc, #268]	; (800070c <ShutDowenSequenceFunctio_Task+0x118>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2b01      	cmp	r3, #1
 8000602:	d17f      	bne.n	8000704 <ShutDowenSequenceFunctio_Task+0x110>
			RighProximity_State = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);
 8000604:	2108      	movs	r1, #8
 8000606:	4842      	ldr	r0, [pc, #264]	; (8000710 <ShutDowenSequenceFunctio_Task+0x11c>)
 8000608:	f000 febe 	bl	8001388 <HAL_GPIO_ReadPin>
 800060c:	4603      	mov	r3, r0
 800060e:	461a      	mov	r2, r3
 8000610:	4b40      	ldr	r3, [pc, #256]	; (8000714 <ShutDowenSequenceFunctio_Task+0x120>)
 8000612:	701a      	strb	r2, [r3, #0]
			LeftProximity_State = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11);
 8000614:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000618:	483d      	ldr	r0, [pc, #244]	; (8000710 <ShutDowenSequenceFunctio_Task+0x11c>)
 800061a:	f000 feb5 	bl	8001388 <HAL_GPIO_ReadPin>
 800061e:	4603      	mov	r3, r0
 8000620:	461a      	mov	r2, r3
 8000622:	4b3d      	ldr	r3, [pc, #244]	; (8000718 <ShutDowenSequenceFunctio_Task+0x124>)
 8000624:	701a      	strb	r2, [r3, #0]

			// Check proximity sensors
			if (RighProximity_State != GPIO_PIN_RESET || LeftProximity_State != GPIO_PIN_RESET) {
 8000626:	4b3b      	ldr	r3, [pc, #236]	; (8000714 <ShutDowenSequenceFunctio_Task+0x120>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	2b00      	cmp	r3, #0
 800062c:	d103      	bne.n	8000636 <ShutDowenSequenceFunctio_Task+0x42>
 800062e:	4b3a      	ldr	r3, [pc, #232]	; (8000718 <ShutDowenSequenceFunctio_Task+0x124>)
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d00f      	beq.n	8000656 <ShutDowenSequenceFunctio_Task+0x62>
				iterator = 0;
 8000636:	4b39      	ldr	r3, [pc, #228]	; (800071c <ShutDowenSequenceFunctio_Task+0x128>)
 8000638:	2200      	movs	r2, #0
 800063a:	701a      	strb	r2, [r3, #0]
				current_speed = 500;
 800063c:	4b38      	ldr	r3, [pc, #224]	; (8000720 <ShutDowenSequenceFunctio_Task+0x12c>)
 800063e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000642:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, current_speed);
 8000644:	4b36      	ldr	r3, [pc, #216]	; (8000720 <ShutDowenSequenceFunctio_Task+0x12c>)
 8000646:	681a      	ldr	r2, [r3, #0]
 8000648:	4b36      	ldr	r3, [pc, #216]	; (8000724 <ShutDowenSequenceFunctio_Task+0x130>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	635a      	str	r2, [r3, #52]	; 0x34
				HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800064e:	2100      	movs	r1, #0
 8000650:	4834      	ldr	r0, [pc, #208]	; (8000724 <ShutDowenSequenceFunctio_Task+0x130>)
 8000652:	f001 fcb7 	bl	8001fc4 <HAL_TIM_PWM_Stop>
			}

			// Check switches
			Switch1_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 8000656:	2108      	movs	r1, #8
 8000658:	4833      	ldr	r0, [pc, #204]	; (8000728 <ShutDowenSequenceFunctio_Task+0x134>)
 800065a:	f000 fe95 	bl	8001388 <HAL_GPIO_ReadPin>
 800065e:	4603      	mov	r3, r0
 8000660:	461a      	mov	r2, r3
 8000662:	4b32      	ldr	r3, [pc, #200]	; (800072c <ShutDowenSequenceFunctio_Task+0x138>)
 8000664:	701a      	strb	r2, [r3, #0]
			Switch2_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 8000666:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800066a:	482f      	ldr	r0, [pc, #188]	; (8000728 <ShutDowenSequenceFunctio_Task+0x134>)
 800066c:	f000 fe8c 	bl	8001388 <HAL_GPIO_ReadPin>
 8000670:	4603      	mov	r3, r0
 8000672:	461a      	mov	r2, r3
 8000674:	4b2e      	ldr	r3, [pc, #184]	; (8000730 <ShutDowenSequenceFunctio_Task+0x13c>)
 8000676:	701a      	strb	r2, [r3, #0]

			if (Switch1_State == GPIO_PIN_RESET && Switch2_State == GPIO_PIN_RESET) {
 8000678:	4b2c      	ldr	r3, [pc, #176]	; (800072c <ShutDowenSequenceFunctio_Task+0x138>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d107      	bne.n	8000690 <ShutDowenSequenceFunctio_Task+0x9c>
 8000680:	4b2b      	ldr	r3, [pc, #172]	; (8000730 <ShutDowenSequenceFunctio_Task+0x13c>)
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d103      	bne.n	8000690 <ShutDowenSequenceFunctio_Task+0x9c>
				//				do{
				//					Switch1_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
				//					Switch2_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
				//				}while(Switch1_State == GPIO_PIN_RESET && Switch2_State == GPIO_PIN_RESET);
				HAL_TIM_Base_Start_IT(&htim3);  // Start timer
 8000688:	482a      	ldr	r0, [pc, #168]	; (8000734 <ShutDowenSequenceFunctio_Task+0x140>)
 800068a:	f001 fb4f 	bl	8001d2c <HAL_TIM_Base_Start_IT>
 800068e:	e007      	b.n	80006a0 <ShutDowenSequenceFunctio_Task+0xac>
			} else {
				HAL_TIM_Base_Stop(&htim3);  // Stop and reset timer
 8000690:	4828      	ldr	r0, [pc, #160]	; (8000734 <ShutDowenSequenceFunctio_Task+0x140>)
 8000692:	f001 fb24 	bl	8001cde <HAL_TIM_Base_Stop>
				__HAL_TIM_SET_COUNTER(&htim3, 500);
 8000696:	4b27      	ldr	r3, [pc, #156]	; (8000734 <ShutDowenSequenceFunctio_Task+0x140>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800069e:	625a      	str	r2, [r3, #36]	; 0x24
			}

			if (u8_TimeOutFlag1 == 2) {
 80006a0:	4b25      	ldr	r3, [pc, #148]	; (8000738 <ShutDowenSequenceFunctio_Task+0x144>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	2b02      	cmp	r3, #2
 80006a6:	d12d      	bne.n	8000704 <ShutDowenSequenceFunctio_Task+0x110>
				u8_TimeOutFlag1 = 0;
 80006a8:	4b23      	ldr	r3, [pc, #140]	; (8000738 <ShutDowenSequenceFunctio_Task+0x144>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	701a      	strb	r2, [r3, #0]

				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 80006ae:	2201      	movs	r2, #1
 80006b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006b4:	4821      	ldr	r0, [pc, #132]	; (800073c <ShutDowenSequenceFunctio_Task+0x148>)
 80006b6:	f000 fe7e 	bl	80013b6 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80006ba:	2200      	movs	r2, #0
 80006bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006c0:	4813      	ldr	r0, [pc, #76]	; (8000710 <ShutDowenSequenceFunctio_Task+0x11c>)
 80006c2:	f000 fe78 	bl	80013b6 <HAL_GPIO_WritePin>
				HAL_TIM_Base_Stop(&htim3);
 80006c6:	481b      	ldr	r0, [pc, #108]	; (8000734 <ShutDowenSequenceFunctio_Task+0x140>)
 80006c8:	f001 fb09 	bl	8001cde <HAL_TIM_Base_Stop>
				__HAL_TIM_SET_COUNTER(&htim3, 500);
 80006cc:	4b19      	ldr	r3, [pc, #100]	; (8000734 <ShutDowenSequenceFunctio_Task+0x140>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80006d4:	625a      	str	r2, [r3, #36]	; 0x24
				u8_RequestedSpeed = 500;
 80006d6:	4b1a      	ldr	r3, [pc, #104]	; (8000740 <ShutDowenSequenceFunctio_Task+0x14c>)
 80006d8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80006dc:	601a      	str	r2, [r3, #0]
				iterator = 1;
 80006de:	4b0f      	ldr	r3, [pc, #60]	; (800071c <ShutDowenSequenceFunctio_Task+0x128>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	701a      	strb	r2, [r3, #0]
				current_speed = 500;
 80006e4:	4b0e      	ldr	r3, [pc, #56]	; (8000720 <ShutDowenSequenceFunctio_Task+0x12c>)
 80006e6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80006ea:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, current_speed);
 80006ec:	4b0c      	ldr	r3, [pc, #48]	; (8000720 <ShutDowenSequenceFunctio_Task+0x12c>)
 80006ee:	681a      	ldr	r2, [r3, #0]
 80006f0:	4b0c      	ldr	r3, [pc, #48]	; (8000724 <ShutDowenSequenceFunctio_Task+0x130>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	635a      	str	r2, [r3, #52]	; 0x34
				HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80006f6:	2100      	movs	r1, #0
 80006f8:	480a      	ldr	r0, [pc, #40]	; (8000724 <ShutDowenSequenceFunctio_Task+0x130>)
 80006fa:	f001 fc63 	bl	8001fc4 <HAL_TIM_PWM_Stop>
				System_State = System_OpenSequenceOn;
 80006fe:	4b03      	ldr	r3, [pc, #12]	; (800070c <ShutDowenSequenceFunctio_Task+0x118>)
 8000700:	2200      	movs	r2, #0
 8000702:	701a      	strb	r2, [r3, #0]
			}
		}
		vTaskDelay(30);
 8000704:	201e      	movs	r0, #30
 8000706:	f002 fdab 	bl	8003260 <vTaskDelay>
		if (System_State == System_Operation) {
 800070a:	e777      	b.n	80005fc <ShutDowenSequenceFunctio_Task+0x8>
 800070c:	20000330 	.word	0x20000330
 8000710:	40010c00 	.word	0x40010c00
 8000714:	2000032e 	.word	0x2000032e
 8000718:	2000032f 	.word	0x2000032f
 800071c:	2000032d 	.word	0x2000032d
 8000720:	20000004 	.word	0x20000004
 8000724:	2000037c 	.word	0x2000037c
 8000728:	40010800 	.word	0x40010800
 800072c:	2000032b 	.word	0x2000032b
 8000730:	2000032c 	.word	0x2000032c
 8000734:	200003c4 	.word	0x200003c4
 8000738:	20000329 	.word	0x20000329
 800073c:	40011000 	.word	0x40011000
 8000740:	20000000 	.word	0x20000000

08000744 <SpeedControl_Task>:
	}
}

void SpeedControl_Task(void *argument) {
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
	while (1) {
		// Read the proximity states
		RighProximity_State = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);
 800074c:	2108      	movs	r1, #8
 800074e:	4824      	ldr	r0, [pc, #144]	; (80007e0 <SpeedControl_Task+0x9c>)
 8000750:	f000 fe1a 	bl	8001388 <HAL_GPIO_ReadPin>
 8000754:	4603      	mov	r3, r0
 8000756:	461a      	mov	r2, r3
 8000758:	4b22      	ldr	r3, [pc, #136]	; (80007e4 <SpeedControl_Task+0xa0>)
 800075a:	701a      	strb	r2, [r3, #0]
		LeftProximity_State = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11);
 800075c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000760:	481f      	ldr	r0, [pc, #124]	; (80007e0 <SpeedControl_Task+0x9c>)
 8000762:	f000 fe11 	bl	8001388 <HAL_GPIO_ReadPin>
 8000766:	4603      	mov	r3, r0
 8000768:	461a      	mov	r2, r3
 800076a:	4b1f      	ldr	r3, [pc, #124]	; (80007e8 <SpeedControl_Task+0xa4>)
 800076c:	701a      	strb	r2, [r3, #0]

		// Check if the system is in operation mode and both proximity sensors are not triggered
		if (System_State == System_Operation && RighProximity_State == GPIO_PIN_RESET && LeftProximity_State == GPIO_PIN_RESET) {
 800076e:	4b1f      	ldr	r3, [pc, #124]	; (80007ec <SpeedControl_Task+0xa8>)
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	2b01      	cmp	r3, #1
 8000774:	d12c      	bne.n	80007d0 <SpeedControl_Task+0x8c>
 8000776:	4b1b      	ldr	r3, [pc, #108]	; (80007e4 <SpeedControl_Task+0xa0>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d128      	bne.n	80007d0 <SpeedControl_Task+0x8c>
 800077e:	4b1a      	ldr	r3, [pc, #104]	; (80007e8 <SpeedControl_Task+0xa4>)
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	2b00      	cmp	r3, #0
 8000784:	d124      	bne.n	80007d0 <SpeedControl_Task+0x8c>
			// Start the PWM signal
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000786:	2100      	movs	r1, #0
 8000788:	4819      	ldr	r0, [pc, #100]	; (80007f0 <SpeedControl_Task+0xac>)
 800078a:	f001 fb79 	bl	8001e80 <HAL_TIM_PWM_Start>

			// Adjust the current speed to match the requested speed
			if (u8_RequestedSpeed > current_speed) {
 800078e:	4b19      	ldr	r3, [pc, #100]	; (80007f4 <SpeedControl_Task+0xb0>)
 8000790:	681a      	ldr	r2, [r3, #0]
 8000792:	4b19      	ldr	r3, [pc, #100]	; (80007f8 <SpeedControl_Task+0xb4>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	429a      	cmp	r2, r3
 8000798:	dd05      	ble.n	80007a6 <SpeedControl_Task+0x62>
				current_speed++; // Increment current speed
 800079a:	4b17      	ldr	r3, [pc, #92]	; (80007f8 <SpeedControl_Task+0xb4>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	3301      	adds	r3, #1
 80007a0:	4a15      	ldr	r2, [pc, #84]	; (80007f8 <SpeedControl_Task+0xb4>)
 80007a2:	6013      	str	r3, [r2, #0]
 80007a4:	e00a      	b.n	80007bc <SpeedControl_Task+0x78>
			} else if (u8_RequestedSpeed < current_speed) {
 80007a6:	4b13      	ldr	r3, [pc, #76]	; (80007f4 <SpeedControl_Task+0xb0>)
 80007a8:	681a      	ldr	r2, [r3, #0]
 80007aa:	4b13      	ldr	r3, [pc, #76]	; (80007f8 <SpeedControl_Task+0xb4>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	429a      	cmp	r2, r3
 80007b0:	da04      	bge.n	80007bc <SpeedControl_Task+0x78>
				current_speed--; // Decrement current speed
 80007b2:	4b11      	ldr	r3, [pc, #68]	; (80007f8 <SpeedControl_Task+0xb4>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	3b01      	subs	r3, #1
 80007b8:	4a0f      	ldr	r2, [pc, #60]	; (80007f8 <SpeedControl_Task+0xb4>)
 80007ba:	6013      	str	r3, [r2, #0]
			}

			// Set the new compare value to adjust the duty cycle
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, current_speed);
 80007bc:	4b0e      	ldr	r3, [pc, #56]	; (80007f8 <SpeedControl_Task+0xb4>)
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	4b0b      	ldr	r3, [pc, #44]	; (80007f0 <SpeedControl_Task+0xac>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	635a      	str	r2, [r3, #52]	; 0x34



			// Restart the PWM with the new compare value
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80007c6:	2100      	movs	r1, #0
 80007c8:	4809      	ldr	r0, [pc, #36]	; (80007f0 <SpeedControl_Task+0xac>)
 80007ca:	f001 fb59 	bl	8001e80 <HAL_TIM_PWM_Start>
 80007ce:	e003      	b.n	80007d8 <SpeedControl_Task+0x94>
		} else {
			// If the system is not in operation or proximity sensors are triggered, stop the PWM
			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80007d0:	2100      	movs	r1, #0
 80007d2:	4807      	ldr	r0, [pc, #28]	; (80007f0 <SpeedControl_Task+0xac>)
 80007d4:	f001 fbf6 	bl	8001fc4 <HAL_TIM_PWM_Stop>
		}

		// Add a delay to control the speed adjustment rate
		vTaskDelay(20); // Adjust this value as needed
 80007d8:	2014      	movs	r0, #20
 80007da:	f002 fd41 	bl	8003260 <vTaskDelay>
		RighProximity_State = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);
 80007de:	e7b5      	b.n	800074c <SpeedControl_Task+0x8>
 80007e0:	40010c00 	.word	0x40010c00
 80007e4:	2000032e 	.word	0x2000032e
 80007e8:	2000032f 	.word	0x2000032f
 80007ec:	20000330 	.word	0x20000330
 80007f0:	2000037c 	.word	0x2000037c
 80007f4:	20000000 	.word	0x20000000
 80007f8:	20000004 	.word	0x20000004

080007fc <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM2) {
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800080c:	d101      	bne.n	8000812 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 800080e:	f000 fb3b 	bl	8000e88 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */
	if(htim->Instance == TIM3)
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a1a      	ldr	r2, [pc, #104]	; (8000880 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000818:	4293      	cmp	r3, r2
 800081a:	d11b      	bne.n	8000854 <HAL_TIM_PeriodElapsedCallback+0x58>
	{
		static uint8_t IntErrorFlag1=0;
		IntErrorFlag1++;
 800081c:	4b19      	ldr	r3, [pc, #100]	; (8000884 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	3301      	adds	r3, #1
 8000822:	b2da      	uxtb	r2, r3
 8000824:	4b17      	ldr	r3, [pc, #92]	; (8000884 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000826:	701a      	strb	r2, [r3, #0]
		if(IntErrorFlag1 > 1)
 8000828:	4b16      	ldr	r3, [pc, #88]	; (8000884 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	2b01      	cmp	r3, #1
 800082e:	d911      	bls.n	8000854 <HAL_TIM_PeriodElapsedCallback+0x58>
		{
			if(System_State == System_OpenSequenceOn)
 8000830:	4b15      	ldr	r3, [pc, #84]	; (8000888 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d103      	bne.n	8000840 <HAL_TIM_PeriodElapsedCallback+0x44>
			{
				u8_TimeOutFlag1 = 1;
 8000838:	4b14      	ldr	r3, [pc, #80]	; (800088c <HAL_TIM_PeriodElapsedCallback+0x90>)
 800083a:	2201      	movs	r2, #1
 800083c:	701a      	strb	r2, [r3, #0]
 800083e:	e009      	b.n	8000854 <HAL_TIM_PeriodElapsedCallback+0x58>
			}
			else if (System_State == System_Operation)
 8000840:	4b11      	ldr	r3, [pc, #68]	; (8000888 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2b01      	cmp	r3, #1
 8000846:	d105      	bne.n	8000854 <HAL_TIM_PeriodElapsedCallback+0x58>
			{
				u8_TimeOutFlag1++;
 8000848:	4b10      	ldr	r3, [pc, #64]	; (800088c <HAL_TIM_PeriodElapsedCallback+0x90>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	3301      	adds	r3, #1
 800084e:	b2da      	uxtb	r2, r3
 8000850:	4b0e      	ldr	r3, [pc, #56]	; (800088c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000852:	701a      	strb	r2, [r3, #0]
			{

			}
		}
	}
	if(htim->Instance == TIM4)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4a0d      	ldr	r2, [pc, #52]	; (8000890 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800085a:	4293      	cmp	r3, r2
 800085c:	d10c      	bne.n	8000878 <HAL_TIM_PeriodElapsedCallback+0x7c>
	{
		static uint8_t IntErrorFlag4=0;
		IntErrorFlag4++;
 800085e:	4b0d      	ldr	r3, [pc, #52]	; (8000894 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	3301      	adds	r3, #1
 8000864:	b2da      	uxtb	r2, r3
 8000866:	4b0b      	ldr	r3, [pc, #44]	; (8000894 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000868:	701a      	strb	r2, [r3, #0]
		if(IntErrorFlag4 > 1)
 800086a:	4b0a      	ldr	r3, [pc, #40]	; (8000894 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	2b01      	cmp	r3, #1
 8000870:	d902      	bls.n	8000878 <HAL_TIM_PeriodElapsedCallback+0x7c>
		{
			u8_TimeOutFlag4 = 1;
 8000872:	4b09      	ldr	r3, [pc, #36]	; (8000898 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000874:	2201      	movs	r2, #1
 8000876:	701a      	strb	r2, [r3, #0]
		}
	}
	/* USER CODE END Callback 1 */
}
 8000878:	bf00      	nop
 800087a:	3708      	adds	r7, #8
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	40000400 	.word	0x40000400
 8000884:	20000331 	.word	0x20000331
 8000888:	20000330 	.word	0x20000330
 800088c:	20000329 	.word	0x20000329
 8000890:	40000800 	.word	0x40000800
 8000894:	20000332 	.word	0x20000332
 8000898:	2000032a 	.word	0x2000032a

0800089c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a0:	b672      	cpsid	i
}
 80008a2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80008a4:	e7fe      	b.n	80008a4 <Error_Handler+0x8>
	...

080008a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b084      	sub	sp, #16
 80008ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80008ae:	4b18      	ldr	r3, [pc, #96]	; (8000910 <HAL_MspInit+0x68>)
 80008b0:	699b      	ldr	r3, [r3, #24]
 80008b2:	4a17      	ldr	r2, [pc, #92]	; (8000910 <HAL_MspInit+0x68>)
 80008b4:	f043 0301 	orr.w	r3, r3, #1
 80008b8:	6193      	str	r3, [r2, #24]
 80008ba:	4b15      	ldr	r3, [pc, #84]	; (8000910 <HAL_MspInit+0x68>)
 80008bc:	699b      	ldr	r3, [r3, #24]
 80008be:	f003 0301 	and.w	r3, r3, #1
 80008c2:	60bb      	str	r3, [r7, #8]
 80008c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008c6:	4b12      	ldr	r3, [pc, #72]	; (8000910 <HAL_MspInit+0x68>)
 80008c8:	69db      	ldr	r3, [r3, #28]
 80008ca:	4a11      	ldr	r2, [pc, #68]	; (8000910 <HAL_MspInit+0x68>)
 80008cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008d0:	61d3      	str	r3, [r2, #28]
 80008d2:	4b0f      	ldr	r3, [pc, #60]	; (8000910 <HAL_MspInit+0x68>)
 80008d4:	69db      	ldr	r3, [r3, #28]
 80008d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008de:	2200      	movs	r2, #0
 80008e0:	210f      	movs	r1, #15
 80008e2:	f06f 0001 	mvn.w	r0, #1
 80008e6:	f000 fba0 	bl	800102a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80008ea:	4b0a      	ldr	r3, [pc, #40]	; (8000914 <HAL_MspInit+0x6c>)
 80008ec:	685b      	ldr	r3, [r3, #4]
 80008ee:	60fb      	str	r3, [r7, #12]
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80008f6:	60fb      	str	r3, [r7, #12]
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80008fe:	60fb      	str	r3, [r7, #12]
 8000900:	4a04      	ldr	r2, [pc, #16]	; (8000914 <HAL_MspInit+0x6c>)
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000906:	bf00      	nop
 8000908:	3710      	adds	r7, #16
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	40021000 	.word	0x40021000
 8000914:	40010000 	.word	0x40010000

08000918 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b08e      	sub	sp, #56	; 0x38
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000920:	2300      	movs	r3, #0
 8000922:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000924:	2300      	movs	r3, #0
 8000926:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000928:	2300      	movs	r3, #0
 800092a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 800092e:	4b34      	ldr	r3, [pc, #208]	; (8000a00 <HAL_InitTick+0xe8>)
 8000930:	69db      	ldr	r3, [r3, #28]
 8000932:	4a33      	ldr	r2, [pc, #204]	; (8000a00 <HAL_InitTick+0xe8>)
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	61d3      	str	r3, [r2, #28]
 800093a:	4b31      	ldr	r3, [pc, #196]	; (8000a00 <HAL_InitTick+0xe8>)
 800093c:	69db      	ldr	r3, [r3, #28]
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000946:	f107 0210 	add.w	r2, r7, #16
 800094a:	f107 0314 	add.w	r3, r7, #20
 800094e:	4611      	mov	r1, r2
 8000950:	4618      	mov	r0, r3
 8000952:	f001 f927 	bl	8001ba4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000956:	6a3b      	ldr	r3, [r7, #32]
 8000958:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800095a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800095c:	2b00      	cmp	r3, #0
 800095e:	d103      	bne.n	8000968 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000960:	f001 f90c 	bl	8001b7c <HAL_RCC_GetPCLK1Freq>
 8000964:	6378      	str	r0, [r7, #52]	; 0x34
 8000966:	e004      	b.n	8000972 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000968:	f001 f908 	bl	8001b7c <HAL_RCC_GetPCLK1Freq>
 800096c:	4603      	mov	r3, r0
 800096e:	005b      	lsls	r3, r3, #1
 8000970:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000972:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000974:	4a23      	ldr	r2, [pc, #140]	; (8000a04 <HAL_InitTick+0xec>)
 8000976:	fba2 2303 	umull	r2, r3, r2, r3
 800097a:	0c9b      	lsrs	r3, r3, #18
 800097c:	3b01      	subs	r3, #1
 800097e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000980:	4b21      	ldr	r3, [pc, #132]	; (8000a08 <HAL_InitTick+0xf0>)
 8000982:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000986:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000988:	4b1f      	ldr	r3, [pc, #124]	; (8000a08 <HAL_InitTick+0xf0>)
 800098a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800098e:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000990:	4a1d      	ldr	r2, [pc, #116]	; (8000a08 <HAL_InitTick+0xf0>)
 8000992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000994:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000996:	4b1c      	ldr	r3, [pc, #112]	; (8000a08 <HAL_InitTick+0xf0>)
 8000998:	2200      	movs	r2, #0
 800099a:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800099c:	4b1a      	ldr	r3, [pc, #104]	; (8000a08 <HAL_InitTick+0xf0>)
 800099e:	2200      	movs	r2, #0
 80009a0:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009a2:	4b19      	ldr	r3, [pc, #100]	; (8000a08 <HAL_InitTick+0xf0>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80009a8:	4817      	ldr	r0, [pc, #92]	; (8000a08 <HAL_InitTick+0xf0>)
 80009aa:	f001 f949 	bl	8001c40 <HAL_TIM_Base_Init>
 80009ae:	4603      	mov	r3, r0
 80009b0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80009b4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d11b      	bne.n	80009f4 <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80009bc:	4812      	ldr	r0, [pc, #72]	; (8000a08 <HAL_InitTick+0xf0>)
 80009be:	f001 f9b5 	bl	8001d2c <HAL_TIM_Base_Start_IT>
 80009c2:	4603      	mov	r3, r0
 80009c4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80009c8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d111      	bne.n	80009f4 <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80009d0:	201c      	movs	r0, #28
 80009d2:	f000 fb46 	bl	8001062 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	2b0f      	cmp	r3, #15
 80009da:	d808      	bhi.n	80009ee <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80009dc:	2200      	movs	r2, #0
 80009de:	6879      	ldr	r1, [r7, #4]
 80009e0:	201c      	movs	r0, #28
 80009e2:	f000 fb22 	bl	800102a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009e6:	4a09      	ldr	r2, [pc, #36]	; (8000a0c <HAL_InitTick+0xf4>)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	6013      	str	r3, [r2, #0]
 80009ec:	e002      	b.n	80009f4 <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 80009ee:	2301      	movs	r3, #1
 80009f0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80009f4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3738      	adds	r7, #56	; 0x38
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	40021000 	.word	0x40021000
 8000a04:	431bde83 	.word	0x431bde83
 8000a08:	20000334 	.word	0x20000334
 8000a0c:	2000000c 	.word	0x2000000c

08000a10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a14:	e7fe      	b.n	8000a14 <NMI_Handler+0x4>

08000a16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a16:	b480      	push	{r7}
 8000a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a1a:	e7fe      	b.n	8000a1a <HardFault_Handler+0x4>

08000a1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a20:	e7fe      	b.n	8000a20 <MemManage_Handler+0x4>

08000a22 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a22:	b480      	push	{r7}
 8000a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a26:	e7fe      	b.n	8000a26 <BusFault_Handler+0x4>

08000a28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a2c:	e7fe      	b.n	8000a2c <UsageFault_Handler+0x4>

08000a2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a32:	bf00      	nop
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bc80      	pop	{r7}
 8000a38:	4770      	bx	lr
	...

08000a3c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000a40:	4802      	ldr	r0, [pc, #8]	; (8000a4c <TIM2_IRQHandler+0x10>)
 8000a42:	f001 fb23 	bl	800208c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000334 	.word	0x20000334

08000a50 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000a54:	4802      	ldr	r0, [pc, #8]	; (8000a60 <TIM3_IRQHandler+0x10>)
 8000a56:	f001 fb19 	bl	800208c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	200003c4 	.word	0x200003c4

08000a64 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000a68:	4802      	ldr	r0, [pc, #8]	; (8000a74 <TIM4_IRQHandler+0x10>)
 8000a6a:	f001 fb0f 	bl	800208c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	2000040c 	.word	0x2000040c

08000a78 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a7c:	bf00      	nop
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bc80      	pop	{r7}
 8000a82:	4770      	bx	lr

08000a84 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b096      	sub	sp, #88	; 0x58
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a8a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a98:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000aa2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	601a      	str	r2, [r3, #0]
 8000aaa:	605a      	str	r2, [r3, #4]
 8000aac:	609a      	str	r2, [r3, #8]
 8000aae:	60da      	str	r2, [r3, #12]
 8000ab0:	611a      	str	r2, [r3, #16]
 8000ab2:	615a      	str	r2, [r3, #20]
 8000ab4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ab6:	1d3b      	adds	r3, r7, #4
 8000ab8:	2220      	movs	r2, #32
 8000aba:	2100      	movs	r1, #0
 8000abc:	4618      	mov	r0, r3
 8000abe:	f003 fb07 	bl	80040d0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ac2:	4b3e      	ldr	r3, [pc, #248]	; (8000bbc <MX_TIM1_Init+0x138>)
 8000ac4:	4a3e      	ldr	r2, [pc, #248]	; (8000bc0 <MX_TIM1_Init+0x13c>)
 8000ac6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 144-1;
 8000ac8:	4b3c      	ldr	r3, [pc, #240]	; (8000bbc <MX_TIM1_Init+0x138>)
 8000aca:	228f      	movs	r2, #143	; 0x8f
 8000acc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ace:	4b3b      	ldr	r3, [pc, #236]	; (8000bbc <MX_TIM1_Init+0x138>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8000ad4:	4b39      	ldr	r3, [pc, #228]	; (8000bbc <MX_TIM1_Init+0x138>)
 8000ad6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ada:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000adc:	4b37      	ldr	r3, [pc, #220]	; (8000bbc <MX_TIM1_Init+0x138>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ae2:	4b36      	ldr	r3, [pc, #216]	; (8000bbc <MX_TIM1_Init+0x138>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ae8:	4b34      	ldr	r3, [pc, #208]	; (8000bbc <MX_TIM1_Init+0x138>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000aee:	4833      	ldr	r0, [pc, #204]	; (8000bbc <MX_TIM1_Init+0x138>)
 8000af0:	f001 f8a6 	bl	8001c40 <HAL_TIM_Base_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000afa:	f7ff fecf 	bl	800089c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000afe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b02:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b04:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000b08:	4619      	mov	r1, r3
 8000b0a:	482c      	ldr	r0, [pc, #176]	; (8000bbc <MX_TIM1_Init+0x138>)
 8000b0c:	f001 fc88 	bl	8002420 <HAL_TIM_ConfigClockSource>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000b16:	f7ff fec1 	bl	800089c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000b1a:	4828      	ldr	r0, [pc, #160]	; (8000bbc <MX_TIM1_Init+0x138>)
 8000b1c:	f001 f958 	bl	8001dd0 <HAL_TIM_PWM_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000b26:	f7ff feb9 	bl	800089c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b32:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000b36:	4619      	mov	r1, r3
 8000b38:	4820      	ldr	r0, [pc, #128]	; (8000bbc <MX_TIM1_Init+0x138>)
 8000b3a:	f002 f801 	bl	8002b40 <HAL_TIMEx_MasterConfigSynchronization>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000b44:	f7ff feaa 	bl	800089c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b48:	2360      	movs	r3, #96	; 0x60
 8000b4a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b50:	2300      	movs	r3, #0
 8000b52:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b54:	2300      	movs	r3, #0
 8000b56:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b60:	2300      	movs	r3, #0
 8000b62:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b68:	2200      	movs	r2, #0
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4813      	ldr	r0, [pc, #76]	; (8000bbc <MX_TIM1_Init+0x138>)
 8000b6e:	f001 fb95 	bl	800229c <HAL_TIM_PWM_ConfigChannel>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8000b78:	f7ff fe90 	bl	800089c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000b80:	2300      	movs	r3, #0
 8000b82:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000b84:	2300      	movs	r3, #0
 8000b86:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000b90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b94:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000b96:	2300      	movs	r3, #0
 8000b98:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000b9a:	1d3b      	adds	r3, r7, #4
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	4807      	ldr	r0, [pc, #28]	; (8000bbc <MX_TIM1_Init+0x138>)
 8000ba0:	f002 f82c 	bl	8002bfc <HAL_TIMEx_ConfigBreakDeadTime>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8000baa:	f7ff fe77 	bl	800089c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000bae:	4803      	ldr	r0, [pc, #12]	; (8000bbc <MX_TIM1_Init+0x138>)
 8000bb0:	f000 f8fa 	bl	8000da8 <HAL_TIM_MspPostInit>

}
 8000bb4:	bf00      	nop
 8000bb6:	3758      	adds	r7, #88	; 0x58
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	2000037c 	.word	0x2000037c
 8000bc0:	40012c00 	.word	0x40012c00

08000bc4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bca:	f107 0308 	add.w	r3, r7, #8
 8000bce:	2200      	movs	r2, #0
 8000bd0:	601a      	str	r2, [r3, #0]
 8000bd2:	605a      	str	r2, [r3, #4]
 8000bd4:	609a      	str	r2, [r3, #8]
 8000bd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bd8:	463b      	mov	r3, r7
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000be0:	4b1d      	ldr	r3, [pc, #116]	; (8000c58 <MX_TIM3_Init+0x94>)
 8000be2:	4a1e      	ldr	r2, [pc, #120]	; (8000c5c <MX_TIM3_Init+0x98>)
 8000be4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4000-1;
 8000be6:	4b1c      	ldr	r3, [pc, #112]	; (8000c58 <MX_TIM3_Init+0x94>)
 8000be8:	f640 729f 	movw	r2, #3999	; 0xf9f
 8000bec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bee:	4b1a      	ldr	r3, [pc, #104]	; (8000c58 <MX_TIM3_Init+0x94>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 5000-1;
 8000bf4:	4b18      	ldr	r3, [pc, #96]	; (8000c58 <MX_TIM3_Init+0x94>)
 8000bf6:	f241 3287 	movw	r2, #4999	; 0x1387
 8000bfa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bfc:	4b16      	ldr	r3, [pc, #88]	; (8000c58 <MX_TIM3_Init+0x94>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c02:	4b15      	ldr	r3, [pc, #84]	; (8000c58 <MX_TIM3_Init+0x94>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000c08:	4813      	ldr	r0, [pc, #76]	; (8000c58 <MX_TIM3_Init+0x94>)
 8000c0a:	f001 f819 	bl	8001c40 <HAL_TIM_Base_Init>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000c14:	f7ff fe42 	bl	800089c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c1c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000c1e:	f107 0308 	add.w	r3, r7, #8
 8000c22:	4619      	mov	r1, r3
 8000c24:	480c      	ldr	r0, [pc, #48]	; (8000c58 <MX_TIM3_Init+0x94>)
 8000c26:	f001 fbfb 	bl	8002420 <HAL_TIM_ConfigClockSource>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000c30:	f7ff fe34 	bl	800089c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c34:	2300      	movs	r3, #0
 8000c36:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c3c:	463b      	mov	r3, r7
 8000c3e:	4619      	mov	r1, r3
 8000c40:	4805      	ldr	r0, [pc, #20]	; (8000c58 <MX_TIM3_Init+0x94>)
 8000c42:	f001 ff7d 	bl	8002b40 <HAL_TIMEx_MasterConfigSynchronization>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000c4c:	f7ff fe26 	bl	800089c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000c50:	bf00      	nop
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	200003c4 	.word	0x200003c4
 8000c5c:	40000400 	.word	0x40000400

08000c60 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c66:	f107 0308 	add.w	r3, r7, #8
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	601a      	str	r2, [r3, #0]
 8000c6e:	605a      	str	r2, [r3, #4]
 8000c70:	609a      	str	r2, [r3, #8]
 8000c72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c74:	463b      	mov	r3, r7
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000c7c:	4b1d      	ldr	r3, [pc, #116]	; (8000cf4 <MX_TIM4_Init+0x94>)
 8000c7e:	4a1e      	ldr	r2, [pc, #120]	; (8000cf8 <MX_TIM4_Init+0x98>)
 8000c80:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4000-1;
 8000c82:	4b1c      	ldr	r3, [pc, #112]	; (8000cf4 <MX_TIM4_Init+0x94>)
 8000c84:	f640 729f 	movw	r2, #3999	; 0xf9f
 8000c88:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c8a:	4b1a      	ldr	r3, [pc, #104]	; (8000cf4 <MX_TIM4_Init+0x94>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 5000-1;
 8000c90:	4b18      	ldr	r3, [pc, #96]	; (8000cf4 <MX_TIM4_Init+0x94>)
 8000c92:	f241 3287 	movw	r2, #4999	; 0x1387
 8000c96:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c98:	4b16      	ldr	r3, [pc, #88]	; (8000cf4 <MX_TIM4_Init+0x94>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c9e:	4b15      	ldr	r3, [pc, #84]	; (8000cf4 <MX_TIM4_Init+0x94>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000ca4:	4813      	ldr	r0, [pc, #76]	; (8000cf4 <MX_TIM4_Init+0x94>)
 8000ca6:	f000 ffcb 	bl	8001c40 <HAL_TIM_Base_Init>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8000cb0:	f7ff fdf4 	bl	800089c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cb8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000cba:	f107 0308 	add.w	r3, r7, #8
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	480c      	ldr	r0, [pc, #48]	; (8000cf4 <MX_TIM4_Init+0x94>)
 8000cc2:	f001 fbad 	bl	8002420 <HAL_TIM_ConfigClockSource>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8000ccc:	f7ff fde6 	bl	800089c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000cd8:	463b      	mov	r3, r7
 8000cda:	4619      	mov	r1, r3
 8000cdc:	4805      	ldr	r0, [pc, #20]	; (8000cf4 <MX_TIM4_Init+0x94>)
 8000cde:	f001 ff2f 	bl	8002b40 <HAL_TIMEx_MasterConfigSynchronization>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d001      	beq.n	8000cec <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8000ce8:	f7ff fdd8 	bl	800089c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000cec:	bf00      	nop
 8000cee:	3718      	adds	r7, #24
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	2000040c 	.word	0x2000040c
 8000cf8:	40000800 	.word	0x40000800

08000cfc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b086      	sub	sp, #24
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a23      	ldr	r2, [pc, #140]	; (8000d98 <HAL_TIM_Base_MspInit+0x9c>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d10c      	bne.n	8000d28 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d0e:	4b23      	ldr	r3, [pc, #140]	; (8000d9c <HAL_TIM_Base_MspInit+0xa0>)
 8000d10:	699b      	ldr	r3, [r3, #24]
 8000d12:	4a22      	ldr	r2, [pc, #136]	; (8000d9c <HAL_TIM_Base_MspInit+0xa0>)
 8000d14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d18:	6193      	str	r3, [r2, #24]
 8000d1a:	4b20      	ldr	r3, [pc, #128]	; (8000d9c <HAL_TIM_Base_MspInit+0xa0>)
 8000d1c:	699b      	ldr	r3, [r3, #24]
 8000d1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000d22:	617b      	str	r3, [r7, #20]
 8000d24:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8000d26:	e032      	b.n	8000d8e <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM3)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a1c      	ldr	r2, [pc, #112]	; (8000da0 <HAL_TIM_Base_MspInit+0xa4>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d114      	bne.n	8000d5c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000d32:	4b1a      	ldr	r3, [pc, #104]	; (8000d9c <HAL_TIM_Base_MspInit+0xa0>)
 8000d34:	69db      	ldr	r3, [r3, #28]
 8000d36:	4a19      	ldr	r2, [pc, #100]	; (8000d9c <HAL_TIM_Base_MspInit+0xa0>)
 8000d38:	f043 0302 	orr.w	r3, r3, #2
 8000d3c:	61d3      	str	r3, [r2, #28]
 8000d3e:	4b17      	ldr	r3, [pc, #92]	; (8000d9c <HAL_TIM_Base_MspInit+0xa0>)
 8000d40:	69db      	ldr	r3, [r3, #28]
 8000d42:	f003 0302 	and.w	r3, r3, #2
 8000d46:	613b      	str	r3, [r7, #16]
 8000d48:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	2105      	movs	r1, #5
 8000d4e:	201d      	movs	r0, #29
 8000d50:	f000 f96b 	bl	800102a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000d54:	201d      	movs	r0, #29
 8000d56:	f000 f984 	bl	8001062 <HAL_NVIC_EnableIRQ>
}
 8000d5a:	e018      	b.n	8000d8e <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM4)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a10      	ldr	r2, [pc, #64]	; (8000da4 <HAL_TIM_Base_MspInit+0xa8>)
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d113      	bne.n	8000d8e <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000d66:	4b0d      	ldr	r3, [pc, #52]	; (8000d9c <HAL_TIM_Base_MspInit+0xa0>)
 8000d68:	69db      	ldr	r3, [r3, #28]
 8000d6a:	4a0c      	ldr	r2, [pc, #48]	; (8000d9c <HAL_TIM_Base_MspInit+0xa0>)
 8000d6c:	f043 0304 	orr.w	r3, r3, #4
 8000d70:	61d3      	str	r3, [r2, #28]
 8000d72:	4b0a      	ldr	r3, [pc, #40]	; (8000d9c <HAL_TIM_Base_MspInit+0xa0>)
 8000d74:	69db      	ldr	r3, [r3, #28]
 8000d76:	f003 0304 	and.w	r3, r3, #4
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	2105      	movs	r1, #5
 8000d82:	201e      	movs	r0, #30
 8000d84:	f000 f951 	bl	800102a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000d88:	201e      	movs	r0, #30
 8000d8a:	f000 f96a 	bl	8001062 <HAL_NVIC_EnableIRQ>
}
 8000d8e:	bf00      	nop
 8000d90:	3718      	adds	r7, #24
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	40012c00 	.word	0x40012c00
 8000d9c:	40021000 	.word	0x40021000
 8000da0:	40000400 	.word	0x40000400
 8000da4:	40000800 	.word	0x40000800

08000da8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b088      	sub	sp, #32
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db0:	f107 0310 	add.w	r3, r7, #16
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
 8000db8:	605a      	str	r2, [r3, #4]
 8000dba:	609a      	str	r2, [r3, #8]
 8000dbc:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4a10      	ldr	r2, [pc, #64]	; (8000e04 <HAL_TIM_MspPostInit+0x5c>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d118      	bne.n	8000dfa <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc8:	4b0f      	ldr	r3, [pc, #60]	; (8000e08 <HAL_TIM_MspPostInit+0x60>)
 8000dca:	699b      	ldr	r3, [r3, #24]
 8000dcc:	4a0e      	ldr	r2, [pc, #56]	; (8000e08 <HAL_TIM_MspPostInit+0x60>)
 8000dce:	f043 0304 	orr.w	r3, r3, #4
 8000dd2:	6193      	str	r3, [r2, #24]
 8000dd4:	4b0c      	ldr	r3, [pc, #48]	; (8000e08 <HAL_TIM_MspPostInit+0x60>)
 8000dd6:	699b      	ldr	r3, [r3, #24]
 8000dd8:	f003 0304 	and.w	r3, r3, #4
 8000ddc:	60fb      	str	r3, [r7, #12]
 8000dde:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000de0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000de4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de6:	2302      	movs	r3, #2
 8000de8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dea:	2302      	movs	r3, #2
 8000dec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dee:	f107 0310 	add.w	r3, r7, #16
 8000df2:	4619      	mov	r1, r3
 8000df4:	4805      	ldr	r0, [pc, #20]	; (8000e0c <HAL_TIM_MspPostInit+0x64>)
 8000df6:	f000 f943 	bl	8001080 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000dfa:	bf00      	nop
 8000dfc:	3720      	adds	r7, #32
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40012c00 	.word	0x40012c00
 8000e08:	40021000 	.word	0x40021000
 8000e0c:	40010800 	.word	0x40010800

08000e10 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e10:	f7ff fe32 	bl	8000a78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e14:	480b      	ldr	r0, [pc, #44]	; (8000e44 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000e16:	490c      	ldr	r1, [pc, #48]	; (8000e48 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000e18:	4a0c      	ldr	r2, [pc, #48]	; (8000e4c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000e1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e1c:	e002      	b.n	8000e24 <LoopCopyDataInit>

08000e1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e22:	3304      	adds	r3, #4

08000e24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e28:	d3f9      	bcc.n	8000e1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e2a:	4a09      	ldr	r2, [pc, #36]	; (8000e50 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000e2c:	4c09      	ldr	r4, [pc, #36]	; (8000e54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e30:	e001      	b.n	8000e36 <LoopFillZerobss>

08000e32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e34:	3204      	adds	r2, #4

08000e36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e38:	d3fb      	bcc.n	8000e32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e3a:	f003 f9a7 	bl	800418c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e3e:	f7ff fa61 	bl	8000304 <main>
  bx lr
 8000e42:	4770      	bx	lr
  ldr r0, =_sdata
 8000e44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e48:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e4c:	080042fc 	.word	0x080042fc
  ldr r2, =_sbss
 8000e50:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e54:	200012e4 	.word	0x200012e4

08000e58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e58:	e7fe      	b.n	8000e58 <ADC1_2_IRQHandler>
	...

08000e5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e60:	4b08      	ldr	r3, [pc, #32]	; (8000e84 <HAL_Init+0x28>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a07      	ldr	r2, [pc, #28]	; (8000e84 <HAL_Init+0x28>)
 8000e66:	f043 0310 	orr.w	r3, r3, #16
 8000e6a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e6c:	2003      	movs	r0, #3
 8000e6e:	f000 f8d1 	bl	8001014 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e72:	200f      	movs	r0, #15
 8000e74:	f7ff fd50 	bl	8000918 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e78:	f7ff fd16 	bl	80008a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e7c:	2300      	movs	r3, #0
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	40022000 	.word	0x40022000

08000e88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e8c:	4b05      	ldr	r3, [pc, #20]	; (8000ea4 <HAL_IncTick+0x1c>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	461a      	mov	r2, r3
 8000e92:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <HAL_IncTick+0x20>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4413      	add	r3, r2
 8000e98:	4a03      	ldr	r2, [pc, #12]	; (8000ea8 <HAL_IncTick+0x20>)
 8000e9a:	6013      	str	r3, [r2, #0]
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr
 8000ea4:	20000010 	.word	0x20000010
 8000ea8:	20000454 	.word	0x20000454

08000eac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  return uwTick;
 8000eb0:	4b02      	ldr	r3, [pc, #8]	; (8000ebc <HAL_GetTick+0x10>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bc80      	pop	{r7}
 8000eba:	4770      	bx	lr
 8000ebc:	20000454 	.word	0x20000454

08000ec0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	f003 0307 	and.w	r3, r3, #7
 8000ece:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ed0:	4b0c      	ldr	r3, [pc, #48]	; (8000f04 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed2:	68db      	ldr	r3, [r3, #12]
 8000ed4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ed6:	68ba      	ldr	r2, [r7, #8]
 8000ed8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000edc:	4013      	ands	r3, r2
 8000ede:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ee8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000eec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ef0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ef2:	4a04      	ldr	r2, [pc, #16]	; (8000f04 <__NVIC_SetPriorityGrouping+0x44>)
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	60d3      	str	r3, [r2, #12]
}
 8000ef8:	bf00      	nop
 8000efa:	3714      	adds	r7, #20
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bc80      	pop	{r7}
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	e000ed00 	.word	0xe000ed00

08000f08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f0c:	4b04      	ldr	r3, [pc, #16]	; (8000f20 <__NVIC_GetPriorityGrouping+0x18>)
 8000f0e:	68db      	ldr	r3, [r3, #12]
 8000f10:	0a1b      	lsrs	r3, r3, #8
 8000f12:	f003 0307 	and.w	r3, r3, #7
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bc80      	pop	{r7}
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	db0b      	blt.n	8000f4e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	f003 021f 	and.w	r2, r3, #31
 8000f3c:	4906      	ldr	r1, [pc, #24]	; (8000f58 <__NVIC_EnableIRQ+0x34>)
 8000f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f42:	095b      	lsrs	r3, r3, #5
 8000f44:	2001      	movs	r0, #1
 8000f46:	fa00 f202 	lsl.w	r2, r0, r2
 8000f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f4e:	bf00      	nop
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bc80      	pop	{r7}
 8000f56:	4770      	bx	lr
 8000f58:	e000e100 	.word	0xe000e100

08000f5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	6039      	str	r1, [r7, #0]
 8000f66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	db0a      	blt.n	8000f86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	b2da      	uxtb	r2, r3
 8000f74:	490c      	ldr	r1, [pc, #48]	; (8000fa8 <__NVIC_SetPriority+0x4c>)
 8000f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7a:	0112      	lsls	r2, r2, #4
 8000f7c:	b2d2      	uxtb	r2, r2
 8000f7e:	440b      	add	r3, r1
 8000f80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f84:	e00a      	b.n	8000f9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	4908      	ldr	r1, [pc, #32]	; (8000fac <__NVIC_SetPriority+0x50>)
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	f003 030f 	and.w	r3, r3, #15
 8000f92:	3b04      	subs	r3, #4
 8000f94:	0112      	lsls	r2, r2, #4
 8000f96:	b2d2      	uxtb	r2, r2
 8000f98:	440b      	add	r3, r1
 8000f9a:	761a      	strb	r2, [r3, #24]
}
 8000f9c:	bf00      	nop
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bc80      	pop	{r7}
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	e000e100 	.word	0xe000e100
 8000fac:	e000ed00 	.word	0xe000ed00

08000fb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b089      	sub	sp, #36	; 0x24
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	60b9      	str	r1, [r7, #8]
 8000fba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	f003 0307 	and.w	r3, r3, #7
 8000fc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	f1c3 0307 	rsb	r3, r3, #7
 8000fca:	2b04      	cmp	r3, #4
 8000fcc:	bf28      	it	cs
 8000fce:	2304      	movcs	r3, #4
 8000fd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	3304      	adds	r3, #4
 8000fd6:	2b06      	cmp	r3, #6
 8000fd8:	d902      	bls.n	8000fe0 <NVIC_EncodePriority+0x30>
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	3b03      	subs	r3, #3
 8000fde:	e000      	b.n	8000fe2 <NVIC_EncodePriority+0x32>
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000fe8:	69bb      	ldr	r3, [r7, #24]
 8000fea:	fa02 f303 	lsl.w	r3, r2, r3
 8000fee:	43da      	mvns	r2, r3
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	401a      	ands	r2, r3
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ff8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8001002:	43d9      	mvns	r1, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001008:	4313      	orrs	r3, r2
         );
}
 800100a:	4618      	mov	r0, r3
 800100c:	3724      	adds	r7, #36	; 0x24
 800100e:	46bd      	mov	sp, r7
 8001010:	bc80      	pop	{r7}
 8001012:	4770      	bx	lr

08001014 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f7ff ff4f 	bl	8000ec0 <__NVIC_SetPriorityGrouping>
}
 8001022:	bf00      	nop
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}

0800102a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800102a:	b580      	push	{r7, lr}
 800102c:	b086      	sub	sp, #24
 800102e:	af00      	add	r7, sp, #0
 8001030:	4603      	mov	r3, r0
 8001032:	60b9      	str	r1, [r7, #8]
 8001034:	607a      	str	r2, [r7, #4]
 8001036:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001038:	2300      	movs	r3, #0
 800103a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800103c:	f7ff ff64 	bl	8000f08 <__NVIC_GetPriorityGrouping>
 8001040:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	68b9      	ldr	r1, [r7, #8]
 8001046:	6978      	ldr	r0, [r7, #20]
 8001048:	f7ff ffb2 	bl	8000fb0 <NVIC_EncodePriority>
 800104c:	4602      	mov	r2, r0
 800104e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001052:	4611      	mov	r1, r2
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff ff81 	bl	8000f5c <__NVIC_SetPriority>
}
 800105a:	bf00      	nop
 800105c:	3718      	adds	r7, #24
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}

08001062 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	b082      	sub	sp, #8
 8001066:	af00      	add	r7, sp, #0
 8001068:	4603      	mov	r3, r0
 800106a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800106c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff ff57 	bl	8000f24 <__NVIC_EnableIRQ>
}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
	...

08001080 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001080:	b480      	push	{r7}
 8001082:	b08b      	sub	sp, #44	; 0x2c
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800108a:	2300      	movs	r3, #0
 800108c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800108e:	2300      	movs	r3, #0
 8001090:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001092:	e169      	b.n	8001368 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001094:	2201      	movs	r2, #1
 8001096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	69fa      	ldr	r2, [r7, #28]
 80010a4:	4013      	ands	r3, r2
 80010a6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	429a      	cmp	r2, r3
 80010ae:	f040 8158 	bne.w	8001362 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	4a9a      	ldr	r2, [pc, #616]	; (8001320 <HAL_GPIO_Init+0x2a0>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d05e      	beq.n	800117a <HAL_GPIO_Init+0xfa>
 80010bc:	4a98      	ldr	r2, [pc, #608]	; (8001320 <HAL_GPIO_Init+0x2a0>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d875      	bhi.n	80011ae <HAL_GPIO_Init+0x12e>
 80010c2:	4a98      	ldr	r2, [pc, #608]	; (8001324 <HAL_GPIO_Init+0x2a4>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d058      	beq.n	800117a <HAL_GPIO_Init+0xfa>
 80010c8:	4a96      	ldr	r2, [pc, #600]	; (8001324 <HAL_GPIO_Init+0x2a4>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d86f      	bhi.n	80011ae <HAL_GPIO_Init+0x12e>
 80010ce:	4a96      	ldr	r2, [pc, #600]	; (8001328 <HAL_GPIO_Init+0x2a8>)
 80010d0:	4293      	cmp	r3, r2
 80010d2:	d052      	beq.n	800117a <HAL_GPIO_Init+0xfa>
 80010d4:	4a94      	ldr	r2, [pc, #592]	; (8001328 <HAL_GPIO_Init+0x2a8>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d869      	bhi.n	80011ae <HAL_GPIO_Init+0x12e>
 80010da:	4a94      	ldr	r2, [pc, #592]	; (800132c <HAL_GPIO_Init+0x2ac>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d04c      	beq.n	800117a <HAL_GPIO_Init+0xfa>
 80010e0:	4a92      	ldr	r2, [pc, #584]	; (800132c <HAL_GPIO_Init+0x2ac>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d863      	bhi.n	80011ae <HAL_GPIO_Init+0x12e>
 80010e6:	4a92      	ldr	r2, [pc, #584]	; (8001330 <HAL_GPIO_Init+0x2b0>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d046      	beq.n	800117a <HAL_GPIO_Init+0xfa>
 80010ec:	4a90      	ldr	r2, [pc, #576]	; (8001330 <HAL_GPIO_Init+0x2b0>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d85d      	bhi.n	80011ae <HAL_GPIO_Init+0x12e>
 80010f2:	2b12      	cmp	r3, #18
 80010f4:	d82a      	bhi.n	800114c <HAL_GPIO_Init+0xcc>
 80010f6:	2b12      	cmp	r3, #18
 80010f8:	d859      	bhi.n	80011ae <HAL_GPIO_Init+0x12e>
 80010fa:	a201      	add	r2, pc, #4	; (adr r2, 8001100 <HAL_GPIO_Init+0x80>)
 80010fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001100:	0800117b 	.word	0x0800117b
 8001104:	08001155 	.word	0x08001155
 8001108:	08001167 	.word	0x08001167
 800110c:	080011a9 	.word	0x080011a9
 8001110:	080011af 	.word	0x080011af
 8001114:	080011af 	.word	0x080011af
 8001118:	080011af 	.word	0x080011af
 800111c:	080011af 	.word	0x080011af
 8001120:	080011af 	.word	0x080011af
 8001124:	080011af 	.word	0x080011af
 8001128:	080011af 	.word	0x080011af
 800112c:	080011af 	.word	0x080011af
 8001130:	080011af 	.word	0x080011af
 8001134:	080011af 	.word	0x080011af
 8001138:	080011af 	.word	0x080011af
 800113c:	080011af 	.word	0x080011af
 8001140:	080011af 	.word	0x080011af
 8001144:	0800115d 	.word	0x0800115d
 8001148:	08001171 	.word	0x08001171
 800114c:	4a79      	ldr	r2, [pc, #484]	; (8001334 <HAL_GPIO_Init+0x2b4>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d013      	beq.n	800117a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001152:	e02c      	b.n	80011ae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	623b      	str	r3, [r7, #32]
          break;
 800115a:	e029      	b.n	80011b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	3304      	adds	r3, #4
 8001162:	623b      	str	r3, [r7, #32]
          break;
 8001164:	e024      	b.n	80011b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	68db      	ldr	r3, [r3, #12]
 800116a:	3308      	adds	r3, #8
 800116c:	623b      	str	r3, [r7, #32]
          break;
 800116e:	e01f      	b.n	80011b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	330c      	adds	r3, #12
 8001176:	623b      	str	r3, [r7, #32]
          break;
 8001178:	e01a      	b.n	80011b0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d102      	bne.n	8001188 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001182:	2304      	movs	r3, #4
 8001184:	623b      	str	r3, [r7, #32]
          break;
 8001186:	e013      	b.n	80011b0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d105      	bne.n	800119c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001190:	2308      	movs	r3, #8
 8001192:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	69fa      	ldr	r2, [r7, #28]
 8001198:	611a      	str	r2, [r3, #16]
          break;
 800119a:	e009      	b.n	80011b0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800119c:	2308      	movs	r3, #8
 800119e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	69fa      	ldr	r2, [r7, #28]
 80011a4:	615a      	str	r2, [r3, #20]
          break;
 80011a6:	e003      	b.n	80011b0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80011a8:	2300      	movs	r3, #0
 80011aa:	623b      	str	r3, [r7, #32]
          break;
 80011ac:	e000      	b.n	80011b0 <HAL_GPIO_Init+0x130>
          break;
 80011ae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	2bff      	cmp	r3, #255	; 0xff
 80011b4:	d801      	bhi.n	80011ba <HAL_GPIO_Init+0x13a>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	e001      	b.n	80011be <HAL_GPIO_Init+0x13e>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	3304      	adds	r3, #4
 80011be:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80011c0:	69bb      	ldr	r3, [r7, #24]
 80011c2:	2bff      	cmp	r3, #255	; 0xff
 80011c4:	d802      	bhi.n	80011cc <HAL_GPIO_Init+0x14c>
 80011c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	e002      	b.n	80011d2 <HAL_GPIO_Init+0x152>
 80011cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ce:	3b08      	subs	r3, #8
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	210f      	movs	r1, #15
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	fa01 f303 	lsl.w	r3, r1, r3
 80011e0:	43db      	mvns	r3, r3
 80011e2:	401a      	ands	r2, r3
 80011e4:	6a39      	ldr	r1, [r7, #32]
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	fa01 f303 	lsl.w	r3, r1, r3
 80011ec:	431a      	orrs	r2, r3
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	f000 80b1 	beq.w	8001362 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001200:	4b4d      	ldr	r3, [pc, #308]	; (8001338 <HAL_GPIO_Init+0x2b8>)
 8001202:	699b      	ldr	r3, [r3, #24]
 8001204:	4a4c      	ldr	r2, [pc, #304]	; (8001338 <HAL_GPIO_Init+0x2b8>)
 8001206:	f043 0301 	orr.w	r3, r3, #1
 800120a:	6193      	str	r3, [r2, #24]
 800120c:	4b4a      	ldr	r3, [pc, #296]	; (8001338 <HAL_GPIO_Init+0x2b8>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	f003 0301 	and.w	r3, r3, #1
 8001214:	60bb      	str	r3, [r7, #8]
 8001216:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001218:	4a48      	ldr	r2, [pc, #288]	; (800133c <HAL_GPIO_Init+0x2bc>)
 800121a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800121c:	089b      	lsrs	r3, r3, #2
 800121e:	3302      	adds	r3, #2
 8001220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001224:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001228:	f003 0303 	and.w	r3, r3, #3
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	220f      	movs	r2, #15
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	43db      	mvns	r3, r3
 8001236:	68fa      	ldr	r2, [r7, #12]
 8001238:	4013      	ands	r3, r2
 800123a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	4a40      	ldr	r2, [pc, #256]	; (8001340 <HAL_GPIO_Init+0x2c0>)
 8001240:	4293      	cmp	r3, r2
 8001242:	d013      	beq.n	800126c <HAL_GPIO_Init+0x1ec>
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4a3f      	ldr	r2, [pc, #252]	; (8001344 <HAL_GPIO_Init+0x2c4>)
 8001248:	4293      	cmp	r3, r2
 800124a:	d00d      	beq.n	8001268 <HAL_GPIO_Init+0x1e8>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	4a3e      	ldr	r2, [pc, #248]	; (8001348 <HAL_GPIO_Init+0x2c8>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d007      	beq.n	8001264 <HAL_GPIO_Init+0x1e4>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4a3d      	ldr	r2, [pc, #244]	; (800134c <HAL_GPIO_Init+0x2cc>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d101      	bne.n	8001260 <HAL_GPIO_Init+0x1e0>
 800125c:	2303      	movs	r3, #3
 800125e:	e006      	b.n	800126e <HAL_GPIO_Init+0x1ee>
 8001260:	2304      	movs	r3, #4
 8001262:	e004      	b.n	800126e <HAL_GPIO_Init+0x1ee>
 8001264:	2302      	movs	r3, #2
 8001266:	e002      	b.n	800126e <HAL_GPIO_Init+0x1ee>
 8001268:	2301      	movs	r3, #1
 800126a:	e000      	b.n	800126e <HAL_GPIO_Init+0x1ee>
 800126c:	2300      	movs	r3, #0
 800126e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001270:	f002 0203 	and.w	r2, r2, #3
 8001274:	0092      	lsls	r2, r2, #2
 8001276:	4093      	lsls	r3, r2
 8001278:	68fa      	ldr	r2, [r7, #12]
 800127a:	4313      	orrs	r3, r2
 800127c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800127e:	492f      	ldr	r1, [pc, #188]	; (800133c <HAL_GPIO_Init+0x2bc>)
 8001280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001282:	089b      	lsrs	r3, r3, #2
 8001284:	3302      	adds	r3, #2
 8001286:	68fa      	ldr	r2, [r7, #12]
 8001288:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001294:	2b00      	cmp	r3, #0
 8001296:	d006      	beq.n	80012a6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001298:	4b2d      	ldr	r3, [pc, #180]	; (8001350 <HAL_GPIO_Init+0x2d0>)
 800129a:	689a      	ldr	r2, [r3, #8]
 800129c:	492c      	ldr	r1, [pc, #176]	; (8001350 <HAL_GPIO_Init+0x2d0>)
 800129e:	69bb      	ldr	r3, [r7, #24]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	608b      	str	r3, [r1, #8]
 80012a4:	e006      	b.n	80012b4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012a6:	4b2a      	ldr	r3, [pc, #168]	; (8001350 <HAL_GPIO_Init+0x2d0>)
 80012a8:	689a      	ldr	r2, [r3, #8]
 80012aa:	69bb      	ldr	r3, [r7, #24]
 80012ac:	43db      	mvns	r3, r3
 80012ae:	4928      	ldr	r1, [pc, #160]	; (8001350 <HAL_GPIO_Init+0x2d0>)
 80012b0:	4013      	ands	r3, r2
 80012b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d006      	beq.n	80012ce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80012c0:	4b23      	ldr	r3, [pc, #140]	; (8001350 <HAL_GPIO_Init+0x2d0>)
 80012c2:	68da      	ldr	r2, [r3, #12]
 80012c4:	4922      	ldr	r1, [pc, #136]	; (8001350 <HAL_GPIO_Init+0x2d0>)
 80012c6:	69bb      	ldr	r3, [r7, #24]
 80012c8:	4313      	orrs	r3, r2
 80012ca:	60cb      	str	r3, [r1, #12]
 80012cc:	e006      	b.n	80012dc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80012ce:	4b20      	ldr	r3, [pc, #128]	; (8001350 <HAL_GPIO_Init+0x2d0>)
 80012d0:	68da      	ldr	r2, [r3, #12]
 80012d2:	69bb      	ldr	r3, [r7, #24]
 80012d4:	43db      	mvns	r3, r3
 80012d6:	491e      	ldr	r1, [pc, #120]	; (8001350 <HAL_GPIO_Init+0x2d0>)
 80012d8:	4013      	ands	r3, r2
 80012da:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d006      	beq.n	80012f6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80012e8:	4b19      	ldr	r3, [pc, #100]	; (8001350 <HAL_GPIO_Init+0x2d0>)
 80012ea:	685a      	ldr	r2, [r3, #4]
 80012ec:	4918      	ldr	r1, [pc, #96]	; (8001350 <HAL_GPIO_Init+0x2d0>)
 80012ee:	69bb      	ldr	r3, [r7, #24]
 80012f0:	4313      	orrs	r3, r2
 80012f2:	604b      	str	r3, [r1, #4]
 80012f4:	e006      	b.n	8001304 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80012f6:	4b16      	ldr	r3, [pc, #88]	; (8001350 <HAL_GPIO_Init+0x2d0>)
 80012f8:	685a      	ldr	r2, [r3, #4]
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	43db      	mvns	r3, r3
 80012fe:	4914      	ldr	r1, [pc, #80]	; (8001350 <HAL_GPIO_Init+0x2d0>)
 8001300:	4013      	ands	r3, r2
 8001302:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800130c:	2b00      	cmp	r3, #0
 800130e:	d021      	beq.n	8001354 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001310:	4b0f      	ldr	r3, [pc, #60]	; (8001350 <HAL_GPIO_Init+0x2d0>)
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	490e      	ldr	r1, [pc, #56]	; (8001350 <HAL_GPIO_Init+0x2d0>)
 8001316:	69bb      	ldr	r3, [r7, #24]
 8001318:	4313      	orrs	r3, r2
 800131a:	600b      	str	r3, [r1, #0]
 800131c:	e021      	b.n	8001362 <HAL_GPIO_Init+0x2e2>
 800131e:	bf00      	nop
 8001320:	10320000 	.word	0x10320000
 8001324:	10310000 	.word	0x10310000
 8001328:	10220000 	.word	0x10220000
 800132c:	10210000 	.word	0x10210000
 8001330:	10120000 	.word	0x10120000
 8001334:	10110000 	.word	0x10110000
 8001338:	40021000 	.word	0x40021000
 800133c:	40010000 	.word	0x40010000
 8001340:	40010800 	.word	0x40010800
 8001344:	40010c00 	.word	0x40010c00
 8001348:	40011000 	.word	0x40011000
 800134c:	40011400 	.word	0x40011400
 8001350:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001354:	4b0b      	ldr	r3, [pc, #44]	; (8001384 <HAL_GPIO_Init+0x304>)
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	43db      	mvns	r3, r3
 800135c:	4909      	ldr	r1, [pc, #36]	; (8001384 <HAL_GPIO_Init+0x304>)
 800135e:	4013      	ands	r3, r2
 8001360:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001364:	3301      	adds	r3, #1
 8001366:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136e:	fa22 f303 	lsr.w	r3, r2, r3
 8001372:	2b00      	cmp	r3, #0
 8001374:	f47f ae8e 	bne.w	8001094 <HAL_GPIO_Init+0x14>
  }
}
 8001378:	bf00      	nop
 800137a:	bf00      	nop
 800137c:	372c      	adds	r7, #44	; 0x2c
 800137e:	46bd      	mov	sp, r7
 8001380:	bc80      	pop	{r7}
 8001382:	4770      	bx	lr
 8001384:	40010400 	.word	0x40010400

08001388 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001388:	b480      	push	{r7}
 800138a:	b085      	sub	sp, #20
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	460b      	mov	r3, r1
 8001392:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	689a      	ldr	r2, [r3, #8]
 8001398:	887b      	ldrh	r3, [r7, #2]
 800139a:	4013      	ands	r3, r2
 800139c:	2b00      	cmp	r3, #0
 800139e:	d002      	beq.n	80013a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80013a0:	2301      	movs	r3, #1
 80013a2:	73fb      	strb	r3, [r7, #15]
 80013a4:	e001      	b.n	80013aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80013a6:	2300      	movs	r3, #0
 80013a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80013aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3714      	adds	r7, #20
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bc80      	pop	{r7}
 80013b4:	4770      	bx	lr

080013b6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013b6:	b480      	push	{r7}
 80013b8:	b083      	sub	sp, #12
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
 80013be:	460b      	mov	r3, r1
 80013c0:	807b      	strh	r3, [r7, #2]
 80013c2:	4613      	mov	r3, r2
 80013c4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013c6:	787b      	ldrb	r3, [r7, #1]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d003      	beq.n	80013d4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013cc:	887a      	ldrh	r2, [r7, #2]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80013d2:	e003      	b.n	80013dc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80013d4:	887b      	ldrh	r3, [r7, #2]
 80013d6:	041a      	lsls	r2, r3, #16
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	611a      	str	r2, [r3, #16]
}
 80013dc:	bf00      	nop
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bc80      	pop	{r7}
 80013e4:	4770      	bx	lr
	...

080013e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e272      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	2b00      	cmp	r3, #0
 8001404:	f000 8087 	beq.w	8001516 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001408:	4b92      	ldr	r3, [pc, #584]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f003 030c 	and.w	r3, r3, #12
 8001410:	2b04      	cmp	r3, #4
 8001412:	d00c      	beq.n	800142e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001414:	4b8f      	ldr	r3, [pc, #572]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f003 030c 	and.w	r3, r3, #12
 800141c:	2b08      	cmp	r3, #8
 800141e:	d112      	bne.n	8001446 <HAL_RCC_OscConfig+0x5e>
 8001420:	4b8c      	ldr	r3, [pc, #560]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001428:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800142c:	d10b      	bne.n	8001446 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800142e:	4b89      	ldr	r3, [pc, #548]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d06c      	beq.n	8001514 <HAL_RCC_OscConfig+0x12c>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d168      	bne.n	8001514 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e24c      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800144e:	d106      	bne.n	800145e <HAL_RCC_OscConfig+0x76>
 8001450:	4b80      	ldr	r3, [pc, #512]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a7f      	ldr	r2, [pc, #508]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 8001456:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800145a:	6013      	str	r3, [r2, #0]
 800145c:	e02e      	b.n	80014bc <HAL_RCC_OscConfig+0xd4>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d10c      	bne.n	8001480 <HAL_RCC_OscConfig+0x98>
 8001466:	4b7b      	ldr	r3, [pc, #492]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a7a      	ldr	r2, [pc, #488]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 800146c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001470:	6013      	str	r3, [r2, #0]
 8001472:	4b78      	ldr	r3, [pc, #480]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a77      	ldr	r2, [pc, #476]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 8001478:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800147c:	6013      	str	r3, [r2, #0]
 800147e:	e01d      	b.n	80014bc <HAL_RCC_OscConfig+0xd4>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001488:	d10c      	bne.n	80014a4 <HAL_RCC_OscConfig+0xbc>
 800148a:	4b72      	ldr	r3, [pc, #456]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a71      	ldr	r2, [pc, #452]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 8001490:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001494:	6013      	str	r3, [r2, #0]
 8001496:	4b6f      	ldr	r3, [pc, #444]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4a6e      	ldr	r2, [pc, #440]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 800149c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014a0:	6013      	str	r3, [r2, #0]
 80014a2:	e00b      	b.n	80014bc <HAL_RCC_OscConfig+0xd4>
 80014a4:	4b6b      	ldr	r3, [pc, #428]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a6a      	ldr	r2, [pc, #424]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 80014aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014ae:	6013      	str	r3, [r2, #0]
 80014b0:	4b68      	ldr	r3, [pc, #416]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a67      	ldr	r2, [pc, #412]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 80014b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014ba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d013      	beq.n	80014ec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c4:	f7ff fcf2 	bl	8000eac <HAL_GetTick>
 80014c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ca:	e008      	b.n	80014de <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014cc:	f7ff fcee 	bl	8000eac <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	2b64      	cmp	r3, #100	; 0x64
 80014d8:	d901      	bls.n	80014de <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80014da:	2303      	movs	r3, #3
 80014dc:	e200      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014de:	4b5d      	ldr	r3, [pc, #372]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d0f0      	beq.n	80014cc <HAL_RCC_OscConfig+0xe4>
 80014ea:	e014      	b.n	8001516 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ec:	f7ff fcde 	bl	8000eac <HAL_GetTick>
 80014f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014f2:	e008      	b.n	8001506 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014f4:	f7ff fcda 	bl	8000eac <HAL_GetTick>
 80014f8:	4602      	mov	r2, r0
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	2b64      	cmp	r3, #100	; 0x64
 8001500:	d901      	bls.n	8001506 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001502:	2303      	movs	r3, #3
 8001504:	e1ec      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001506:	4b53      	ldr	r3, [pc, #332]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d1f0      	bne.n	80014f4 <HAL_RCC_OscConfig+0x10c>
 8001512:	e000      	b.n	8001516 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001514:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d063      	beq.n	80015ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001522:	4b4c      	ldr	r3, [pc, #304]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f003 030c 	and.w	r3, r3, #12
 800152a:	2b00      	cmp	r3, #0
 800152c:	d00b      	beq.n	8001546 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800152e:	4b49      	ldr	r3, [pc, #292]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f003 030c 	and.w	r3, r3, #12
 8001536:	2b08      	cmp	r3, #8
 8001538:	d11c      	bne.n	8001574 <HAL_RCC_OscConfig+0x18c>
 800153a:	4b46      	ldr	r3, [pc, #280]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d116      	bne.n	8001574 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001546:	4b43      	ldr	r3, [pc, #268]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f003 0302 	and.w	r3, r3, #2
 800154e:	2b00      	cmp	r3, #0
 8001550:	d005      	beq.n	800155e <HAL_RCC_OscConfig+0x176>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	691b      	ldr	r3, [r3, #16]
 8001556:	2b01      	cmp	r3, #1
 8001558:	d001      	beq.n	800155e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e1c0      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800155e:	4b3d      	ldr	r3, [pc, #244]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	695b      	ldr	r3, [r3, #20]
 800156a:	00db      	lsls	r3, r3, #3
 800156c:	4939      	ldr	r1, [pc, #228]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 800156e:	4313      	orrs	r3, r2
 8001570:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001572:	e03a      	b.n	80015ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	691b      	ldr	r3, [r3, #16]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d020      	beq.n	80015be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800157c:	4b36      	ldr	r3, [pc, #216]	; (8001658 <HAL_RCC_OscConfig+0x270>)
 800157e:	2201      	movs	r2, #1
 8001580:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001582:	f7ff fc93 	bl	8000eac <HAL_GetTick>
 8001586:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001588:	e008      	b.n	800159c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800158a:	f7ff fc8f 	bl	8000eac <HAL_GetTick>
 800158e:	4602      	mov	r2, r0
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	2b02      	cmp	r3, #2
 8001596:	d901      	bls.n	800159c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e1a1      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800159c:	4b2d      	ldr	r3, [pc, #180]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f003 0302 	and.w	r3, r3, #2
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d0f0      	beq.n	800158a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015a8:	4b2a      	ldr	r3, [pc, #168]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	695b      	ldr	r3, [r3, #20]
 80015b4:	00db      	lsls	r3, r3, #3
 80015b6:	4927      	ldr	r1, [pc, #156]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 80015b8:	4313      	orrs	r3, r2
 80015ba:	600b      	str	r3, [r1, #0]
 80015bc:	e015      	b.n	80015ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015be:	4b26      	ldr	r3, [pc, #152]	; (8001658 <HAL_RCC_OscConfig+0x270>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c4:	f7ff fc72 	bl	8000eac <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015cc:	f7ff fc6e 	bl	8000eac <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e180      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015de:	4b1d      	ldr	r3, [pc, #116]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 0302 	and.w	r3, r3, #2
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d1f0      	bne.n	80015cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 0308 	and.w	r3, r3, #8
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d03a      	beq.n	800166c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	699b      	ldr	r3, [r3, #24]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d019      	beq.n	8001632 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015fe:	4b17      	ldr	r3, [pc, #92]	; (800165c <HAL_RCC_OscConfig+0x274>)
 8001600:	2201      	movs	r2, #1
 8001602:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001604:	f7ff fc52 	bl	8000eac <HAL_GetTick>
 8001608:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800160a:	e008      	b.n	800161e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800160c:	f7ff fc4e 	bl	8000eac <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b02      	cmp	r3, #2
 8001618:	d901      	bls.n	800161e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e160      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800161e:	4b0d      	ldr	r3, [pc, #52]	; (8001654 <HAL_RCC_OscConfig+0x26c>)
 8001620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d0f0      	beq.n	800160c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800162a:	2001      	movs	r0, #1
 800162c:	f000 faea 	bl	8001c04 <RCC_Delay>
 8001630:	e01c      	b.n	800166c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001632:	4b0a      	ldr	r3, [pc, #40]	; (800165c <HAL_RCC_OscConfig+0x274>)
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001638:	f7ff fc38 	bl	8000eac <HAL_GetTick>
 800163c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800163e:	e00f      	b.n	8001660 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001640:	f7ff fc34 	bl	8000eac <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	2b02      	cmp	r3, #2
 800164c:	d908      	bls.n	8001660 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e146      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>
 8001652:	bf00      	nop
 8001654:	40021000 	.word	0x40021000
 8001658:	42420000 	.word	0x42420000
 800165c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001660:	4b92      	ldr	r3, [pc, #584]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001664:	f003 0302 	and.w	r3, r3, #2
 8001668:	2b00      	cmp	r3, #0
 800166a:	d1e9      	bne.n	8001640 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0304 	and.w	r3, r3, #4
 8001674:	2b00      	cmp	r3, #0
 8001676:	f000 80a6 	beq.w	80017c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800167a:	2300      	movs	r3, #0
 800167c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800167e:	4b8b      	ldr	r3, [pc, #556]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001680:	69db      	ldr	r3, [r3, #28]
 8001682:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d10d      	bne.n	80016a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800168a:	4b88      	ldr	r3, [pc, #544]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	4a87      	ldr	r2, [pc, #540]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001690:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001694:	61d3      	str	r3, [r2, #28]
 8001696:	4b85      	ldr	r3, [pc, #532]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001698:	69db      	ldr	r3, [r3, #28]
 800169a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800169e:	60bb      	str	r3, [r7, #8]
 80016a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016a2:	2301      	movs	r3, #1
 80016a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016a6:	4b82      	ldr	r3, [pc, #520]	; (80018b0 <HAL_RCC_OscConfig+0x4c8>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d118      	bne.n	80016e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016b2:	4b7f      	ldr	r3, [pc, #508]	; (80018b0 <HAL_RCC_OscConfig+0x4c8>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a7e      	ldr	r2, [pc, #504]	; (80018b0 <HAL_RCC_OscConfig+0x4c8>)
 80016b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016be:	f7ff fbf5 	bl	8000eac <HAL_GetTick>
 80016c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016c4:	e008      	b.n	80016d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016c6:	f7ff fbf1 	bl	8000eac <HAL_GetTick>
 80016ca:	4602      	mov	r2, r0
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	2b64      	cmp	r3, #100	; 0x64
 80016d2:	d901      	bls.n	80016d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e103      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016d8:	4b75      	ldr	r3, [pc, #468]	; (80018b0 <HAL_RCC_OscConfig+0x4c8>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d0f0      	beq.n	80016c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d106      	bne.n	80016fa <HAL_RCC_OscConfig+0x312>
 80016ec:	4b6f      	ldr	r3, [pc, #444]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 80016ee:	6a1b      	ldr	r3, [r3, #32]
 80016f0:	4a6e      	ldr	r2, [pc, #440]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	6213      	str	r3, [r2, #32]
 80016f8:	e02d      	b.n	8001756 <HAL_RCC_OscConfig+0x36e>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d10c      	bne.n	800171c <HAL_RCC_OscConfig+0x334>
 8001702:	4b6a      	ldr	r3, [pc, #424]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001704:	6a1b      	ldr	r3, [r3, #32]
 8001706:	4a69      	ldr	r2, [pc, #420]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001708:	f023 0301 	bic.w	r3, r3, #1
 800170c:	6213      	str	r3, [r2, #32]
 800170e:	4b67      	ldr	r3, [pc, #412]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001710:	6a1b      	ldr	r3, [r3, #32]
 8001712:	4a66      	ldr	r2, [pc, #408]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001714:	f023 0304 	bic.w	r3, r3, #4
 8001718:	6213      	str	r3, [r2, #32]
 800171a:	e01c      	b.n	8001756 <HAL_RCC_OscConfig+0x36e>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	2b05      	cmp	r3, #5
 8001722:	d10c      	bne.n	800173e <HAL_RCC_OscConfig+0x356>
 8001724:	4b61      	ldr	r3, [pc, #388]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001726:	6a1b      	ldr	r3, [r3, #32]
 8001728:	4a60      	ldr	r2, [pc, #384]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 800172a:	f043 0304 	orr.w	r3, r3, #4
 800172e:	6213      	str	r3, [r2, #32]
 8001730:	4b5e      	ldr	r3, [pc, #376]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001732:	6a1b      	ldr	r3, [r3, #32]
 8001734:	4a5d      	ldr	r2, [pc, #372]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001736:	f043 0301 	orr.w	r3, r3, #1
 800173a:	6213      	str	r3, [r2, #32]
 800173c:	e00b      	b.n	8001756 <HAL_RCC_OscConfig+0x36e>
 800173e:	4b5b      	ldr	r3, [pc, #364]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001740:	6a1b      	ldr	r3, [r3, #32]
 8001742:	4a5a      	ldr	r2, [pc, #360]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001744:	f023 0301 	bic.w	r3, r3, #1
 8001748:	6213      	str	r3, [r2, #32]
 800174a:	4b58      	ldr	r3, [pc, #352]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 800174c:	6a1b      	ldr	r3, [r3, #32]
 800174e:	4a57      	ldr	r2, [pc, #348]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001750:	f023 0304 	bic.w	r3, r3, #4
 8001754:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	68db      	ldr	r3, [r3, #12]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d015      	beq.n	800178a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800175e:	f7ff fba5 	bl	8000eac <HAL_GetTick>
 8001762:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001764:	e00a      	b.n	800177c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001766:	f7ff fba1 	bl	8000eac <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	f241 3288 	movw	r2, #5000	; 0x1388
 8001774:	4293      	cmp	r3, r2
 8001776:	d901      	bls.n	800177c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001778:	2303      	movs	r3, #3
 800177a:	e0b1      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800177c:	4b4b      	ldr	r3, [pc, #300]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 800177e:	6a1b      	ldr	r3, [r3, #32]
 8001780:	f003 0302 	and.w	r3, r3, #2
 8001784:	2b00      	cmp	r3, #0
 8001786:	d0ee      	beq.n	8001766 <HAL_RCC_OscConfig+0x37e>
 8001788:	e014      	b.n	80017b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800178a:	f7ff fb8f 	bl	8000eac <HAL_GetTick>
 800178e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001790:	e00a      	b.n	80017a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001792:	f7ff fb8b 	bl	8000eac <HAL_GetTick>
 8001796:	4602      	mov	r2, r0
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	f241 3288 	movw	r2, #5000	; 0x1388
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d901      	bls.n	80017a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e09b      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017a8:	4b40      	ldr	r3, [pc, #256]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 80017aa:	6a1b      	ldr	r3, [r3, #32]
 80017ac:	f003 0302 	and.w	r3, r3, #2
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d1ee      	bne.n	8001792 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80017b4:	7dfb      	ldrb	r3, [r7, #23]
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d105      	bne.n	80017c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017ba:	4b3c      	ldr	r3, [pc, #240]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 80017bc:	69db      	ldr	r3, [r3, #28]
 80017be:	4a3b      	ldr	r2, [pc, #236]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 80017c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	69db      	ldr	r3, [r3, #28]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f000 8087 	beq.w	80018de <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017d0:	4b36      	ldr	r3, [pc, #216]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f003 030c 	and.w	r3, r3, #12
 80017d8:	2b08      	cmp	r3, #8
 80017da:	d061      	beq.n	80018a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	69db      	ldr	r3, [r3, #28]
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d146      	bne.n	8001872 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017e4:	4b33      	ldr	r3, [pc, #204]	; (80018b4 <HAL_RCC_OscConfig+0x4cc>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ea:	f7ff fb5f 	bl	8000eac <HAL_GetTick>
 80017ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017f0:	e008      	b.n	8001804 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017f2:	f7ff fb5b 	bl	8000eac <HAL_GetTick>
 80017f6:	4602      	mov	r2, r0
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d901      	bls.n	8001804 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001800:	2303      	movs	r3, #3
 8001802:	e06d      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001804:	4b29      	ldr	r3, [pc, #164]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800180c:	2b00      	cmp	r3, #0
 800180e:	d1f0      	bne.n	80017f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a1b      	ldr	r3, [r3, #32]
 8001814:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001818:	d108      	bne.n	800182c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800181a:	4b24      	ldr	r3, [pc, #144]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	4921      	ldr	r1, [pc, #132]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001828:	4313      	orrs	r3, r2
 800182a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800182c:	4b1f      	ldr	r3, [pc, #124]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6a19      	ldr	r1, [r3, #32]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183c:	430b      	orrs	r3, r1
 800183e:	491b      	ldr	r1, [pc, #108]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001840:	4313      	orrs	r3, r2
 8001842:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001844:	4b1b      	ldr	r3, [pc, #108]	; (80018b4 <HAL_RCC_OscConfig+0x4cc>)
 8001846:	2201      	movs	r2, #1
 8001848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800184a:	f7ff fb2f 	bl	8000eac <HAL_GetTick>
 800184e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001850:	e008      	b.n	8001864 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001852:	f7ff fb2b 	bl	8000eac <HAL_GetTick>
 8001856:	4602      	mov	r2, r0
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	2b02      	cmp	r3, #2
 800185e:	d901      	bls.n	8001864 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001860:	2303      	movs	r3, #3
 8001862:	e03d      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001864:	4b11      	ldr	r3, [pc, #68]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d0f0      	beq.n	8001852 <HAL_RCC_OscConfig+0x46a>
 8001870:	e035      	b.n	80018de <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001872:	4b10      	ldr	r3, [pc, #64]	; (80018b4 <HAL_RCC_OscConfig+0x4cc>)
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001878:	f7ff fb18 	bl	8000eac <HAL_GetTick>
 800187c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800187e:	e008      	b.n	8001892 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001880:	f7ff fb14 	bl	8000eac <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b02      	cmp	r3, #2
 800188c:	d901      	bls.n	8001892 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e026      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001892:	4b06      	ldr	r3, [pc, #24]	; (80018ac <HAL_RCC_OscConfig+0x4c4>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d1f0      	bne.n	8001880 <HAL_RCC_OscConfig+0x498>
 800189e:	e01e      	b.n	80018de <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	69db      	ldr	r3, [r3, #28]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d107      	bne.n	80018b8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e019      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>
 80018ac:	40021000 	.word	0x40021000
 80018b0:	40007000 	.word	0x40007000
 80018b4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80018b8:	4b0b      	ldr	r3, [pc, #44]	; (80018e8 <HAL_RCC_OscConfig+0x500>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6a1b      	ldr	r3, [r3, #32]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d106      	bne.n	80018da <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018d6:	429a      	cmp	r2, r3
 80018d8:	d001      	beq.n	80018de <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e000      	b.n	80018e0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80018de:	2300      	movs	r3, #0
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3718      	adds	r7, #24
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	40021000 	.word	0x40021000

080018ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d101      	bne.n	8001900 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	e0d0      	b.n	8001aa2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001900:	4b6a      	ldr	r3, [pc, #424]	; (8001aac <HAL_RCC_ClockConfig+0x1c0>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0307 	and.w	r3, r3, #7
 8001908:	683a      	ldr	r2, [r7, #0]
 800190a:	429a      	cmp	r2, r3
 800190c:	d910      	bls.n	8001930 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800190e:	4b67      	ldr	r3, [pc, #412]	; (8001aac <HAL_RCC_ClockConfig+0x1c0>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f023 0207 	bic.w	r2, r3, #7
 8001916:	4965      	ldr	r1, [pc, #404]	; (8001aac <HAL_RCC_ClockConfig+0x1c0>)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	4313      	orrs	r3, r2
 800191c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800191e:	4b63      	ldr	r3, [pc, #396]	; (8001aac <HAL_RCC_ClockConfig+0x1c0>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 0307 	and.w	r3, r3, #7
 8001926:	683a      	ldr	r2, [r7, #0]
 8001928:	429a      	cmp	r2, r3
 800192a:	d001      	beq.n	8001930 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e0b8      	b.n	8001aa2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0302 	and.w	r3, r3, #2
 8001938:	2b00      	cmp	r3, #0
 800193a:	d020      	beq.n	800197e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0304 	and.w	r3, r3, #4
 8001944:	2b00      	cmp	r3, #0
 8001946:	d005      	beq.n	8001954 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001948:	4b59      	ldr	r3, [pc, #356]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	4a58      	ldr	r2, [pc, #352]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800194e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001952:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0308 	and.w	r3, r3, #8
 800195c:	2b00      	cmp	r3, #0
 800195e:	d005      	beq.n	800196c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001960:	4b53      	ldr	r3, [pc, #332]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	4a52      	ldr	r2, [pc, #328]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8001966:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800196a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800196c:	4b50      	ldr	r3, [pc, #320]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	494d      	ldr	r1, [pc, #308]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800197a:	4313      	orrs	r3, r2
 800197c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	2b00      	cmp	r3, #0
 8001988:	d040      	beq.n	8001a0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	2b01      	cmp	r3, #1
 8001990:	d107      	bne.n	80019a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001992:	4b47      	ldr	r3, [pc, #284]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800199a:	2b00      	cmp	r3, #0
 800199c:	d115      	bne.n	80019ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e07f      	b.n	8001aa2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	2b02      	cmp	r3, #2
 80019a8:	d107      	bne.n	80019ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019aa:	4b41      	ldr	r3, [pc, #260]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d109      	bne.n	80019ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e073      	b.n	8001aa2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ba:	4b3d      	ldr	r3, [pc, #244]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0302 	and.w	r3, r3, #2
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d101      	bne.n	80019ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e06b      	b.n	8001aa2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019ca:	4b39      	ldr	r3, [pc, #228]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f023 0203 	bic.w	r2, r3, #3
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	4936      	ldr	r1, [pc, #216]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80019d8:	4313      	orrs	r3, r2
 80019da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019dc:	f7ff fa66 	bl	8000eac <HAL_GetTick>
 80019e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019e2:	e00a      	b.n	80019fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019e4:	f7ff fa62 	bl	8000eac <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e053      	b.n	8001aa2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019fa:	4b2d      	ldr	r3, [pc, #180]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f003 020c 	and.w	r2, r3, #12
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d1eb      	bne.n	80019e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a0c:	4b27      	ldr	r3, [pc, #156]	; (8001aac <HAL_RCC_ClockConfig+0x1c0>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0307 	and.w	r3, r3, #7
 8001a14:	683a      	ldr	r2, [r7, #0]
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d210      	bcs.n	8001a3c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a1a:	4b24      	ldr	r3, [pc, #144]	; (8001aac <HAL_RCC_ClockConfig+0x1c0>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f023 0207 	bic.w	r2, r3, #7
 8001a22:	4922      	ldr	r1, [pc, #136]	; (8001aac <HAL_RCC_ClockConfig+0x1c0>)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	4313      	orrs	r3, r2
 8001a28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a2a:	4b20      	ldr	r3, [pc, #128]	; (8001aac <HAL_RCC_ClockConfig+0x1c0>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 0307 	and.w	r3, r3, #7
 8001a32:	683a      	ldr	r2, [r7, #0]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d001      	beq.n	8001a3c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e032      	b.n	8001aa2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0304 	and.w	r3, r3, #4
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d008      	beq.n	8001a5a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a48:	4b19      	ldr	r3, [pc, #100]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	4916      	ldr	r1, [pc, #88]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a56:	4313      	orrs	r3, r2
 8001a58:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0308 	and.w	r3, r3, #8
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d009      	beq.n	8001a7a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a66:	4b12      	ldr	r3, [pc, #72]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	691b      	ldr	r3, [r3, #16]
 8001a72:	00db      	lsls	r3, r3, #3
 8001a74:	490e      	ldr	r1, [pc, #56]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a76:	4313      	orrs	r3, r2
 8001a78:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a7a:	f000 f821 	bl	8001ac0 <HAL_RCC_GetSysClockFreq>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	091b      	lsrs	r3, r3, #4
 8001a86:	f003 030f 	and.w	r3, r3, #15
 8001a8a:	490a      	ldr	r1, [pc, #40]	; (8001ab4 <HAL_RCC_ClockConfig+0x1c8>)
 8001a8c:	5ccb      	ldrb	r3, [r1, r3]
 8001a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a92:	4a09      	ldr	r2, [pc, #36]	; (8001ab8 <HAL_RCC_ClockConfig+0x1cc>)
 8001a94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001a96:	4b09      	ldr	r3, [pc, #36]	; (8001abc <HAL_RCC_ClockConfig+0x1d0>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7fe ff3c 	bl	8000918 <HAL_InitTick>

  return HAL_OK;
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	40022000 	.word	0x40022000
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	080042c8 	.word	0x080042c8
 8001ab8:	20000008 	.word	0x20000008
 8001abc:	2000000c 	.word	0x2000000c

08001ac0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b087      	sub	sp, #28
 8001ac4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	2300      	movs	r3, #0
 8001acc:	60bb      	str	r3, [r7, #8]
 8001ace:	2300      	movs	r3, #0
 8001ad0:	617b      	str	r3, [r7, #20]
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ada:	4b1e      	ldr	r3, [pc, #120]	; (8001b54 <HAL_RCC_GetSysClockFreq+0x94>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f003 030c 	and.w	r3, r3, #12
 8001ae6:	2b04      	cmp	r3, #4
 8001ae8:	d002      	beq.n	8001af0 <HAL_RCC_GetSysClockFreq+0x30>
 8001aea:	2b08      	cmp	r3, #8
 8001aec:	d003      	beq.n	8001af6 <HAL_RCC_GetSysClockFreq+0x36>
 8001aee:	e027      	b.n	8001b40 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001af0:	4b19      	ldr	r3, [pc, #100]	; (8001b58 <HAL_RCC_GetSysClockFreq+0x98>)
 8001af2:	613b      	str	r3, [r7, #16]
      break;
 8001af4:	e027      	b.n	8001b46 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	0c9b      	lsrs	r3, r3, #18
 8001afa:	f003 030f 	and.w	r3, r3, #15
 8001afe:	4a17      	ldr	r2, [pc, #92]	; (8001b5c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b00:	5cd3      	ldrb	r3, [r2, r3]
 8001b02:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d010      	beq.n	8001b30 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b0e:	4b11      	ldr	r3, [pc, #68]	; (8001b54 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	0c5b      	lsrs	r3, r3, #17
 8001b14:	f003 0301 	and.w	r3, r3, #1
 8001b18:	4a11      	ldr	r2, [pc, #68]	; (8001b60 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001b1a:	5cd3      	ldrb	r3, [r2, r3]
 8001b1c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4a0d      	ldr	r2, [pc, #52]	; (8001b58 <HAL_RCC_GetSysClockFreq+0x98>)
 8001b22:	fb03 f202 	mul.w	r2, r3, r2
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b2c:	617b      	str	r3, [r7, #20]
 8001b2e:	e004      	b.n	8001b3a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	4a0c      	ldr	r2, [pc, #48]	; (8001b64 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001b34:	fb02 f303 	mul.w	r3, r2, r3
 8001b38:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	613b      	str	r3, [r7, #16]
      break;
 8001b3e:	e002      	b.n	8001b46 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001b40:	4b05      	ldr	r3, [pc, #20]	; (8001b58 <HAL_RCC_GetSysClockFreq+0x98>)
 8001b42:	613b      	str	r3, [r7, #16]
      break;
 8001b44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b46:	693b      	ldr	r3, [r7, #16]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	371c      	adds	r7, #28
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bc80      	pop	{r7}
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	40021000 	.word	0x40021000
 8001b58:	007a1200 	.word	0x007a1200
 8001b5c:	080042e0 	.word	0x080042e0
 8001b60:	080042f0 	.word	0x080042f0
 8001b64:	003d0900 	.word	0x003d0900

08001b68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b6c:	4b02      	ldr	r3, [pc, #8]	; (8001b78 <HAL_RCC_GetHCLKFreq+0x10>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr
 8001b78:	20000008 	.word	0x20000008

08001b7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b80:	f7ff fff2 	bl	8001b68 <HAL_RCC_GetHCLKFreq>
 8001b84:	4602      	mov	r2, r0
 8001b86:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	0a1b      	lsrs	r3, r3, #8
 8001b8c:	f003 0307 	and.w	r3, r3, #7
 8001b90:	4903      	ldr	r1, [pc, #12]	; (8001ba0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b92:	5ccb      	ldrb	r3, [r1, r3]
 8001b94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	080042d8 	.word	0x080042d8

08001ba4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	220f      	movs	r2, #15
 8001bb2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001bb4:	4b11      	ldr	r3, [pc, #68]	; (8001bfc <HAL_RCC_GetClockConfig+0x58>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f003 0203 	and.w	r2, r3, #3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001bc0:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <HAL_RCC_GetClockConfig+0x58>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001bcc:	4b0b      	ldr	r3, [pc, #44]	; (8001bfc <HAL_RCC_GetClockConfig+0x58>)
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001bd8:	4b08      	ldr	r3, [pc, #32]	; (8001bfc <HAL_RCC_GetClockConfig+0x58>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	08db      	lsrs	r3, r3, #3
 8001bde:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001be6:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <HAL_RCC_GetClockConfig+0x5c>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 0207 	and.w	r2, r3, #7
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	40022000 	.word	0x40022000

08001c04 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001c0c:	4b0a      	ldr	r3, [pc, #40]	; (8001c38 <RCC_Delay+0x34>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a0a      	ldr	r2, [pc, #40]	; (8001c3c <RCC_Delay+0x38>)
 8001c12:	fba2 2303 	umull	r2, r3, r2, r3
 8001c16:	0a5b      	lsrs	r3, r3, #9
 8001c18:	687a      	ldr	r2, [r7, #4]
 8001c1a:	fb02 f303 	mul.w	r3, r2, r3
 8001c1e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001c20:	bf00      	nop
  }
  while (Delay --);
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	1e5a      	subs	r2, r3, #1
 8001c26:	60fa      	str	r2, [r7, #12]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d1f9      	bne.n	8001c20 <RCC_Delay+0x1c>
}
 8001c2c:	bf00      	nop
 8001c2e:	bf00      	nop
 8001c30:	3714      	adds	r7, #20
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bc80      	pop	{r7}
 8001c36:	4770      	bx	lr
 8001c38:	20000008 	.word	0x20000008
 8001c3c:	10624dd3 	.word	0x10624dd3

08001c40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e041      	b.n	8001cd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d106      	bne.n	8001c6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2200      	movs	r2, #0
 8001c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f7ff f848 	bl	8000cfc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2202      	movs	r2, #2
 8001c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	3304      	adds	r3, #4
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4610      	mov	r0, r2
 8001c80:	f000 fcba 	bl	80025f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2201      	movs	r2, #1
 8001c88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2201      	movs	r2, #1
 8001c90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2201      	movs	r2, #1
 8001c98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2201      	movs	r2, #1
 8001cb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2201      	movs	r2, #1
 8001cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001cd4:	2300      	movs	r3, #0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}

08001cde <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	b083      	sub	sp, #12
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	6a1a      	ldr	r2, [r3, #32]
 8001cec:	f241 1311 	movw	r3, #4369	; 0x1111
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d10f      	bne.n	8001d16 <HAL_TIM_Base_Stop+0x38>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	6a1a      	ldr	r2, [r3, #32]
 8001cfc:	f240 4344 	movw	r3, #1092	; 0x444
 8001d00:	4013      	ands	r3, r2
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d107      	bne.n	8001d16 <HAL_TIM_Base_Stop+0x38>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f022 0201 	bic.w	r2, r2, #1
 8001d14:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2201      	movs	r2, #1
 8001d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8001d1e:	2300      	movs	r3, #0
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc80      	pop	{r7}
 8001d28:	4770      	bx	lr
	...

08001d2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d001      	beq.n	8001d44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e03a      	b.n	8001dba <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2202      	movs	r2, #2
 8001d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	68da      	ldr	r2, [r3, #12]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f042 0201 	orr.w	r2, r2, #1
 8001d5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a18      	ldr	r2, [pc, #96]	; (8001dc4 <HAL_TIM_Base_Start_IT+0x98>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d00e      	beq.n	8001d84 <HAL_TIM_Base_Start_IT+0x58>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d6e:	d009      	beq.n	8001d84 <HAL_TIM_Base_Start_IT+0x58>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a14      	ldr	r2, [pc, #80]	; (8001dc8 <HAL_TIM_Base_Start_IT+0x9c>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d004      	beq.n	8001d84 <HAL_TIM_Base_Start_IT+0x58>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a13      	ldr	r2, [pc, #76]	; (8001dcc <HAL_TIM_Base_Start_IT+0xa0>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d111      	bne.n	8001da8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f003 0307 	and.w	r3, r3, #7
 8001d8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2b06      	cmp	r3, #6
 8001d94:	d010      	beq.n	8001db8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f042 0201 	orr.w	r2, r2, #1
 8001da4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001da6:	e007      	b.n	8001db8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f042 0201 	orr.w	r2, r2, #1
 8001db6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr
 8001dc4:	40012c00 	.word	0x40012c00
 8001dc8:	40000400 	.word	0x40000400
 8001dcc:	40000800 	.word	0x40000800

08001dd0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d101      	bne.n	8001de2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e041      	b.n	8001e66 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d106      	bne.n	8001dfc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2200      	movs	r2, #0
 8001df2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f000 f839 	bl	8001e6e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2202      	movs	r2, #2
 8001e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3304      	adds	r3, #4
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4610      	mov	r0, r2
 8001e10:	f000 fbf2 	bl	80025f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2201      	movs	r2, #1
 8001e18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2201      	movs	r2, #1
 8001e20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2201      	movs	r2, #1
 8001e28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2201      	movs	r2, #1
 8001e30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2201      	movs	r2, #1
 8001e38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2201      	movs	r2, #1
 8001e40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2201      	movs	r2, #1
 8001e48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2201      	movs	r2, #1
 8001e50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2201      	movs	r2, #1
 8001e58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3708      	adds	r7, #8
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	b083      	sub	sp, #12
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001e76:	bf00      	nop
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr

08001e80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d109      	bne.n	8001ea4 <HAL_TIM_PWM_Start+0x24>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	bf14      	ite	ne
 8001e9c:	2301      	movne	r3, #1
 8001e9e:	2300      	moveq	r3, #0
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	e022      	b.n	8001eea <HAL_TIM_PWM_Start+0x6a>
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	2b04      	cmp	r3, #4
 8001ea8:	d109      	bne.n	8001ebe <HAL_TIM_PWM_Start+0x3e>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	bf14      	ite	ne
 8001eb6:	2301      	movne	r3, #1
 8001eb8:	2300      	moveq	r3, #0
 8001eba:	b2db      	uxtb	r3, r3
 8001ebc:	e015      	b.n	8001eea <HAL_TIM_PWM_Start+0x6a>
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	2b08      	cmp	r3, #8
 8001ec2:	d109      	bne.n	8001ed8 <HAL_TIM_PWM_Start+0x58>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	bf14      	ite	ne
 8001ed0:	2301      	movne	r3, #1
 8001ed2:	2300      	moveq	r3, #0
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	e008      	b.n	8001eea <HAL_TIM_PWM_Start+0x6a>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	bf14      	ite	ne
 8001ee4:	2301      	movne	r3, #1
 8001ee6:	2300      	moveq	r3, #0
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e05e      	b.n	8001fb0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d104      	bne.n	8001f02 <HAL_TIM_PWM_Start+0x82>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2202      	movs	r2, #2
 8001efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f00:	e013      	b.n	8001f2a <HAL_TIM_PWM_Start+0xaa>
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	2b04      	cmp	r3, #4
 8001f06:	d104      	bne.n	8001f12 <HAL_TIM_PWM_Start+0x92>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2202      	movs	r2, #2
 8001f0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f10:	e00b      	b.n	8001f2a <HAL_TIM_PWM_Start+0xaa>
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	2b08      	cmp	r3, #8
 8001f16:	d104      	bne.n	8001f22 <HAL_TIM_PWM_Start+0xa2>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2202      	movs	r2, #2
 8001f1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f20:	e003      	b.n	8001f2a <HAL_TIM_PWM_Start+0xaa>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2202      	movs	r2, #2
 8001f26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	6839      	ldr	r1, [r7, #0]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f000 fde0 	bl	8002af8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a1e      	ldr	r2, [pc, #120]	; (8001fb8 <HAL_TIM_PWM_Start+0x138>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d107      	bne.n	8001f52 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f50:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a18      	ldr	r2, [pc, #96]	; (8001fb8 <HAL_TIM_PWM_Start+0x138>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d00e      	beq.n	8001f7a <HAL_TIM_PWM_Start+0xfa>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f64:	d009      	beq.n	8001f7a <HAL_TIM_PWM_Start+0xfa>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a14      	ldr	r2, [pc, #80]	; (8001fbc <HAL_TIM_PWM_Start+0x13c>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d004      	beq.n	8001f7a <HAL_TIM_PWM_Start+0xfa>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a12      	ldr	r2, [pc, #72]	; (8001fc0 <HAL_TIM_PWM_Start+0x140>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d111      	bne.n	8001f9e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	f003 0307 	and.w	r3, r3, #7
 8001f84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2b06      	cmp	r3, #6
 8001f8a:	d010      	beq.n	8001fae <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f042 0201 	orr.w	r2, r2, #1
 8001f9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f9c:	e007      	b.n	8001fae <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f042 0201 	orr.w	r2, r2, #1
 8001fac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fae:	2300      	movs	r3, #0
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3710      	adds	r7, #16
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40012c00 	.word	0x40012c00
 8001fbc:	40000400 	.word	0x40000400
 8001fc0:	40000800 	.word	0x40000800

08001fc4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	6839      	ldr	r1, [r7, #0]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f000 fd8e 	bl	8002af8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a29      	ldr	r2, [pc, #164]	; (8002088 <HAL_TIM_PWM_Stop+0xc4>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d117      	bne.n	8002016 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	6a1a      	ldr	r2, [r3, #32]
 8001fec:	f241 1311 	movw	r3, #4369	; 0x1111
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d10f      	bne.n	8002016 <HAL_TIM_PWM_Stop+0x52>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	6a1a      	ldr	r2, [r3, #32]
 8001ffc:	f240 4344 	movw	r3, #1092	; 0x444
 8002000:	4013      	ands	r3, r2
 8002002:	2b00      	cmp	r3, #0
 8002004:	d107      	bne.n	8002016 <HAL_TIM_PWM_Stop+0x52>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002014:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6a1a      	ldr	r2, [r3, #32]
 800201c:	f241 1311 	movw	r3, #4369	; 0x1111
 8002020:	4013      	ands	r3, r2
 8002022:	2b00      	cmp	r3, #0
 8002024:	d10f      	bne.n	8002046 <HAL_TIM_PWM_Stop+0x82>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	6a1a      	ldr	r2, [r3, #32]
 800202c:	f240 4344 	movw	r3, #1092	; 0x444
 8002030:	4013      	ands	r3, r2
 8002032:	2b00      	cmp	r3, #0
 8002034:	d107      	bne.n	8002046 <HAL_TIM_PWM_Stop+0x82>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f022 0201 	bic.w	r2, r2, #1
 8002044:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d104      	bne.n	8002056 <HAL_TIM_PWM_Stop+0x92>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002054:	e013      	b.n	800207e <HAL_TIM_PWM_Stop+0xba>
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	2b04      	cmp	r3, #4
 800205a:	d104      	bne.n	8002066 <HAL_TIM_PWM_Stop+0xa2>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2201      	movs	r2, #1
 8002060:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002064:	e00b      	b.n	800207e <HAL_TIM_PWM_Stop+0xba>
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	2b08      	cmp	r3, #8
 800206a:	d104      	bne.n	8002076 <HAL_TIM_PWM_Stop+0xb2>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2201      	movs	r2, #1
 8002070:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002074:	e003      	b.n	800207e <HAL_TIM_PWM_Stop+0xba>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2201      	movs	r2, #1
 800207a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800207e:	2300      	movs	r3, #0
}
 8002080:	4618      	mov	r0, r3
 8002082:	3708      	adds	r7, #8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40012c00 	.word	0x40012c00

0800208c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	691b      	ldr	r3, [r3, #16]
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d122      	bne.n	80020e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	f003 0302 	and.w	r3, r3, #2
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d11b      	bne.n	80020e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f06f 0202 	mvn.w	r2, #2
 80020b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2201      	movs	r2, #1
 80020be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	699b      	ldr	r3, [r3, #24]
 80020c6:	f003 0303 	and.w	r3, r3, #3
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d003      	beq.n	80020d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f000 fa76 	bl	80025c0 <HAL_TIM_IC_CaptureCallback>
 80020d4:	e005      	b.n	80020e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f000 fa69 	bl	80025ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f000 fa78 	bl	80025d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2200      	movs	r2, #0
 80020e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	f003 0304 	and.w	r3, r3, #4
 80020f2:	2b04      	cmp	r3, #4
 80020f4:	d122      	bne.n	800213c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	f003 0304 	and.w	r3, r3, #4
 8002100:	2b04      	cmp	r3, #4
 8002102:	d11b      	bne.n	800213c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f06f 0204 	mvn.w	r2, #4
 800210c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2202      	movs	r2, #2
 8002112:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800211e:	2b00      	cmp	r3, #0
 8002120:	d003      	beq.n	800212a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f000 fa4c 	bl	80025c0 <HAL_TIM_IC_CaptureCallback>
 8002128:	e005      	b.n	8002136 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f000 fa3f 	bl	80025ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f000 fa4e 	bl	80025d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	f003 0308 	and.w	r3, r3, #8
 8002146:	2b08      	cmp	r3, #8
 8002148:	d122      	bne.n	8002190 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	f003 0308 	and.w	r3, r3, #8
 8002154:	2b08      	cmp	r3, #8
 8002156:	d11b      	bne.n	8002190 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f06f 0208 	mvn.w	r2, #8
 8002160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2204      	movs	r2, #4
 8002166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	69db      	ldr	r3, [r3, #28]
 800216e:	f003 0303 	and.w	r3, r3, #3
 8002172:	2b00      	cmp	r3, #0
 8002174:	d003      	beq.n	800217e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f000 fa22 	bl	80025c0 <HAL_TIM_IC_CaptureCallback>
 800217c:	e005      	b.n	800218a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f000 fa15 	bl	80025ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f000 fa24 	bl	80025d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	f003 0310 	and.w	r3, r3, #16
 800219a:	2b10      	cmp	r3, #16
 800219c:	d122      	bne.n	80021e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	f003 0310 	and.w	r3, r3, #16
 80021a8:	2b10      	cmp	r3, #16
 80021aa:	d11b      	bne.n	80021e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f06f 0210 	mvn.w	r2, #16
 80021b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2208      	movs	r2, #8
 80021ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	69db      	ldr	r3, [r3, #28]
 80021c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d003      	beq.n	80021d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f000 f9f8 	bl	80025c0 <HAL_TIM_IC_CaptureCallback>
 80021d0:	e005      	b.n	80021de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f000 f9eb 	bl	80025ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f000 f9fa 	bl	80025d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2200      	movs	r2, #0
 80021e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	691b      	ldr	r3, [r3, #16]
 80021ea:	f003 0301 	and.w	r3, r3, #1
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d10e      	bne.n	8002210 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	f003 0301 	and.w	r3, r3, #1
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d107      	bne.n	8002210 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f06f 0201 	mvn.w	r2, #1
 8002208:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f7fe faf6 	bl	80007fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	691b      	ldr	r3, [r3, #16]
 8002216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800221a:	2b80      	cmp	r3, #128	; 0x80
 800221c:	d10e      	bne.n	800223c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002228:	2b80      	cmp	r3, #128	; 0x80
 800222a:	d107      	bne.n	800223c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f000 fd3a 	bl	8002cb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002246:	2b40      	cmp	r3, #64	; 0x40
 8002248:	d10e      	bne.n	8002268 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002254:	2b40      	cmp	r3, #64	; 0x40
 8002256:	d107      	bne.n	8002268 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002260:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 f9be 	bl	80025e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	691b      	ldr	r3, [r3, #16]
 800226e:	f003 0320 	and.w	r3, r3, #32
 8002272:	2b20      	cmp	r3, #32
 8002274:	d10e      	bne.n	8002294 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	f003 0320 	and.w	r3, r3, #32
 8002280:	2b20      	cmp	r3, #32
 8002282:	d107      	bne.n	8002294 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f06f 0220 	mvn.w	r2, #32
 800228c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f000 fd05 	bl	8002c9e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60f8      	str	r0, [r7, #12]
 80022a4:	60b9      	str	r1, [r7, #8]
 80022a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022a8:	2300      	movs	r3, #0
 80022aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d101      	bne.n	80022ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80022b6:	2302      	movs	r3, #2
 80022b8:	e0ae      	b.n	8002418 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2201      	movs	r2, #1
 80022be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2b0c      	cmp	r3, #12
 80022c6:	f200 809f 	bhi.w	8002408 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80022ca:	a201      	add	r2, pc, #4	; (adr r2, 80022d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80022cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022d0:	08002305 	.word	0x08002305
 80022d4:	08002409 	.word	0x08002409
 80022d8:	08002409 	.word	0x08002409
 80022dc:	08002409 	.word	0x08002409
 80022e0:	08002345 	.word	0x08002345
 80022e4:	08002409 	.word	0x08002409
 80022e8:	08002409 	.word	0x08002409
 80022ec:	08002409 	.word	0x08002409
 80022f0:	08002387 	.word	0x08002387
 80022f4:	08002409 	.word	0x08002409
 80022f8:	08002409 	.word	0x08002409
 80022fc:	08002409 	.word	0x08002409
 8002300:	080023c7 	.word	0x080023c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	68b9      	ldr	r1, [r7, #8]
 800230a:	4618      	mov	r0, r3
 800230c:	f000 f9d6 	bl	80026bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	699a      	ldr	r2, [r3, #24]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f042 0208 	orr.w	r2, r2, #8
 800231e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	699a      	ldr	r2, [r3, #24]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f022 0204 	bic.w	r2, r2, #4
 800232e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6999      	ldr	r1, [r3, #24]
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	691a      	ldr	r2, [r3, #16]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	430a      	orrs	r2, r1
 8002340:	619a      	str	r2, [r3, #24]
      break;
 8002342:	e064      	b.n	800240e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	68b9      	ldr	r1, [r7, #8]
 800234a:	4618      	mov	r0, r3
 800234c:	f000 fa1c 	bl	8002788 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	699a      	ldr	r2, [r3, #24]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800235e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	699a      	ldr	r2, [r3, #24]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800236e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	6999      	ldr	r1, [r3, #24]
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	021a      	lsls	r2, r3, #8
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	430a      	orrs	r2, r1
 8002382:	619a      	str	r2, [r3, #24]
      break;
 8002384:	e043      	b.n	800240e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68b9      	ldr	r1, [r7, #8]
 800238c:	4618      	mov	r0, r3
 800238e:	f000 fa65 	bl	800285c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	69da      	ldr	r2, [r3, #28]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f042 0208 	orr.w	r2, r2, #8
 80023a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	69da      	ldr	r2, [r3, #28]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f022 0204 	bic.w	r2, r2, #4
 80023b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	69d9      	ldr	r1, [r3, #28]
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	691a      	ldr	r2, [r3, #16]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	430a      	orrs	r2, r1
 80023c2:	61da      	str	r2, [r3, #28]
      break;
 80023c4:	e023      	b.n	800240e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	68b9      	ldr	r1, [r7, #8]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f000 faaf 	bl	8002930 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	69da      	ldr	r2, [r3, #28]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	69da      	ldr	r2, [r3, #28]
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	69d9      	ldr	r1, [r3, #28]
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	691b      	ldr	r3, [r3, #16]
 80023fc:	021a      	lsls	r2, r3, #8
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	430a      	orrs	r2, r1
 8002404:	61da      	str	r2, [r3, #28]
      break;
 8002406:	e002      	b.n	800240e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	75fb      	strb	r3, [r7, #23]
      break;
 800240c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002416:	7dfb      	ldrb	r3, [r7, #23]
}
 8002418:	4618      	mov	r0, r3
 800241a:	3718      	adds	r7, #24
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800242a:	2300      	movs	r3, #0
 800242c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002434:	2b01      	cmp	r3, #1
 8002436:	d101      	bne.n	800243c <HAL_TIM_ConfigClockSource+0x1c>
 8002438:	2302      	movs	r3, #2
 800243a:	e0b4      	b.n	80025a6 <HAL_TIM_ConfigClockSource+0x186>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2201      	movs	r2, #1
 8002440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2202      	movs	r2, #2
 8002448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800245a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002462:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	68ba      	ldr	r2, [r7, #8]
 800246a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002474:	d03e      	beq.n	80024f4 <HAL_TIM_ConfigClockSource+0xd4>
 8002476:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800247a:	f200 8087 	bhi.w	800258c <HAL_TIM_ConfigClockSource+0x16c>
 800247e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002482:	f000 8086 	beq.w	8002592 <HAL_TIM_ConfigClockSource+0x172>
 8002486:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800248a:	d87f      	bhi.n	800258c <HAL_TIM_ConfigClockSource+0x16c>
 800248c:	2b70      	cmp	r3, #112	; 0x70
 800248e:	d01a      	beq.n	80024c6 <HAL_TIM_ConfigClockSource+0xa6>
 8002490:	2b70      	cmp	r3, #112	; 0x70
 8002492:	d87b      	bhi.n	800258c <HAL_TIM_ConfigClockSource+0x16c>
 8002494:	2b60      	cmp	r3, #96	; 0x60
 8002496:	d050      	beq.n	800253a <HAL_TIM_ConfigClockSource+0x11a>
 8002498:	2b60      	cmp	r3, #96	; 0x60
 800249a:	d877      	bhi.n	800258c <HAL_TIM_ConfigClockSource+0x16c>
 800249c:	2b50      	cmp	r3, #80	; 0x50
 800249e:	d03c      	beq.n	800251a <HAL_TIM_ConfigClockSource+0xfa>
 80024a0:	2b50      	cmp	r3, #80	; 0x50
 80024a2:	d873      	bhi.n	800258c <HAL_TIM_ConfigClockSource+0x16c>
 80024a4:	2b40      	cmp	r3, #64	; 0x40
 80024a6:	d058      	beq.n	800255a <HAL_TIM_ConfigClockSource+0x13a>
 80024a8:	2b40      	cmp	r3, #64	; 0x40
 80024aa:	d86f      	bhi.n	800258c <HAL_TIM_ConfigClockSource+0x16c>
 80024ac:	2b30      	cmp	r3, #48	; 0x30
 80024ae:	d064      	beq.n	800257a <HAL_TIM_ConfigClockSource+0x15a>
 80024b0:	2b30      	cmp	r3, #48	; 0x30
 80024b2:	d86b      	bhi.n	800258c <HAL_TIM_ConfigClockSource+0x16c>
 80024b4:	2b20      	cmp	r3, #32
 80024b6:	d060      	beq.n	800257a <HAL_TIM_ConfigClockSource+0x15a>
 80024b8:	2b20      	cmp	r3, #32
 80024ba:	d867      	bhi.n	800258c <HAL_TIM_ConfigClockSource+0x16c>
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d05c      	beq.n	800257a <HAL_TIM_ConfigClockSource+0x15a>
 80024c0:	2b10      	cmp	r3, #16
 80024c2:	d05a      	beq.n	800257a <HAL_TIM_ConfigClockSource+0x15a>
 80024c4:	e062      	b.n	800258c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80024d6:	f000 faf0 	bl	8002aba <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80024e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	68ba      	ldr	r2, [r7, #8]
 80024f0:	609a      	str	r2, [r3, #8]
      break;
 80024f2:	e04f      	b.n	8002594 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002504:	f000 fad9 	bl	8002aba <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	689a      	ldr	r2, [r3, #8]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002516:	609a      	str	r2, [r3, #8]
      break;
 8002518:	e03c      	b.n	8002594 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002526:	461a      	mov	r2, r3
 8002528:	f000 fa50 	bl	80029cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2150      	movs	r1, #80	; 0x50
 8002532:	4618      	mov	r0, r3
 8002534:	f000 faa7 	bl	8002a86 <TIM_ITRx_SetConfig>
      break;
 8002538:	e02c      	b.n	8002594 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002546:	461a      	mov	r2, r3
 8002548:	f000 fa6e 	bl	8002a28 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2160      	movs	r1, #96	; 0x60
 8002552:	4618      	mov	r0, r3
 8002554:	f000 fa97 	bl	8002a86 <TIM_ITRx_SetConfig>
      break;
 8002558:	e01c      	b.n	8002594 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002566:	461a      	mov	r2, r3
 8002568:	f000 fa30 	bl	80029cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2140      	movs	r1, #64	; 0x40
 8002572:	4618      	mov	r0, r3
 8002574:	f000 fa87 	bl	8002a86 <TIM_ITRx_SetConfig>
      break;
 8002578:	e00c      	b.n	8002594 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4619      	mov	r1, r3
 8002584:	4610      	mov	r0, r2
 8002586:	f000 fa7e 	bl	8002a86 <TIM_ITRx_SetConfig>
      break;
 800258a:	e003      	b.n	8002594 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	73fb      	strb	r3, [r7, #15]
      break;
 8002590:	e000      	b.n	8002594 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002592:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2201      	movs	r2, #1
 8002598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3710      	adds	r7, #16
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b083      	sub	sp, #12
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80025b6:	bf00      	nop
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr

080025c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80025c8:	bf00      	nop
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bc80      	pop	{r7}
 80025d0:	4770      	bx	lr

080025d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80025d2:	b480      	push	{r7}
 80025d4:	b083      	sub	sp, #12
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80025da:	bf00      	nop
 80025dc:	370c      	adds	r7, #12
 80025de:	46bd      	mov	sp, r7
 80025e0:	bc80      	pop	{r7}
 80025e2:	4770      	bx	lr

080025e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80025ec:	bf00      	nop
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bc80      	pop	{r7}
 80025f4:	4770      	bx	lr
	...

080025f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	4a29      	ldr	r2, [pc, #164]	; (80026b0 <TIM_Base_SetConfig+0xb8>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d00b      	beq.n	8002628 <TIM_Base_SetConfig+0x30>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002616:	d007      	beq.n	8002628 <TIM_Base_SetConfig+0x30>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	4a26      	ldr	r2, [pc, #152]	; (80026b4 <TIM_Base_SetConfig+0xbc>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d003      	beq.n	8002628 <TIM_Base_SetConfig+0x30>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	4a25      	ldr	r2, [pc, #148]	; (80026b8 <TIM_Base_SetConfig+0xc0>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d108      	bne.n	800263a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800262e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	68fa      	ldr	r2, [r7, #12]
 8002636:	4313      	orrs	r3, r2
 8002638:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a1c      	ldr	r2, [pc, #112]	; (80026b0 <TIM_Base_SetConfig+0xb8>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d00b      	beq.n	800265a <TIM_Base_SetConfig+0x62>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002648:	d007      	beq.n	800265a <TIM_Base_SetConfig+0x62>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a19      	ldr	r2, [pc, #100]	; (80026b4 <TIM_Base_SetConfig+0xbc>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d003      	beq.n	800265a <TIM_Base_SetConfig+0x62>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a18      	ldr	r2, [pc, #96]	; (80026b8 <TIM_Base_SetConfig+0xc0>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d108      	bne.n	800266c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002660:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	68fa      	ldr	r2, [r7, #12]
 8002668:	4313      	orrs	r3, r2
 800266a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	4313      	orrs	r3, r2
 8002678:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	68fa      	ldr	r2, [r7, #12]
 800267e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	689a      	ldr	r2, [r3, #8]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	4a07      	ldr	r2, [pc, #28]	; (80026b0 <TIM_Base_SetConfig+0xb8>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d103      	bne.n	80026a0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	691a      	ldr	r2, [r3, #16]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	615a      	str	r2, [r3, #20]
}
 80026a6:	bf00      	nop
 80026a8:	3714      	adds	r7, #20
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr
 80026b0:	40012c00 	.word	0x40012c00
 80026b4:	40000400 	.word	0x40000400
 80026b8:	40000800 	.word	0x40000800

080026bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80026bc:	b480      	push	{r7}
 80026be:	b087      	sub	sp, #28
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a1b      	ldr	r3, [r3, #32]
 80026ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a1b      	ldr	r3, [r3, #32]
 80026d0:	f023 0201 	bic.w	r2, r3, #1
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	699b      	ldr	r3, [r3, #24]
 80026e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f023 0303 	bic.w	r3, r3, #3
 80026f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	68fa      	ldr	r2, [r7, #12]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	f023 0302 	bic.w	r3, r3, #2
 8002704:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	697a      	ldr	r2, [r7, #20]
 800270c:	4313      	orrs	r3, r2
 800270e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4a1c      	ldr	r2, [pc, #112]	; (8002784 <TIM_OC1_SetConfig+0xc8>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d10c      	bne.n	8002732 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	f023 0308 	bic.w	r3, r3, #8
 800271e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	697a      	ldr	r2, [r7, #20]
 8002726:	4313      	orrs	r3, r2
 8002728:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	f023 0304 	bic.w	r3, r3, #4
 8002730:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a13      	ldr	r2, [pc, #76]	; (8002784 <TIM_OC1_SetConfig+0xc8>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d111      	bne.n	800275e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002740:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002748:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	695b      	ldr	r3, [r3, #20]
 800274e:	693a      	ldr	r2, [r7, #16]
 8002750:	4313      	orrs	r3, r2
 8002752:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	693a      	ldr	r2, [r7, #16]
 800275a:	4313      	orrs	r3, r2
 800275c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	693a      	ldr	r2, [r7, #16]
 8002762:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	68fa      	ldr	r2, [r7, #12]
 8002768:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	697a      	ldr	r2, [r7, #20]
 8002776:	621a      	str	r2, [r3, #32]
}
 8002778:	bf00      	nop
 800277a:	371c      	adds	r7, #28
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	40012c00 	.word	0x40012c00

08002788 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002788:	b480      	push	{r7}
 800278a:	b087      	sub	sp, #28
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a1b      	ldr	r3, [r3, #32]
 8002796:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a1b      	ldr	r3, [r3, #32]
 800279c:	f023 0210 	bic.w	r2, r3, #16
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80027b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	021b      	lsls	r3, r3, #8
 80027c6:	68fa      	ldr	r2, [r7, #12]
 80027c8:	4313      	orrs	r3, r2
 80027ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	f023 0320 	bic.w	r3, r3, #32
 80027d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	011b      	lsls	r3, r3, #4
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	4313      	orrs	r3, r2
 80027de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	4a1d      	ldr	r2, [pc, #116]	; (8002858 <TIM_OC2_SetConfig+0xd0>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d10d      	bne.n	8002804 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	011b      	lsls	r3, r3, #4
 80027f6:	697a      	ldr	r2, [r7, #20]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002802:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	4a14      	ldr	r2, [pc, #80]	; (8002858 <TIM_OC2_SetConfig+0xd0>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d113      	bne.n	8002834 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002812:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800281a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	695b      	ldr	r3, [r3, #20]
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	693a      	ldr	r2, [r7, #16]
 8002824:	4313      	orrs	r3, r2
 8002826:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	699b      	ldr	r3, [r3, #24]
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	693a      	ldr	r2, [r7, #16]
 8002830:	4313      	orrs	r3, r2
 8002832:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685a      	ldr	r2, [r3, #4]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	697a      	ldr	r2, [r7, #20]
 800284c:	621a      	str	r2, [r3, #32]
}
 800284e:	bf00      	nop
 8002850:	371c      	adds	r7, #28
 8002852:	46bd      	mov	sp, r7
 8002854:	bc80      	pop	{r7}
 8002856:	4770      	bx	lr
 8002858:	40012c00 	.word	0x40012c00

0800285c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800285c:	b480      	push	{r7}
 800285e:	b087      	sub	sp, #28
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6a1b      	ldr	r3, [r3, #32]
 800286a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a1b      	ldr	r3, [r3, #32]
 8002870:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	69db      	ldr	r3, [r3, #28]
 8002882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800288a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	f023 0303 	bic.w	r3, r3, #3
 8002892:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	68fa      	ldr	r2, [r7, #12]
 800289a:	4313      	orrs	r3, r2
 800289c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80028a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	021b      	lsls	r3, r3, #8
 80028ac:	697a      	ldr	r2, [r7, #20]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a1d      	ldr	r2, [pc, #116]	; (800292c <TIM_OC3_SetConfig+0xd0>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d10d      	bne.n	80028d6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80028c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	021b      	lsls	r3, r3, #8
 80028c8:	697a      	ldr	r2, [r7, #20]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80028d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a14      	ldr	r2, [pc, #80]	; (800292c <TIM_OC3_SetConfig+0xd0>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d113      	bne.n	8002906 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80028e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80028ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	695b      	ldr	r3, [r3, #20]
 80028f2:	011b      	lsls	r3, r3, #4
 80028f4:	693a      	ldr	r2, [r7, #16]
 80028f6:	4313      	orrs	r3, r2
 80028f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	699b      	ldr	r3, [r3, #24]
 80028fe:	011b      	lsls	r3, r3, #4
 8002900:	693a      	ldr	r2, [r7, #16]
 8002902:	4313      	orrs	r3, r2
 8002904:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	693a      	ldr	r2, [r7, #16]
 800290a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	68fa      	ldr	r2, [r7, #12]
 8002910:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685a      	ldr	r2, [r3, #4]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	697a      	ldr	r2, [r7, #20]
 800291e:	621a      	str	r2, [r3, #32]
}
 8002920:	bf00      	nop
 8002922:	371c      	adds	r7, #28
 8002924:	46bd      	mov	sp, r7
 8002926:	bc80      	pop	{r7}
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	40012c00 	.word	0x40012c00

08002930 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002930:	b480      	push	{r7}
 8002932:	b087      	sub	sp, #28
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a1b      	ldr	r3, [r3, #32]
 800293e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a1b      	ldr	r3, [r3, #32]
 8002944:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	69db      	ldr	r3, [r3, #28]
 8002956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800295e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002966:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	021b      	lsls	r3, r3, #8
 800296e:	68fa      	ldr	r2, [r7, #12]
 8002970:	4313      	orrs	r3, r2
 8002972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800297a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	031b      	lsls	r3, r3, #12
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	4313      	orrs	r3, r2
 8002986:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	4a0f      	ldr	r2, [pc, #60]	; (80029c8 <TIM_OC4_SetConfig+0x98>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d109      	bne.n	80029a4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002996:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	695b      	ldr	r3, [r3, #20]
 800299c:	019b      	lsls	r3, r3, #6
 800299e:	697a      	ldr	r2, [r7, #20]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	697a      	ldr	r2, [r7, #20]
 80029a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	68fa      	ldr	r2, [r7, #12]
 80029ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685a      	ldr	r2, [r3, #4]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	693a      	ldr	r2, [r7, #16]
 80029bc:	621a      	str	r2, [r3, #32]
}
 80029be:	bf00      	nop
 80029c0:	371c      	adds	r7, #28
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bc80      	pop	{r7}
 80029c6:	4770      	bx	lr
 80029c8:	40012c00 	.word	0x40012c00

080029cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b087      	sub	sp, #28
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6a1b      	ldr	r3, [r3, #32]
 80029dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6a1b      	ldr	r3, [r3, #32]
 80029e2:	f023 0201 	bic.w	r2, r3, #1
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	699b      	ldr	r3, [r3, #24]
 80029ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80029f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	011b      	lsls	r3, r3, #4
 80029fc:	693a      	ldr	r2, [r7, #16]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	f023 030a 	bic.w	r3, r3, #10
 8002a08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002a0a:	697a      	ldr	r2, [r7, #20]
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	693a      	ldr	r2, [r7, #16]
 8002a16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	697a      	ldr	r2, [r7, #20]
 8002a1c:	621a      	str	r2, [r3, #32]
}
 8002a1e:	bf00      	nop
 8002a20:	371c      	adds	r7, #28
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bc80      	pop	{r7}
 8002a26:	4770      	bx	lr

08002a28 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b087      	sub	sp, #28
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6a1b      	ldr	r3, [r3, #32]
 8002a38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	6a1b      	ldr	r3, [r3, #32]
 8002a3e:	f023 0210 	bic.w	r2, r3, #16
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	699b      	ldr	r3, [r3, #24]
 8002a4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002a52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	031b      	lsls	r3, r3, #12
 8002a58:	693a      	ldr	r2, [r7, #16]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002a64:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	011b      	lsls	r3, r3, #4
 8002a6a:	697a      	ldr	r2, [r7, #20]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	697a      	ldr	r2, [r7, #20]
 8002a7a:	621a      	str	r2, [r3, #32]
}
 8002a7c:	bf00      	nop
 8002a7e:	371c      	adds	r7, #28
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bc80      	pop	{r7}
 8002a84:	4770      	bx	lr

08002a86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002a86:	b480      	push	{r7}
 8002a88:	b085      	sub	sp, #20
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	6078      	str	r0, [r7, #4]
 8002a8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	f043 0307 	orr.w	r3, r3, #7
 8002aa8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	609a      	str	r2, [r3, #8]
}
 8002ab0:	bf00      	nop
 8002ab2:	3714      	adds	r7, #20
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bc80      	pop	{r7}
 8002ab8:	4770      	bx	lr

08002aba <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b087      	sub	sp, #28
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	60f8      	str	r0, [r7, #12]
 8002ac2:	60b9      	str	r1, [r7, #8]
 8002ac4:	607a      	str	r2, [r7, #4]
 8002ac6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ad4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	021a      	lsls	r2, r3, #8
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	431a      	orrs	r2, r3
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	697a      	ldr	r2, [r7, #20]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	697a      	ldr	r2, [r7, #20]
 8002aec:	609a      	str	r2, [r3, #8]
}
 8002aee:	bf00      	nop
 8002af0:	371c      	adds	r7, #28
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bc80      	pop	{r7}
 8002af6:	4770      	bx	lr

08002af8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b087      	sub	sp, #28
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	f003 031f 	and.w	r3, r3, #31
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6a1a      	ldr	r2, [r3, #32]
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	43db      	mvns	r3, r3
 8002b1a:	401a      	ands	r2, r3
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6a1a      	ldr	r2, [r3, #32]
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	f003 031f 	and.w	r3, r3, #31
 8002b2a:	6879      	ldr	r1, [r7, #4]
 8002b2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b30:	431a      	orrs	r2, r3
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	621a      	str	r2, [r3, #32]
}
 8002b36:	bf00      	nop
 8002b38:	371c      	adds	r7, #28
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr

08002b40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d101      	bne.n	8002b58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002b54:	2302      	movs	r3, #2
 8002b56:	e046      	b.n	8002be6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2202      	movs	r2, #2
 8002b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a16      	ldr	r2, [pc, #88]	; (8002bf0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d00e      	beq.n	8002bba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ba4:	d009      	beq.n	8002bba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a12      	ldr	r2, [pc, #72]	; (8002bf4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d004      	beq.n	8002bba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a10      	ldr	r2, [pc, #64]	; (8002bf8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d10c      	bne.n	8002bd4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002bc0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	68ba      	ldr	r2, [r7, #8]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	68ba      	ldr	r2, [r7, #8]
 8002bd2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002be4:	2300      	movs	r3, #0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3714      	adds	r7, #20
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bc80      	pop	{r7}
 8002bee:	4770      	bx	lr
 8002bf0:	40012c00 	.word	0x40012c00
 8002bf4:	40000400 	.word	0x40000400
 8002bf8:	40000800 	.word	0x40000800

08002bfc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b085      	sub	sp, #20
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002c06:	2300      	movs	r3, #0
 8002c08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d101      	bne.n	8002c18 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002c14:	2302      	movs	r3, #2
 8002c16:	e03d      	b.n	8002c94 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	691b      	ldr	r3, [r3, #16]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	695b      	ldr	r3, [r3, #20]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c92:	2300      	movs	r3, #0
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3714      	adds	r7, #20
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bc80      	pop	{r7}
 8002c9c:	4770      	bx	lr

08002c9e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b083      	sub	sp, #12
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ca6:	bf00      	nop
 8002ca8:	370c      	adds	r7, #12
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bc80      	pop	{r7}
 8002cae:	4770      	bx	lr

08002cb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr

08002cc2 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b085      	sub	sp, #20
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	4603      	mov	r3, r0
 8002cca:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002cd0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cd4:	2b84      	cmp	r3, #132	; 0x84
 8002cd6:	d005      	beq.n	8002ce4 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002cd8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	4413      	add	r3, r2
 8002ce0:	3303      	adds	r3, #3
 8002ce2:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3714      	adds	r7, #20
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr

08002cf0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002cf4:	f000 fae8 	bl	80032c8 <vTaskStartScheduler>
  
  return osOK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002cfe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d00:	b089      	sub	sp, #36	; 0x24
 8002d02:	af04      	add	r7, sp, #16
 8002d04:	6078      	str	r0, [r7, #4]
 8002d06:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	695b      	ldr	r3, [r3, #20]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d020      	beq.n	8002d52 <osThreadCreate+0x54>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	699b      	ldr	r3, [r3, #24]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d01c      	beq.n	8002d52 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685c      	ldr	r4, [r3, #4]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	691e      	ldr	r6, [r3, #16]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7ff ffc9 	bl	8002cc2 <makeFreeRtosPriority>
 8002d30:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002d3a:	9202      	str	r2, [sp, #8]
 8002d3c:	9301      	str	r3, [sp, #4]
 8002d3e:	9100      	str	r1, [sp, #0]
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	4632      	mov	r2, r6
 8002d44:	4629      	mov	r1, r5
 8002d46:	4620      	mov	r0, r4
 8002d48:	f000 f8e8 	bl	8002f1c <xTaskCreateStatic>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	60fb      	str	r3, [r7, #12]
 8002d50:	e01c      	b.n	8002d8c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	685c      	ldr	r4, [r3, #4]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002d5e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7ff ffab 	bl	8002cc2 <makeFreeRtosPriority>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	f107 030c 	add.w	r3, r7, #12
 8002d72:	9301      	str	r3, [sp, #4]
 8002d74:	9200      	str	r2, [sp, #0]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	4632      	mov	r2, r6
 8002d7a:	4629      	mov	r1, r5
 8002d7c:	4620      	mov	r0, r4
 8002d7e:	f000 f929 	bl	8002fd4 <xTaskCreate>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d001      	beq.n	8002d8c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	e000      	b.n	8002d8e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3714      	adds	r7, #20
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d96 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002d96:	b580      	push	{r7, lr}
 8002d98:	b084      	sub	sp, #16
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d001      	beq.n	8002dac <osDelay+0x16>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	e000      	b.n	8002dae <osDelay+0x18>
 8002dac:	2301      	movs	r3, #1
 8002dae:	4618      	mov	r0, r3
 8002db0:	f000 fa56 	bl	8003260 <vTaskDelay>
  
  return osOK;
 8002db4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3710      	adds	r7, #16
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002dbe:	b480      	push	{r7}
 8002dc0:	b083      	sub	sp, #12
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f103 0208 	add.w	r2, r3, #8
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002dd6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f103 0208 	add.w	r2, r3, #8
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f103 0208 	add.w	r2, r3, #8
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002df2:	bf00      	nop
 8002df4:	370c      	adds	r7, #12
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bc80      	pop	{r7}
 8002dfa:	4770      	bx	lr

08002dfc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002e0a:	bf00      	nop
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bc80      	pop	{r7}
 8002e12:	4770      	bx	lr

08002e14 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e14:	b480      	push	{r7}
 8002e16:	b085      	sub	sp, #20
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	689a      	ldr	r2, [r3, #8]
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	683a      	ldr	r2, [r7, #0]
 8002e38:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	683a      	ldr	r2, [r7, #0]
 8002e3e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	1c5a      	adds	r2, r3, #1
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	601a      	str	r2, [r3, #0]
}
 8002e50:	bf00      	nop
 8002e52:	3714      	adds	r7, #20
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bc80      	pop	{r7}
 8002e58:	4770      	bx	lr

08002e5a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e5a:	b480      	push	{r7}
 8002e5c:	b085      	sub	sp, #20
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
 8002e62:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e70:	d103      	bne.n	8002e7a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	691b      	ldr	r3, [r3, #16]
 8002e76:	60fb      	str	r3, [r7, #12]
 8002e78:	e00c      	b.n	8002e94 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	3308      	adds	r3, #8
 8002e7e:	60fb      	str	r3, [r7, #12]
 8002e80:	e002      	b.n	8002e88 <vListInsert+0x2e>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	60fb      	str	r3, [r7, #12]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68ba      	ldr	r2, [r7, #8]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d2f6      	bcs.n	8002e82 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	685a      	ldr	r2, [r3, #4]
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	683a      	ldr	r2, [r7, #0]
 8002ea2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	68fa      	ldr	r2, [r7, #12]
 8002ea8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	683a      	ldr	r2, [r7, #0]
 8002eae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	1c5a      	adds	r2, r3, #1
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	601a      	str	r2, [r3, #0]
}
 8002ec0:	bf00      	nop
 8002ec2:	3714      	adds	r7, #20
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bc80      	pop	{r7}
 8002ec8:	4770      	bx	lr

08002eca <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002eca:	b480      	push	{r7}
 8002ecc:	b085      	sub	sp, #20
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	691b      	ldr	r3, [r3, #16]
 8002ed6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	6892      	ldr	r2, [r2, #8]
 8002ee0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	6852      	ldr	r2, [r2, #4]
 8002eea:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d103      	bne.n	8002efe <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	689a      	ldr	r2, [r3, #8]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	1e5a      	subs	r2, r3, #1
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3714      	adds	r7, #20
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bc80      	pop	{r7}
 8002f1a:	4770      	bx	lr

08002f1c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b08e      	sub	sp, #56	; 0x38
 8002f20:	af04      	add	r7, sp, #16
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	607a      	str	r2, [r7, #4]
 8002f28:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002f2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10a      	bne.n	8002f46 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f34:	f383 8811 	msr	BASEPRI, r3
 8002f38:	f3bf 8f6f 	isb	sy
 8002f3c:	f3bf 8f4f 	dsb	sy
 8002f40:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002f42:	bf00      	nop
 8002f44:	e7fe      	b.n	8002f44 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d10a      	bne.n	8002f62 <xTaskCreateStatic+0x46>
	__asm volatile
 8002f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f50:	f383 8811 	msr	BASEPRI, r3
 8002f54:	f3bf 8f6f 	isb	sy
 8002f58:	f3bf 8f4f 	dsb	sy
 8002f5c:	61fb      	str	r3, [r7, #28]
}
 8002f5e:	bf00      	nop
 8002f60:	e7fe      	b.n	8002f60 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002f62:	23a0      	movs	r3, #160	; 0xa0
 8002f64:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	2ba0      	cmp	r3, #160	; 0xa0
 8002f6a:	d00a      	beq.n	8002f82 <xTaskCreateStatic+0x66>
	__asm volatile
 8002f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f70:	f383 8811 	msr	BASEPRI, r3
 8002f74:	f3bf 8f6f 	isb	sy
 8002f78:	f3bf 8f4f 	dsb	sy
 8002f7c:	61bb      	str	r3, [r7, #24]
}
 8002f7e:	bf00      	nop
 8002f80:	e7fe      	b.n	8002f80 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d01e      	beq.n	8002fc6 <xTaskCreateStatic+0xaa>
 8002f88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d01b      	beq.n	8002fc6 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f90:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f96:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9a:	2202      	movs	r2, #2
 8002f9c:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	9303      	str	r3, [sp, #12]
 8002fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa6:	9302      	str	r3, [sp, #8]
 8002fa8:	f107 0314 	add.w	r3, r7, #20
 8002fac:	9301      	str	r3, [sp, #4]
 8002fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fb0:	9300      	str	r3, [sp, #0]
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	68b9      	ldr	r1, [r7, #8]
 8002fb8:	68f8      	ldr	r0, [r7, #12]
 8002fba:	f000 f851 	bl	8003060 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002fbe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002fc0:	f000 f8e4 	bl	800318c <prvAddNewTaskToReadyList>
 8002fc4:	e001      	b.n	8002fca <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002fca:	697b      	ldr	r3, [r7, #20]
	}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3728      	adds	r7, #40	; 0x28
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b08c      	sub	sp, #48	; 0x30
 8002fd8:	af04      	add	r7, sp, #16
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	603b      	str	r3, [r7, #0]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fe4:	88fb      	ldrh	r3, [r7, #6]
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f000 fe99 	bl	8003d20 <pvPortMalloc>
 8002fee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d00e      	beq.n	8003014 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002ff6:	20a0      	movs	r0, #160	; 0xa0
 8002ff8:	f000 fe92 	bl	8003d20 <pvPortMalloc>
 8002ffc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d003      	beq.n	800300c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	697a      	ldr	r2, [r7, #20]
 8003008:	631a      	str	r2, [r3, #48]	; 0x30
 800300a:	e005      	b.n	8003018 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800300c:	6978      	ldr	r0, [r7, #20]
 800300e:	f000 ff4b 	bl	8003ea8 <vPortFree>
 8003012:	e001      	b.n	8003018 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003014:	2300      	movs	r3, #0
 8003016:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d017      	beq.n	800304e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003026:	88fa      	ldrh	r2, [r7, #6]
 8003028:	2300      	movs	r3, #0
 800302a:	9303      	str	r3, [sp, #12]
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	9302      	str	r3, [sp, #8]
 8003030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003032:	9301      	str	r3, [sp, #4]
 8003034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003036:	9300      	str	r3, [sp, #0]
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	68b9      	ldr	r1, [r7, #8]
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	f000 f80f 	bl	8003060 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003042:	69f8      	ldr	r0, [r7, #28]
 8003044:	f000 f8a2 	bl	800318c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003048:	2301      	movs	r3, #1
 800304a:	61bb      	str	r3, [r7, #24]
 800304c:	e002      	b.n	8003054 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800304e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003052:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003054:	69bb      	ldr	r3, [r7, #24]
	}
 8003056:	4618      	mov	r0, r3
 8003058:	3720      	adds	r7, #32
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
	...

08003060 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b088      	sub	sp, #32
 8003064:	af00      	add	r7, sp, #0
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	607a      	str	r2, [r7, #4]
 800306c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800306e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003070:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003078:	3b01      	subs	r3, #1
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	4413      	add	r3, r2
 800307e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	f023 0307 	bic.w	r3, r3, #7
 8003086:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	f003 0307 	and.w	r3, r3, #7
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00a      	beq.n	80030a8 <prvInitialiseNewTask+0x48>
	__asm volatile
 8003092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003096:	f383 8811 	msr	BASEPRI, r3
 800309a:	f3bf 8f6f 	isb	sy
 800309e:	f3bf 8f4f 	dsb	sy
 80030a2:	617b      	str	r3, [r7, #20]
}
 80030a4:	bf00      	nop
 80030a6:	e7fe      	b.n	80030a6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80030a8:	2300      	movs	r3, #0
 80030aa:	61fb      	str	r3, [r7, #28]
 80030ac:	e012      	b.n	80030d4 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80030ae:	68ba      	ldr	r2, [r7, #8]
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	4413      	add	r3, r2
 80030b4:	7819      	ldrb	r1, [r3, #0]
 80030b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	4413      	add	r3, r2
 80030bc:	3334      	adds	r3, #52	; 0x34
 80030be:	460a      	mov	r2, r1
 80030c0:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80030c2:	68ba      	ldr	r2, [r7, #8]
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	4413      	add	r3, r2
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d006      	beq.n	80030dc <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	3301      	adds	r3, #1
 80030d2:	61fb      	str	r3, [r7, #28]
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	2b0f      	cmp	r3, #15
 80030d8:	d9e9      	bls.n	80030ae <prvInitialiseNewTask+0x4e>
 80030da:	e000      	b.n	80030de <prvInitialiseNewTask+0x7e>
		{
			break;
 80030dc:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80030de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80030e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e8:	2b06      	cmp	r3, #6
 80030ea:	d901      	bls.n	80030f0 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80030ec:	2306      	movs	r3, #6
 80030ee:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80030f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030f4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80030f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030fa:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80030fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030fe:	2200      	movs	r2, #0
 8003100:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003104:	3304      	adds	r3, #4
 8003106:	4618      	mov	r0, r3
 8003108:	f7ff fe78 	bl	8002dfc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800310c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800310e:	3318      	adds	r3, #24
 8003110:	4618      	mov	r0, r3
 8003112:	f7ff fe73 	bl	8002dfc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003118:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800311a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800311c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800311e:	f1c3 0207 	rsb	r2, r3, #7
 8003122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003124:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003128:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800312a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800312c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800312e:	2200      	movs	r2, #0
 8003130:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003136:	2200      	movs	r2, #0
 8003138:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800313c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800313e:	334c      	adds	r3, #76	; 0x4c
 8003140:	224c      	movs	r2, #76	; 0x4c
 8003142:	2100      	movs	r1, #0
 8003144:	4618      	mov	r0, r3
 8003146:	f000 ffc3 	bl	80040d0 <memset>
 800314a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800314c:	4a0c      	ldr	r2, [pc, #48]	; (8003180 <prvInitialiseNewTask+0x120>)
 800314e:	651a      	str	r2, [r3, #80]	; 0x50
 8003150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003152:	4a0c      	ldr	r2, [pc, #48]	; (8003184 <prvInitialiseNewTask+0x124>)
 8003154:	655a      	str	r2, [r3, #84]	; 0x54
 8003156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003158:	4a0b      	ldr	r2, [pc, #44]	; (8003188 <prvInitialiseNewTask+0x128>)
 800315a:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800315c:	683a      	ldr	r2, [r7, #0]
 800315e:	68f9      	ldr	r1, [r7, #12]
 8003160:	69b8      	ldr	r0, [r7, #24]
 8003162:	f000 fc29 	bl	80039b8 <pxPortInitialiseStack>
 8003166:	4602      	mov	r2, r0
 8003168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800316a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800316c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800316e:	2b00      	cmp	r3, #0
 8003170:	d002      	beq.n	8003178 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003174:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003176:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003178:	bf00      	nop
 800317a:	3720      	adds	r7, #32
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	200011a4 	.word	0x200011a4
 8003184:	2000120c 	.word	0x2000120c
 8003188:	20001274 	.word	0x20001274

0800318c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003194:	f000 fd02 	bl	8003b9c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003198:	4b2a      	ldr	r3, [pc, #168]	; (8003244 <prvAddNewTaskToReadyList+0xb8>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	3301      	adds	r3, #1
 800319e:	4a29      	ldr	r2, [pc, #164]	; (8003244 <prvAddNewTaskToReadyList+0xb8>)
 80031a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80031a2:	4b29      	ldr	r3, [pc, #164]	; (8003248 <prvAddNewTaskToReadyList+0xbc>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d109      	bne.n	80031be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80031aa:	4a27      	ldr	r2, [pc, #156]	; (8003248 <prvAddNewTaskToReadyList+0xbc>)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80031b0:	4b24      	ldr	r3, [pc, #144]	; (8003244 <prvAddNewTaskToReadyList+0xb8>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d110      	bne.n	80031da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80031b8:	f000 fad2 	bl	8003760 <prvInitialiseTaskLists>
 80031bc:	e00d      	b.n	80031da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80031be:	4b23      	ldr	r3, [pc, #140]	; (800324c <prvAddNewTaskToReadyList+0xc0>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d109      	bne.n	80031da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80031c6:	4b20      	ldr	r3, [pc, #128]	; (8003248 <prvAddNewTaskToReadyList+0xbc>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d802      	bhi.n	80031da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80031d4:	4a1c      	ldr	r2, [pc, #112]	; (8003248 <prvAddNewTaskToReadyList+0xbc>)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80031da:	4b1d      	ldr	r3, [pc, #116]	; (8003250 <prvAddNewTaskToReadyList+0xc4>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	3301      	adds	r3, #1
 80031e0:	4a1b      	ldr	r2, [pc, #108]	; (8003250 <prvAddNewTaskToReadyList+0xc4>)
 80031e2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e8:	2201      	movs	r2, #1
 80031ea:	409a      	lsls	r2, r3
 80031ec:	4b19      	ldr	r3, [pc, #100]	; (8003254 <prvAddNewTaskToReadyList+0xc8>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	4a18      	ldr	r2, [pc, #96]	; (8003254 <prvAddNewTaskToReadyList+0xc8>)
 80031f4:	6013      	str	r3, [r2, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031fa:	4613      	mov	r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	4413      	add	r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	4a15      	ldr	r2, [pc, #84]	; (8003258 <prvAddNewTaskToReadyList+0xcc>)
 8003204:	441a      	add	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	3304      	adds	r3, #4
 800320a:	4619      	mov	r1, r3
 800320c:	4610      	mov	r0, r2
 800320e:	f7ff fe01 	bl	8002e14 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003212:	f000 fcf3 	bl	8003bfc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003216:	4b0d      	ldr	r3, [pc, #52]	; (800324c <prvAddNewTaskToReadyList+0xc0>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00e      	beq.n	800323c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800321e:	4b0a      	ldr	r3, [pc, #40]	; (8003248 <prvAddNewTaskToReadyList+0xbc>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003228:	429a      	cmp	r2, r3
 800322a:	d207      	bcs.n	800323c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800322c:	4b0b      	ldr	r3, [pc, #44]	; (800325c <prvAddNewTaskToReadyList+0xd0>)
 800322e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003232:	601a      	str	r2, [r3, #0]
 8003234:	f3bf 8f4f 	dsb	sy
 8003238:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800323c:	bf00      	nop
 800323e:	3708      	adds	r7, #8
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	20000558 	.word	0x20000558
 8003248:	20000458 	.word	0x20000458
 800324c:	20000564 	.word	0x20000564
 8003250:	20000574 	.word	0x20000574
 8003254:	20000560 	.word	0x20000560
 8003258:	2000045c 	.word	0x2000045c
 800325c:	e000ed04 	.word	0xe000ed04

08003260 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003268:	2300      	movs	r3, #0
 800326a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d017      	beq.n	80032a2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003272:	4b13      	ldr	r3, [pc, #76]	; (80032c0 <vTaskDelay+0x60>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00a      	beq.n	8003290 <vTaskDelay+0x30>
	__asm volatile
 800327a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800327e:	f383 8811 	msr	BASEPRI, r3
 8003282:	f3bf 8f6f 	isb	sy
 8003286:	f3bf 8f4f 	dsb	sy
 800328a:	60bb      	str	r3, [r7, #8]
}
 800328c:	bf00      	nop
 800328e:	e7fe      	b.n	800328e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003290:	f000 f884 	bl	800339c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003294:	2100      	movs	r1, #0
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 fb28 	bl	80038ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800329c:	f000 f88c 	bl	80033b8 <xTaskResumeAll>
 80032a0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d107      	bne.n	80032b8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80032a8:	4b06      	ldr	r3, [pc, #24]	; (80032c4 <vTaskDelay+0x64>)
 80032aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032ae:	601a      	str	r2, [r3, #0]
 80032b0:	f3bf 8f4f 	dsb	sy
 80032b4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80032b8:	bf00      	nop
 80032ba:	3710      	adds	r7, #16
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	20000580 	.word	0x20000580
 80032c4:	e000ed04 	.word	0xe000ed04

080032c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b08a      	sub	sp, #40	; 0x28
 80032cc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80032ce:	2300      	movs	r3, #0
 80032d0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80032d2:	2300      	movs	r3, #0
 80032d4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80032d6:	463a      	mov	r2, r7
 80032d8:	1d39      	adds	r1, r7, #4
 80032da:	f107 0308 	add.w	r3, r7, #8
 80032de:	4618      	mov	r0, r3
 80032e0:	f7fc ff36 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80032e4:	6839      	ldr	r1, [r7, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	68ba      	ldr	r2, [r7, #8]
 80032ea:	9202      	str	r2, [sp, #8]
 80032ec:	9301      	str	r3, [sp, #4]
 80032ee:	2300      	movs	r3, #0
 80032f0:	9300      	str	r3, [sp, #0]
 80032f2:	2300      	movs	r3, #0
 80032f4:	460a      	mov	r2, r1
 80032f6:	4921      	ldr	r1, [pc, #132]	; (800337c <vTaskStartScheduler+0xb4>)
 80032f8:	4821      	ldr	r0, [pc, #132]	; (8003380 <vTaskStartScheduler+0xb8>)
 80032fa:	f7ff fe0f 	bl	8002f1c <xTaskCreateStatic>
 80032fe:	4603      	mov	r3, r0
 8003300:	4a20      	ldr	r2, [pc, #128]	; (8003384 <vTaskStartScheduler+0xbc>)
 8003302:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003304:	4b1f      	ldr	r3, [pc, #124]	; (8003384 <vTaskStartScheduler+0xbc>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d002      	beq.n	8003312 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800330c:	2301      	movs	r3, #1
 800330e:	617b      	str	r3, [r7, #20]
 8003310:	e001      	b.n	8003316 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003312:	2300      	movs	r3, #0
 8003314:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	2b01      	cmp	r3, #1
 800331a:	d11b      	bne.n	8003354 <vTaskStartScheduler+0x8c>
	__asm volatile
 800331c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003320:	f383 8811 	msr	BASEPRI, r3
 8003324:	f3bf 8f6f 	isb	sy
 8003328:	f3bf 8f4f 	dsb	sy
 800332c:	613b      	str	r3, [r7, #16]
}
 800332e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003330:	4b15      	ldr	r3, [pc, #84]	; (8003388 <vTaskStartScheduler+0xc0>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	334c      	adds	r3, #76	; 0x4c
 8003336:	4a15      	ldr	r2, [pc, #84]	; (800338c <vTaskStartScheduler+0xc4>)
 8003338:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800333a:	4b15      	ldr	r3, [pc, #84]	; (8003390 <vTaskStartScheduler+0xc8>)
 800333c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003340:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003342:	4b14      	ldr	r3, [pc, #80]	; (8003394 <vTaskStartScheduler+0xcc>)
 8003344:	2201      	movs	r2, #1
 8003346:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003348:	4b13      	ldr	r3, [pc, #76]	; (8003398 <vTaskStartScheduler+0xd0>)
 800334a:	2200      	movs	r2, #0
 800334c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800334e:	f000 fbb3 	bl	8003ab8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003352:	e00e      	b.n	8003372 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800335a:	d10a      	bne.n	8003372 <vTaskStartScheduler+0xaa>
	__asm volatile
 800335c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003360:	f383 8811 	msr	BASEPRI, r3
 8003364:	f3bf 8f6f 	isb	sy
 8003368:	f3bf 8f4f 	dsb	sy
 800336c:	60fb      	str	r3, [r7, #12]
}
 800336e:	bf00      	nop
 8003370:	e7fe      	b.n	8003370 <vTaskStartScheduler+0xa8>
}
 8003372:	bf00      	nop
 8003374:	3718      	adds	r7, #24
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	080042c0 	.word	0x080042c0
 8003380:	08003731 	.word	0x08003731
 8003384:	2000057c 	.word	0x2000057c
 8003388:	20000458 	.word	0x20000458
 800338c:	20000064 	.word	0x20000064
 8003390:	20000578 	.word	0x20000578
 8003394:	20000564 	.word	0x20000564
 8003398:	2000055c 	.word	0x2000055c

0800339c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80033a0:	4b04      	ldr	r3, [pc, #16]	; (80033b4 <vTaskSuspendAll+0x18>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	3301      	adds	r3, #1
 80033a6:	4a03      	ldr	r2, [pc, #12]	; (80033b4 <vTaskSuspendAll+0x18>)
 80033a8:	6013      	str	r3, [r2, #0]
}
 80033aa:	bf00      	nop
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bc80      	pop	{r7}
 80033b0:	4770      	bx	lr
 80033b2:	bf00      	nop
 80033b4:	20000580 	.word	0x20000580

080033b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80033be:	2300      	movs	r3, #0
 80033c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80033c2:	2300      	movs	r3, #0
 80033c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80033c6:	4b41      	ldr	r3, [pc, #260]	; (80034cc <xTaskResumeAll+0x114>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d10a      	bne.n	80033e4 <xTaskResumeAll+0x2c>
	__asm volatile
 80033ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033d2:	f383 8811 	msr	BASEPRI, r3
 80033d6:	f3bf 8f6f 	isb	sy
 80033da:	f3bf 8f4f 	dsb	sy
 80033de:	603b      	str	r3, [r7, #0]
}
 80033e0:	bf00      	nop
 80033e2:	e7fe      	b.n	80033e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80033e4:	f000 fbda 	bl	8003b9c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80033e8:	4b38      	ldr	r3, [pc, #224]	; (80034cc <xTaskResumeAll+0x114>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	3b01      	subs	r3, #1
 80033ee:	4a37      	ldr	r2, [pc, #220]	; (80034cc <xTaskResumeAll+0x114>)
 80033f0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033f2:	4b36      	ldr	r3, [pc, #216]	; (80034cc <xTaskResumeAll+0x114>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d161      	bne.n	80034be <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80033fa:	4b35      	ldr	r3, [pc, #212]	; (80034d0 <xTaskResumeAll+0x118>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d05d      	beq.n	80034be <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003402:	e02e      	b.n	8003462 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003404:	4b33      	ldr	r3, [pc, #204]	; (80034d4 <xTaskResumeAll+0x11c>)
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	3318      	adds	r3, #24
 8003410:	4618      	mov	r0, r3
 8003412:	f7ff fd5a 	bl	8002eca <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	3304      	adds	r3, #4
 800341a:	4618      	mov	r0, r3
 800341c:	f7ff fd55 	bl	8002eca <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003424:	2201      	movs	r2, #1
 8003426:	409a      	lsls	r2, r3
 8003428:	4b2b      	ldr	r3, [pc, #172]	; (80034d8 <xTaskResumeAll+0x120>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4313      	orrs	r3, r2
 800342e:	4a2a      	ldr	r2, [pc, #168]	; (80034d8 <xTaskResumeAll+0x120>)
 8003430:	6013      	str	r3, [r2, #0]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003436:	4613      	mov	r3, r2
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	4413      	add	r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	4a27      	ldr	r2, [pc, #156]	; (80034dc <xTaskResumeAll+0x124>)
 8003440:	441a      	add	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	3304      	adds	r3, #4
 8003446:	4619      	mov	r1, r3
 8003448:	4610      	mov	r0, r2
 800344a:	f7ff fce3 	bl	8002e14 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003452:	4b23      	ldr	r3, [pc, #140]	; (80034e0 <xTaskResumeAll+0x128>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003458:	429a      	cmp	r2, r3
 800345a:	d302      	bcc.n	8003462 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800345c:	4b21      	ldr	r3, [pc, #132]	; (80034e4 <xTaskResumeAll+0x12c>)
 800345e:	2201      	movs	r2, #1
 8003460:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003462:	4b1c      	ldr	r3, [pc, #112]	; (80034d4 <xTaskResumeAll+0x11c>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d1cc      	bne.n	8003404 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003470:	f000 fa18 	bl	80038a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003474:	4b1c      	ldr	r3, [pc, #112]	; (80034e8 <xTaskResumeAll+0x130>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d010      	beq.n	80034a2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003480:	f000 f836 	bl	80034f0 <xTaskIncrementTick>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d002      	beq.n	8003490 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800348a:	4b16      	ldr	r3, [pc, #88]	; (80034e4 <xTaskResumeAll+0x12c>)
 800348c:	2201      	movs	r2, #1
 800348e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	3b01      	subs	r3, #1
 8003494:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d1f1      	bne.n	8003480 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800349c:	4b12      	ldr	r3, [pc, #72]	; (80034e8 <xTaskResumeAll+0x130>)
 800349e:	2200      	movs	r2, #0
 80034a0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80034a2:	4b10      	ldr	r3, [pc, #64]	; (80034e4 <xTaskResumeAll+0x12c>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d009      	beq.n	80034be <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80034aa:	2301      	movs	r3, #1
 80034ac:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80034ae:	4b0f      	ldr	r3, [pc, #60]	; (80034ec <xTaskResumeAll+0x134>)
 80034b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034b4:	601a      	str	r2, [r3, #0]
 80034b6:	f3bf 8f4f 	dsb	sy
 80034ba:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80034be:	f000 fb9d 	bl	8003bfc <vPortExitCritical>

	return xAlreadyYielded;
 80034c2:	68bb      	ldr	r3, [r7, #8]
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3710      	adds	r7, #16
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	20000580 	.word	0x20000580
 80034d0:	20000558 	.word	0x20000558
 80034d4:	20000518 	.word	0x20000518
 80034d8:	20000560 	.word	0x20000560
 80034dc:	2000045c 	.word	0x2000045c
 80034e0:	20000458 	.word	0x20000458
 80034e4:	2000056c 	.word	0x2000056c
 80034e8:	20000568 	.word	0x20000568
 80034ec:	e000ed04 	.word	0xe000ed04

080034f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b086      	sub	sp, #24
 80034f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80034f6:	2300      	movs	r3, #0
 80034f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80034fa:	4b51      	ldr	r3, [pc, #324]	; (8003640 <xTaskIncrementTick+0x150>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	f040 808d 	bne.w	800361e <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003504:	4b4f      	ldr	r3, [pc, #316]	; (8003644 <xTaskIncrementTick+0x154>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	3301      	adds	r3, #1
 800350a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800350c:	4a4d      	ldr	r2, [pc, #308]	; (8003644 <xTaskIncrementTick+0x154>)
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d120      	bne.n	800355a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003518:	4b4b      	ldr	r3, [pc, #300]	; (8003648 <xTaskIncrementTick+0x158>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00a      	beq.n	8003538 <xTaskIncrementTick+0x48>
	__asm volatile
 8003522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003526:	f383 8811 	msr	BASEPRI, r3
 800352a:	f3bf 8f6f 	isb	sy
 800352e:	f3bf 8f4f 	dsb	sy
 8003532:	603b      	str	r3, [r7, #0]
}
 8003534:	bf00      	nop
 8003536:	e7fe      	b.n	8003536 <xTaskIncrementTick+0x46>
 8003538:	4b43      	ldr	r3, [pc, #268]	; (8003648 <xTaskIncrementTick+0x158>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	60fb      	str	r3, [r7, #12]
 800353e:	4b43      	ldr	r3, [pc, #268]	; (800364c <xTaskIncrementTick+0x15c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a41      	ldr	r2, [pc, #260]	; (8003648 <xTaskIncrementTick+0x158>)
 8003544:	6013      	str	r3, [r2, #0]
 8003546:	4a41      	ldr	r2, [pc, #260]	; (800364c <xTaskIncrementTick+0x15c>)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6013      	str	r3, [r2, #0]
 800354c:	4b40      	ldr	r3, [pc, #256]	; (8003650 <xTaskIncrementTick+0x160>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	3301      	adds	r3, #1
 8003552:	4a3f      	ldr	r2, [pc, #252]	; (8003650 <xTaskIncrementTick+0x160>)
 8003554:	6013      	str	r3, [r2, #0]
 8003556:	f000 f9a5 	bl	80038a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800355a:	4b3e      	ldr	r3, [pc, #248]	; (8003654 <xTaskIncrementTick+0x164>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	429a      	cmp	r2, r3
 8003562:	d34d      	bcc.n	8003600 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003564:	4b38      	ldr	r3, [pc, #224]	; (8003648 <xTaskIncrementTick+0x158>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d101      	bne.n	8003572 <xTaskIncrementTick+0x82>
 800356e:	2301      	movs	r3, #1
 8003570:	e000      	b.n	8003574 <xTaskIncrementTick+0x84>
 8003572:	2300      	movs	r3, #0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d004      	beq.n	8003582 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003578:	4b36      	ldr	r3, [pc, #216]	; (8003654 <xTaskIncrementTick+0x164>)
 800357a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800357e:	601a      	str	r2, [r3, #0]
					break;
 8003580:	e03e      	b.n	8003600 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003582:	4b31      	ldr	r3, [pc, #196]	; (8003648 <xTaskIncrementTick+0x158>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003592:	693a      	ldr	r2, [r7, #16]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	429a      	cmp	r2, r3
 8003598:	d203      	bcs.n	80035a2 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800359a:	4a2e      	ldr	r2, [pc, #184]	; (8003654 <xTaskIncrementTick+0x164>)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6013      	str	r3, [r2, #0]
						break;
 80035a0:	e02e      	b.n	8003600 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	3304      	adds	r3, #4
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7ff fc8f 	bl	8002eca <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d004      	beq.n	80035be <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	3318      	adds	r3, #24
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7ff fc86 	bl	8002eca <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c2:	2201      	movs	r2, #1
 80035c4:	409a      	lsls	r2, r3
 80035c6:	4b24      	ldr	r3, [pc, #144]	; (8003658 <xTaskIncrementTick+0x168>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	4a22      	ldr	r2, [pc, #136]	; (8003658 <xTaskIncrementTick+0x168>)
 80035ce:	6013      	str	r3, [r2, #0]
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035d4:	4613      	mov	r3, r2
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	4413      	add	r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	4a1f      	ldr	r2, [pc, #124]	; (800365c <xTaskIncrementTick+0x16c>)
 80035de:	441a      	add	r2, r3
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	3304      	adds	r3, #4
 80035e4:	4619      	mov	r1, r3
 80035e6:	4610      	mov	r0, r2
 80035e8:	f7ff fc14 	bl	8002e14 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035f0:	4b1b      	ldr	r3, [pc, #108]	; (8003660 <xTaskIncrementTick+0x170>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d3b4      	bcc.n	8003564 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80035fa:	2301      	movs	r3, #1
 80035fc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035fe:	e7b1      	b.n	8003564 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003600:	4b17      	ldr	r3, [pc, #92]	; (8003660 <xTaskIncrementTick+0x170>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003606:	4915      	ldr	r1, [pc, #84]	; (800365c <xTaskIncrementTick+0x16c>)
 8003608:	4613      	mov	r3, r2
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	4413      	add	r3, r2
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	440b      	add	r3, r1
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2b01      	cmp	r3, #1
 8003616:	d907      	bls.n	8003628 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8003618:	2301      	movs	r3, #1
 800361a:	617b      	str	r3, [r7, #20]
 800361c:	e004      	b.n	8003628 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800361e:	4b11      	ldr	r3, [pc, #68]	; (8003664 <xTaskIncrementTick+0x174>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	3301      	adds	r3, #1
 8003624:	4a0f      	ldr	r2, [pc, #60]	; (8003664 <xTaskIncrementTick+0x174>)
 8003626:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003628:	4b0f      	ldr	r3, [pc, #60]	; (8003668 <xTaskIncrementTick+0x178>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d001      	beq.n	8003634 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8003630:	2301      	movs	r3, #1
 8003632:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003634:	697b      	ldr	r3, [r7, #20]
}
 8003636:	4618      	mov	r0, r3
 8003638:	3718      	adds	r7, #24
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	20000580 	.word	0x20000580
 8003644:	2000055c 	.word	0x2000055c
 8003648:	20000510 	.word	0x20000510
 800364c:	20000514 	.word	0x20000514
 8003650:	20000570 	.word	0x20000570
 8003654:	20000578 	.word	0x20000578
 8003658:	20000560 	.word	0x20000560
 800365c:	2000045c 	.word	0x2000045c
 8003660:	20000458 	.word	0x20000458
 8003664:	20000568 	.word	0x20000568
 8003668:	2000056c 	.word	0x2000056c

0800366c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800366c:	b480      	push	{r7}
 800366e:	b087      	sub	sp, #28
 8003670:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003672:	4b29      	ldr	r3, [pc, #164]	; (8003718 <vTaskSwitchContext+0xac>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d003      	beq.n	8003682 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800367a:	4b28      	ldr	r3, [pc, #160]	; (800371c <vTaskSwitchContext+0xb0>)
 800367c:	2201      	movs	r2, #1
 800367e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003680:	e044      	b.n	800370c <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8003682:	4b26      	ldr	r3, [pc, #152]	; (800371c <vTaskSwitchContext+0xb0>)
 8003684:	2200      	movs	r2, #0
 8003686:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003688:	4b25      	ldr	r3, [pc, #148]	; (8003720 <vTaskSwitchContext+0xb4>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	fab3 f383 	clz	r3, r3
 8003694:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003696:	7afb      	ldrb	r3, [r7, #11]
 8003698:	f1c3 031f 	rsb	r3, r3, #31
 800369c:	617b      	str	r3, [r7, #20]
 800369e:	4921      	ldr	r1, [pc, #132]	; (8003724 <vTaskSwitchContext+0xb8>)
 80036a0:	697a      	ldr	r2, [r7, #20]
 80036a2:	4613      	mov	r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	4413      	add	r3, r2
 80036a8:	009b      	lsls	r3, r3, #2
 80036aa:	440b      	add	r3, r1
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10a      	bne.n	80036c8 <vTaskSwitchContext+0x5c>
	__asm volatile
 80036b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b6:	f383 8811 	msr	BASEPRI, r3
 80036ba:	f3bf 8f6f 	isb	sy
 80036be:	f3bf 8f4f 	dsb	sy
 80036c2:	607b      	str	r3, [r7, #4]
}
 80036c4:	bf00      	nop
 80036c6:	e7fe      	b.n	80036c6 <vTaskSwitchContext+0x5a>
 80036c8:	697a      	ldr	r2, [r7, #20]
 80036ca:	4613      	mov	r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	4413      	add	r3, r2
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	4a14      	ldr	r2, [pc, #80]	; (8003724 <vTaskSwitchContext+0xb8>)
 80036d4:	4413      	add	r3, r2
 80036d6:	613b      	str	r3, [r7, #16]
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	685a      	ldr	r2, [r3, #4]
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	605a      	str	r2, [r3, #4]
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	685a      	ldr	r2, [r3, #4]
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	3308      	adds	r3, #8
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d104      	bne.n	80036f8 <vTaskSwitchContext+0x8c>
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	685a      	ldr	r2, [r3, #4]
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	605a      	str	r2, [r3, #4]
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	4a0a      	ldr	r2, [pc, #40]	; (8003728 <vTaskSwitchContext+0xbc>)
 8003700:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003702:	4b09      	ldr	r3, [pc, #36]	; (8003728 <vTaskSwitchContext+0xbc>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	334c      	adds	r3, #76	; 0x4c
 8003708:	4a08      	ldr	r2, [pc, #32]	; (800372c <vTaskSwitchContext+0xc0>)
 800370a:	6013      	str	r3, [r2, #0]
}
 800370c:	bf00      	nop
 800370e:	371c      	adds	r7, #28
 8003710:	46bd      	mov	sp, r7
 8003712:	bc80      	pop	{r7}
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop
 8003718:	20000580 	.word	0x20000580
 800371c:	2000056c 	.word	0x2000056c
 8003720:	20000560 	.word	0x20000560
 8003724:	2000045c 	.word	0x2000045c
 8003728:	20000458 	.word	0x20000458
 800372c:	20000064 	.word	0x20000064

08003730 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003738:	f000 f852 	bl	80037e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800373c:	4b06      	ldr	r3, [pc, #24]	; (8003758 <prvIdleTask+0x28>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2b01      	cmp	r3, #1
 8003742:	d9f9      	bls.n	8003738 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003744:	4b05      	ldr	r3, [pc, #20]	; (800375c <prvIdleTask+0x2c>)
 8003746:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800374a:	601a      	str	r2, [r3, #0]
 800374c:	f3bf 8f4f 	dsb	sy
 8003750:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003754:	e7f0      	b.n	8003738 <prvIdleTask+0x8>
 8003756:	bf00      	nop
 8003758:	2000045c 	.word	0x2000045c
 800375c:	e000ed04 	.word	0xe000ed04

08003760 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003766:	2300      	movs	r3, #0
 8003768:	607b      	str	r3, [r7, #4]
 800376a:	e00c      	b.n	8003786 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	4613      	mov	r3, r2
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	4413      	add	r3, r2
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	4a12      	ldr	r2, [pc, #72]	; (80037c0 <prvInitialiseTaskLists+0x60>)
 8003778:	4413      	add	r3, r2
 800377a:	4618      	mov	r0, r3
 800377c:	f7ff fb1f 	bl	8002dbe <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3301      	adds	r3, #1
 8003784:	607b      	str	r3, [r7, #4]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2b06      	cmp	r3, #6
 800378a:	d9ef      	bls.n	800376c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800378c:	480d      	ldr	r0, [pc, #52]	; (80037c4 <prvInitialiseTaskLists+0x64>)
 800378e:	f7ff fb16 	bl	8002dbe <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003792:	480d      	ldr	r0, [pc, #52]	; (80037c8 <prvInitialiseTaskLists+0x68>)
 8003794:	f7ff fb13 	bl	8002dbe <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003798:	480c      	ldr	r0, [pc, #48]	; (80037cc <prvInitialiseTaskLists+0x6c>)
 800379a:	f7ff fb10 	bl	8002dbe <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800379e:	480c      	ldr	r0, [pc, #48]	; (80037d0 <prvInitialiseTaskLists+0x70>)
 80037a0:	f7ff fb0d 	bl	8002dbe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80037a4:	480b      	ldr	r0, [pc, #44]	; (80037d4 <prvInitialiseTaskLists+0x74>)
 80037a6:	f7ff fb0a 	bl	8002dbe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80037aa:	4b0b      	ldr	r3, [pc, #44]	; (80037d8 <prvInitialiseTaskLists+0x78>)
 80037ac:	4a05      	ldr	r2, [pc, #20]	; (80037c4 <prvInitialiseTaskLists+0x64>)
 80037ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80037b0:	4b0a      	ldr	r3, [pc, #40]	; (80037dc <prvInitialiseTaskLists+0x7c>)
 80037b2:	4a05      	ldr	r2, [pc, #20]	; (80037c8 <prvInitialiseTaskLists+0x68>)
 80037b4:	601a      	str	r2, [r3, #0]
}
 80037b6:	bf00      	nop
 80037b8:	3708      	adds	r7, #8
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	2000045c 	.word	0x2000045c
 80037c4:	200004e8 	.word	0x200004e8
 80037c8:	200004fc 	.word	0x200004fc
 80037cc:	20000518 	.word	0x20000518
 80037d0:	2000052c 	.word	0x2000052c
 80037d4:	20000544 	.word	0x20000544
 80037d8:	20000510 	.word	0x20000510
 80037dc:	20000514 	.word	0x20000514

080037e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80037e6:	e019      	b.n	800381c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80037e8:	f000 f9d8 	bl	8003b9c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80037ec:	4b10      	ldr	r3, [pc, #64]	; (8003830 <prvCheckTasksWaitingTermination+0x50>)
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	3304      	adds	r3, #4
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7ff fb66 	bl	8002eca <uxListRemove>
				--uxCurrentNumberOfTasks;
 80037fe:	4b0d      	ldr	r3, [pc, #52]	; (8003834 <prvCheckTasksWaitingTermination+0x54>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	3b01      	subs	r3, #1
 8003804:	4a0b      	ldr	r2, [pc, #44]	; (8003834 <prvCheckTasksWaitingTermination+0x54>)
 8003806:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003808:	4b0b      	ldr	r3, [pc, #44]	; (8003838 <prvCheckTasksWaitingTermination+0x58>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	3b01      	subs	r3, #1
 800380e:	4a0a      	ldr	r2, [pc, #40]	; (8003838 <prvCheckTasksWaitingTermination+0x58>)
 8003810:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003812:	f000 f9f3 	bl	8003bfc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f000 f810 	bl	800383c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800381c:	4b06      	ldr	r3, [pc, #24]	; (8003838 <prvCheckTasksWaitingTermination+0x58>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d1e1      	bne.n	80037e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003824:	bf00      	nop
 8003826:	bf00      	nop
 8003828:	3708      	adds	r7, #8
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	2000052c 	.word	0x2000052c
 8003834:	20000558 	.word	0x20000558
 8003838:	20000540 	.word	0x20000540

0800383c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	334c      	adds	r3, #76	; 0x4c
 8003848:	4618      	mov	r0, r3
 800384a:	f000 fc49 	bl	80040e0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8003854:	2b00      	cmp	r3, #0
 8003856:	d108      	bne.n	800386a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800385c:	4618      	mov	r0, r3
 800385e:	f000 fb23 	bl	8003ea8 <vPortFree>
				vPortFree( pxTCB );
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f000 fb20 	bl	8003ea8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003868:	e018      	b.n	800389c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8003870:	2b01      	cmp	r3, #1
 8003872:	d103      	bne.n	800387c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f000 fb17 	bl	8003ea8 <vPortFree>
	}
 800387a:	e00f      	b.n	800389c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8003882:	2b02      	cmp	r3, #2
 8003884:	d00a      	beq.n	800389c <prvDeleteTCB+0x60>
	__asm volatile
 8003886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800388a:	f383 8811 	msr	BASEPRI, r3
 800388e:	f3bf 8f6f 	isb	sy
 8003892:	f3bf 8f4f 	dsb	sy
 8003896:	60fb      	str	r3, [r7, #12]
}
 8003898:	bf00      	nop
 800389a:	e7fe      	b.n	800389a <prvDeleteTCB+0x5e>
	}
 800389c:	bf00      	nop
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80038aa:	4b0e      	ldr	r3, [pc, #56]	; (80038e4 <prvResetNextTaskUnblockTime+0x40>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d101      	bne.n	80038b8 <prvResetNextTaskUnblockTime+0x14>
 80038b4:	2301      	movs	r3, #1
 80038b6:	e000      	b.n	80038ba <prvResetNextTaskUnblockTime+0x16>
 80038b8:	2300      	movs	r3, #0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d004      	beq.n	80038c8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80038be:	4b0a      	ldr	r3, [pc, #40]	; (80038e8 <prvResetNextTaskUnblockTime+0x44>)
 80038c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80038c4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80038c6:	e008      	b.n	80038da <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80038c8:	4b06      	ldr	r3, [pc, #24]	; (80038e4 <prvResetNextTaskUnblockTime+0x40>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	4a04      	ldr	r2, [pc, #16]	; (80038e8 <prvResetNextTaskUnblockTime+0x44>)
 80038d8:	6013      	str	r3, [r2, #0]
}
 80038da:	bf00      	nop
 80038dc:	370c      	adds	r7, #12
 80038de:	46bd      	mov	sp, r7
 80038e0:	bc80      	pop	{r7}
 80038e2:	4770      	bx	lr
 80038e4:	20000510 	.word	0x20000510
 80038e8:	20000578 	.word	0x20000578

080038ec <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80038f6:	4b29      	ldr	r3, [pc, #164]	; (800399c <prvAddCurrentTaskToDelayedList+0xb0>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80038fc:	4b28      	ldr	r3, [pc, #160]	; (80039a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	3304      	adds	r3, #4
 8003902:	4618      	mov	r0, r3
 8003904:	f7ff fae1 	bl	8002eca <uxListRemove>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d10b      	bne.n	8003926 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800390e:	4b24      	ldr	r3, [pc, #144]	; (80039a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003914:	2201      	movs	r2, #1
 8003916:	fa02 f303 	lsl.w	r3, r2, r3
 800391a:	43da      	mvns	r2, r3
 800391c:	4b21      	ldr	r3, [pc, #132]	; (80039a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4013      	ands	r3, r2
 8003922:	4a20      	ldr	r2, [pc, #128]	; (80039a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003924:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800392c:	d10a      	bne.n	8003944 <prvAddCurrentTaskToDelayedList+0x58>
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d007      	beq.n	8003944 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003934:	4b1a      	ldr	r3, [pc, #104]	; (80039a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	3304      	adds	r3, #4
 800393a:	4619      	mov	r1, r3
 800393c:	481a      	ldr	r0, [pc, #104]	; (80039a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800393e:	f7ff fa69 	bl	8002e14 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003942:	e026      	b.n	8003992 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4413      	add	r3, r2
 800394a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800394c:	4b14      	ldr	r3, [pc, #80]	; (80039a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68ba      	ldr	r2, [r7, #8]
 8003952:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003954:	68ba      	ldr	r2, [r7, #8]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	429a      	cmp	r2, r3
 800395a:	d209      	bcs.n	8003970 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800395c:	4b13      	ldr	r3, [pc, #76]	; (80039ac <prvAddCurrentTaskToDelayedList+0xc0>)
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	4b0f      	ldr	r3, [pc, #60]	; (80039a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	3304      	adds	r3, #4
 8003966:	4619      	mov	r1, r3
 8003968:	4610      	mov	r0, r2
 800396a:	f7ff fa76 	bl	8002e5a <vListInsert>
}
 800396e:	e010      	b.n	8003992 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003970:	4b0f      	ldr	r3, [pc, #60]	; (80039b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	4b0a      	ldr	r3, [pc, #40]	; (80039a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	3304      	adds	r3, #4
 800397a:	4619      	mov	r1, r3
 800397c:	4610      	mov	r0, r2
 800397e:	f7ff fa6c 	bl	8002e5a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003982:	4b0c      	ldr	r3, [pc, #48]	; (80039b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	68ba      	ldr	r2, [r7, #8]
 8003988:	429a      	cmp	r2, r3
 800398a:	d202      	bcs.n	8003992 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800398c:	4a09      	ldr	r2, [pc, #36]	; (80039b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	6013      	str	r3, [r2, #0]
}
 8003992:	bf00      	nop
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	2000055c 	.word	0x2000055c
 80039a0:	20000458 	.word	0x20000458
 80039a4:	20000560 	.word	0x20000560
 80039a8:	20000544 	.word	0x20000544
 80039ac:	20000514 	.word	0x20000514
 80039b0:	20000510 	.word	0x20000510
 80039b4:	20000578 	.word	0x20000578

080039b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80039b8:	b480      	push	{r7}
 80039ba:	b085      	sub	sp, #20
 80039bc:	af00      	add	r7, sp, #0
 80039be:	60f8      	str	r0, [r7, #12]
 80039c0:	60b9      	str	r1, [r7, #8]
 80039c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	3b04      	subs	r3, #4
 80039c8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80039d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	3b04      	subs	r3, #4
 80039d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	f023 0201 	bic.w	r2, r3, #1
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	3b04      	subs	r3, #4
 80039e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80039e8:	4a08      	ldr	r2, [pc, #32]	; (8003a0c <pxPortInitialiseStack+0x54>)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	3b14      	subs	r3, #20
 80039f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	3b20      	subs	r3, #32
 80039fe:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003a00:	68fb      	ldr	r3, [r7, #12]
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3714      	adds	r7, #20
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bc80      	pop	{r7}
 8003a0a:	4770      	bx	lr
 8003a0c:	08003a11 	.word	0x08003a11

08003a10 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8003a16:	2300      	movs	r3, #0
 8003a18:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003a1a:	4b12      	ldr	r3, [pc, #72]	; (8003a64 <prvTaskExitError+0x54>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a22:	d00a      	beq.n	8003a3a <prvTaskExitError+0x2a>
	__asm volatile
 8003a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a28:	f383 8811 	msr	BASEPRI, r3
 8003a2c:	f3bf 8f6f 	isb	sy
 8003a30:	f3bf 8f4f 	dsb	sy
 8003a34:	60fb      	str	r3, [r7, #12]
}
 8003a36:	bf00      	nop
 8003a38:	e7fe      	b.n	8003a38 <prvTaskExitError+0x28>
	__asm volatile
 8003a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a3e:	f383 8811 	msr	BASEPRI, r3
 8003a42:	f3bf 8f6f 	isb	sy
 8003a46:	f3bf 8f4f 	dsb	sy
 8003a4a:	60bb      	str	r3, [r7, #8]
}
 8003a4c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003a4e:	bf00      	nop
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0fc      	beq.n	8003a50 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003a56:	bf00      	nop
 8003a58:	bf00      	nop
 8003a5a:	3714      	adds	r7, #20
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bc80      	pop	{r7}
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	20000014 	.word	0x20000014
	...

08003a70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003a70:	4b07      	ldr	r3, [pc, #28]	; (8003a90 <pxCurrentTCBConst2>)
 8003a72:	6819      	ldr	r1, [r3, #0]
 8003a74:	6808      	ldr	r0, [r1, #0]
 8003a76:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003a7a:	f380 8809 	msr	PSP, r0
 8003a7e:	f3bf 8f6f 	isb	sy
 8003a82:	f04f 0000 	mov.w	r0, #0
 8003a86:	f380 8811 	msr	BASEPRI, r0
 8003a8a:	f04e 0e0d 	orr.w	lr, lr, #13
 8003a8e:	4770      	bx	lr

08003a90 <pxCurrentTCBConst2>:
 8003a90:	20000458 	.word	0x20000458
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003a94:	bf00      	nop
 8003a96:	bf00      	nop

08003a98 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003a98:	4806      	ldr	r0, [pc, #24]	; (8003ab4 <prvPortStartFirstTask+0x1c>)
 8003a9a:	6800      	ldr	r0, [r0, #0]
 8003a9c:	6800      	ldr	r0, [r0, #0]
 8003a9e:	f380 8808 	msr	MSP, r0
 8003aa2:	b662      	cpsie	i
 8003aa4:	b661      	cpsie	f
 8003aa6:	f3bf 8f4f 	dsb	sy
 8003aaa:	f3bf 8f6f 	isb	sy
 8003aae:	df00      	svc	0
 8003ab0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003ab2:	bf00      	nop
 8003ab4:	e000ed08 	.word	0xe000ed08

08003ab8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003abe:	4b32      	ldr	r3, [pc, #200]	; (8003b88 <xPortStartScheduler+0xd0>)
 8003ac0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	22ff      	movs	r2, #255	; 0xff
 8003ace:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003ad8:	78fb      	ldrb	r3, [r7, #3]
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003ae0:	b2da      	uxtb	r2, r3
 8003ae2:	4b2a      	ldr	r3, [pc, #168]	; (8003b8c <xPortStartScheduler+0xd4>)
 8003ae4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003ae6:	4b2a      	ldr	r3, [pc, #168]	; (8003b90 <xPortStartScheduler+0xd8>)
 8003ae8:	2207      	movs	r2, #7
 8003aea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003aec:	e009      	b.n	8003b02 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8003aee:	4b28      	ldr	r3, [pc, #160]	; (8003b90 <xPortStartScheduler+0xd8>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	3b01      	subs	r3, #1
 8003af4:	4a26      	ldr	r2, [pc, #152]	; (8003b90 <xPortStartScheduler+0xd8>)
 8003af6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003af8:	78fb      	ldrb	r3, [r7, #3]
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	005b      	lsls	r3, r3, #1
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003b02:	78fb      	ldrb	r3, [r7, #3]
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b0a:	2b80      	cmp	r3, #128	; 0x80
 8003b0c:	d0ef      	beq.n	8003aee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003b0e:	4b20      	ldr	r3, [pc, #128]	; (8003b90 <xPortStartScheduler+0xd8>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f1c3 0307 	rsb	r3, r3, #7
 8003b16:	2b04      	cmp	r3, #4
 8003b18:	d00a      	beq.n	8003b30 <xPortStartScheduler+0x78>
	__asm volatile
 8003b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b1e:	f383 8811 	msr	BASEPRI, r3
 8003b22:	f3bf 8f6f 	isb	sy
 8003b26:	f3bf 8f4f 	dsb	sy
 8003b2a:	60bb      	str	r3, [r7, #8]
}
 8003b2c:	bf00      	nop
 8003b2e:	e7fe      	b.n	8003b2e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003b30:	4b17      	ldr	r3, [pc, #92]	; (8003b90 <xPortStartScheduler+0xd8>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	021b      	lsls	r3, r3, #8
 8003b36:	4a16      	ldr	r2, [pc, #88]	; (8003b90 <xPortStartScheduler+0xd8>)
 8003b38:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003b3a:	4b15      	ldr	r3, [pc, #84]	; (8003b90 <xPortStartScheduler+0xd8>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003b42:	4a13      	ldr	r2, [pc, #76]	; (8003b90 <xPortStartScheduler+0xd8>)
 8003b44:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	b2da      	uxtb	r2, r3
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003b4e:	4b11      	ldr	r3, [pc, #68]	; (8003b94 <xPortStartScheduler+0xdc>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a10      	ldr	r2, [pc, #64]	; (8003b94 <xPortStartScheduler+0xdc>)
 8003b54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b58:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003b5a:	4b0e      	ldr	r3, [pc, #56]	; (8003b94 <xPortStartScheduler+0xdc>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a0d      	ldr	r2, [pc, #52]	; (8003b94 <xPortStartScheduler+0xdc>)
 8003b60:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003b64:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003b66:	f000 f8b9 	bl	8003cdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003b6a:	4b0b      	ldr	r3, [pc, #44]	; (8003b98 <xPortStartScheduler+0xe0>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003b70:	f7ff ff92 	bl	8003a98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003b74:	f7ff fd7a 	bl	800366c <vTaskSwitchContext>
	prvTaskExitError();
 8003b78:	f7ff ff4a 	bl	8003a10 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3710      	adds	r7, #16
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	e000e400 	.word	0xe000e400
 8003b8c:	20000584 	.word	0x20000584
 8003b90:	20000588 	.word	0x20000588
 8003b94:	e000ed20 	.word	0xe000ed20
 8003b98:	20000014 	.word	0x20000014

08003b9c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b083      	sub	sp, #12
 8003ba0:	af00      	add	r7, sp, #0
	__asm volatile
 8003ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ba6:	f383 8811 	msr	BASEPRI, r3
 8003baa:	f3bf 8f6f 	isb	sy
 8003bae:	f3bf 8f4f 	dsb	sy
 8003bb2:	607b      	str	r3, [r7, #4]
}
 8003bb4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003bb6:	4b0f      	ldr	r3, [pc, #60]	; (8003bf4 <vPortEnterCritical+0x58>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	4a0d      	ldr	r2, [pc, #52]	; (8003bf4 <vPortEnterCritical+0x58>)
 8003bbe:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003bc0:	4b0c      	ldr	r3, [pc, #48]	; (8003bf4 <vPortEnterCritical+0x58>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d10f      	bne.n	8003be8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003bc8:	4b0b      	ldr	r3, [pc, #44]	; (8003bf8 <vPortEnterCritical+0x5c>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00a      	beq.n	8003be8 <vPortEnterCritical+0x4c>
	__asm volatile
 8003bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bd6:	f383 8811 	msr	BASEPRI, r3
 8003bda:	f3bf 8f6f 	isb	sy
 8003bde:	f3bf 8f4f 	dsb	sy
 8003be2:	603b      	str	r3, [r7, #0]
}
 8003be4:	bf00      	nop
 8003be6:	e7fe      	b.n	8003be6 <vPortEnterCritical+0x4a>
	}
}
 8003be8:	bf00      	nop
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bc80      	pop	{r7}
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	20000014 	.word	0x20000014
 8003bf8:	e000ed04 	.word	0xe000ed04

08003bfc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b083      	sub	sp, #12
 8003c00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003c02:	4b11      	ldr	r3, [pc, #68]	; (8003c48 <vPortExitCritical+0x4c>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d10a      	bne.n	8003c20 <vPortExitCritical+0x24>
	__asm volatile
 8003c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c0e:	f383 8811 	msr	BASEPRI, r3
 8003c12:	f3bf 8f6f 	isb	sy
 8003c16:	f3bf 8f4f 	dsb	sy
 8003c1a:	607b      	str	r3, [r7, #4]
}
 8003c1c:	bf00      	nop
 8003c1e:	e7fe      	b.n	8003c1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003c20:	4b09      	ldr	r3, [pc, #36]	; (8003c48 <vPortExitCritical+0x4c>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	3b01      	subs	r3, #1
 8003c26:	4a08      	ldr	r2, [pc, #32]	; (8003c48 <vPortExitCritical+0x4c>)
 8003c28:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003c2a:	4b07      	ldr	r3, [pc, #28]	; (8003c48 <vPortExitCritical+0x4c>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d105      	bne.n	8003c3e <vPortExitCritical+0x42>
 8003c32:	2300      	movs	r3, #0
 8003c34:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003c3c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003c3e:	bf00      	nop
 8003c40:	370c      	adds	r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bc80      	pop	{r7}
 8003c46:	4770      	bx	lr
 8003c48:	20000014 	.word	0x20000014
 8003c4c:	00000000 	.word	0x00000000

08003c50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003c50:	f3ef 8009 	mrs	r0, PSP
 8003c54:	f3bf 8f6f 	isb	sy
 8003c58:	4b0d      	ldr	r3, [pc, #52]	; (8003c90 <pxCurrentTCBConst>)
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003c60:	6010      	str	r0, [r2, #0]
 8003c62:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003c66:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003c6a:	f380 8811 	msr	BASEPRI, r0
 8003c6e:	f7ff fcfd 	bl	800366c <vTaskSwitchContext>
 8003c72:	f04f 0000 	mov.w	r0, #0
 8003c76:	f380 8811 	msr	BASEPRI, r0
 8003c7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003c7e:	6819      	ldr	r1, [r3, #0]
 8003c80:	6808      	ldr	r0, [r1, #0]
 8003c82:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003c86:	f380 8809 	msr	PSP, r0
 8003c8a:	f3bf 8f6f 	isb	sy
 8003c8e:	4770      	bx	lr

08003c90 <pxCurrentTCBConst>:
 8003c90:	20000458 	.word	0x20000458
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003c94:	bf00      	nop
 8003c96:	bf00      	nop

08003c98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
	__asm volatile
 8003c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ca2:	f383 8811 	msr	BASEPRI, r3
 8003ca6:	f3bf 8f6f 	isb	sy
 8003caa:	f3bf 8f4f 	dsb	sy
 8003cae:	607b      	str	r3, [r7, #4]
}
 8003cb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003cb2:	f7ff fc1d 	bl	80034f0 <xTaskIncrementTick>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d003      	beq.n	8003cc4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003cbc:	4b06      	ldr	r3, [pc, #24]	; (8003cd8 <SysTick_Handler+0x40>)
 8003cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cc2:	601a      	str	r2, [r3, #0]
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	f383 8811 	msr	BASEPRI, r3
}
 8003cce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003cd0:	bf00      	nop
 8003cd2:	3708      	adds	r7, #8
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	e000ed04 	.word	0xe000ed04

08003cdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003ce0:	4b0a      	ldr	r3, [pc, #40]	; (8003d0c <vPortSetupTimerInterrupt+0x30>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003ce6:	4b0a      	ldr	r3, [pc, #40]	; (8003d10 <vPortSetupTimerInterrupt+0x34>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003cec:	4b09      	ldr	r3, [pc, #36]	; (8003d14 <vPortSetupTimerInterrupt+0x38>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a09      	ldr	r2, [pc, #36]	; (8003d18 <vPortSetupTimerInterrupt+0x3c>)
 8003cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf6:	099b      	lsrs	r3, r3, #6
 8003cf8:	4a08      	ldr	r2, [pc, #32]	; (8003d1c <vPortSetupTimerInterrupt+0x40>)
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003cfe:	4b03      	ldr	r3, [pc, #12]	; (8003d0c <vPortSetupTimerInterrupt+0x30>)
 8003d00:	2207      	movs	r2, #7
 8003d02:	601a      	str	r2, [r3, #0]
}
 8003d04:	bf00      	nop
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bc80      	pop	{r7}
 8003d0a:	4770      	bx	lr
 8003d0c:	e000e010 	.word	0xe000e010
 8003d10:	e000e018 	.word	0xe000e018
 8003d14:	20000008 	.word	0x20000008
 8003d18:	10624dd3 	.word	0x10624dd3
 8003d1c:	e000e014 	.word	0xe000e014

08003d20 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b08a      	sub	sp, #40	; 0x28
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003d2c:	f7ff fb36 	bl	800339c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003d30:	4b58      	ldr	r3, [pc, #352]	; (8003e94 <pvPortMalloc+0x174>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d101      	bne.n	8003d3c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003d38:	f000 f910 	bl	8003f5c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003d3c:	4b56      	ldr	r3, [pc, #344]	; (8003e98 <pvPortMalloc+0x178>)
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	4013      	ands	r3, r2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	f040 808e 	bne.w	8003e66 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d01d      	beq.n	8003d8c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003d50:	2208      	movs	r2, #8
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4413      	add	r3, r2
 8003d56:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f003 0307 	and.w	r3, r3, #7
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d014      	beq.n	8003d8c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f023 0307 	bic.w	r3, r3, #7
 8003d68:	3308      	adds	r3, #8
 8003d6a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f003 0307 	and.w	r3, r3, #7
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00a      	beq.n	8003d8c <pvPortMalloc+0x6c>
	__asm volatile
 8003d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d7a:	f383 8811 	msr	BASEPRI, r3
 8003d7e:	f3bf 8f6f 	isb	sy
 8003d82:	f3bf 8f4f 	dsb	sy
 8003d86:	617b      	str	r3, [r7, #20]
}
 8003d88:	bf00      	nop
 8003d8a:	e7fe      	b.n	8003d8a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d069      	beq.n	8003e66 <pvPortMalloc+0x146>
 8003d92:	4b42      	ldr	r3, [pc, #264]	; (8003e9c <pvPortMalloc+0x17c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d864      	bhi.n	8003e66 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003d9c:	4b40      	ldr	r3, [pc, #256]	; (8003ea0 <pvPortMalloc+0x180>)
 8003d9e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003da0:	4b3f      	ldr	r3, [pc, #252]	; (8003ea0 <pvPortMalloc+0x180>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003da6:	e004      	b.n	8003db2 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003daa:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d903      	bls.n	8003dc4 <pvPortMalloc+0xa4>
 8003dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d1f1      	bne.n	8003da8 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003dc4:	4b33      	ldr	r3, [pc, #204]	; (8003e94 <pvPortMalloc+0x174>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d04b      	beq.n	8003e66 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003dce:	6a3b      	ldr	r3, [r7, #32]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	2208      	movs	r2, #8
 8003dd4:	4413      	add	r3, r2
 8003dd6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	6a3b      	ldr	r3, [r7, #32]
 8003dde:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de2:	685a      	ldr	r2, [r3, #4]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	1ad2      	subs	r2, r2, r3
 8003de8:	2308      	movs	r3, #8
 8003dea:	005b      	lsls	r3, r3, #1
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d91f      	bls.n	8003e30 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003df0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4413      	add	r3, r2
 8003df6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003df8:	69bb      	ldr	r3, [r7, #24]
 8003dfa:	f003 0307 	and.w	r3, r3, #7
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00a      	beq.n	8003e18 <pvPortMalloc+0xf8>
	__asm volatile
 8003e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e06:	f383 8811 	msr	BASEPRI, r3
 8003e0a:	f3bf 8f6f 	isb	sy
 8003e0e:	f3bf 8f4f 	dsb	sy
 8003e12:	613b      	str	r3, [r7, #16]
}
 8003e14:	bf00      	nop
 8003e16:	e7fe      	b.n	8003e16 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1a:	685a      	ldr	r2, [r3, #4]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	1ad2      	subs	r2, r2, r3
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003e2a:	69b8      	ldr	r0, [r7, #24]
 8003e2c:	f000 f8f8 	bl	8004020 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003e30:	4b1a      	ldr	r3, [pc, #104]	; (8003e9c <pvPortMalloc+0x17c>)
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	4a18      	ldr	r2, [pc, #96]	; (8003e9c <pvPortMalloc+0x17c>)
 8003e3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003e3e:	4b17      	ldr	r3, [pc, #92]	; (8003e9c <pvPortMalloc+0x17c>)
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	4b18      	ldr	r3, [pc, #96]	; (8003ea4 <pvPortMalloc+0x184>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d203      	bcs.n	8003e52 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003e4a:	4b14      	ldr	r3, [pc, #80]	; (8003e9c <pvPortMalloc+0x17c>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a15      	ldr	r2, [pc, #84]	; (8003ea4 <pvPortMalloc+0x184>)
 8003e50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	4b10      	ldr	r3, [pc, #64]	; (8003e98 <pvPortMalloc+0x178>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	431a      	orrs	r2, r3
 8003e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e62:	2200      	movs	r2, #0
 8003e64:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003e66:	f7ff faa7 	bl	80033b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00a      	beq.n	8003e8a <pvPortMalloc+0x16a>
	__asm volatile
 8003e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e78:	f383 8811 	msr	BASEPRI, r3
 8003e7c:	f3bf 8f6f 	isb	sy
 8003e80:	f3bf 8f4f 	dsb	sy
 8003e84:	60fb      	str	r3, [r7, #12]
}
 8003e86:	bf00      	nop
 8003e88:	e7fe      	b.n	8003e88 <pvPortMalloc+0x168>
	return pvReturn;
 8003e8a:	69fb      	ldr	r3, [r7, #28]
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3728      	adds	r7, #40	; 0x28
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	20001194 	.word	0x20001194
 8003e98:	200011a0 	.word	0x200011a0
 8003e9c:	20001198 	.word	0x20001198
 8003ea0:	2000118c 	.word	0x2000118c
 8003ea4:	2000119c 	.word	0x2000119c

08003ea8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b086      	sub	sp, #24
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d048      	beq.n	8003f4c <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003eba:	2308      	movs	r3, #8
 8003ebc:	425b      	negs	r3, r3
 8003ebe:	697a      	ldr	r2, [r7, #20]
 8003ec0:	4413      	add	r3, r2
 8003ec2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	685a      	ldr	r2, [r3, #4]
 8003ecc:	4b21      	ldr	r3, [pc, #132]	; (8003f54 <vPortFree+0xac>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d10a      	bne.n	8003eec <vPortFree+0x44>
	__asm volatile
 8003ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eda:	f383 8811 	msr	BASEPRI, r3
 8003ede:	f3bf 8f6f 	isb	sy
 8003ee2:	f3bf 8f4f 	dsb	sy
 8003ee6:	60fb      	str	r3, [r7, #12]
}
 8003ee8:	bf00      	nop
 8003eea:	e7fe      	b.n	8003eea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d00a      	beq.n	8003f0a <vPortFree+0x62>
	__asm volatile
 8003ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ef8:	f383 8811 	msr	BASEPRI, r3
 8003efc:	f3bf 8f6f 	isb	sy
 8003f00:	f3bf 8f4f 	dsb	sy
 8003f04:	60bb      	str	r3, [r7, #8]
}
 8003f06:	bf00      	nop
 8003f08:	e7fe      	b.n	8003f08 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	685a      	ldr	r2, [r3, #4]
 8003f0e:	4b11      	ldr	r3, [pc, #68]	; (8003f54 <vPortFree+0xac>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4013      	ands	r3, r2
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d019      	beq.n	8003f4c <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d115      	bne.n	8003f4c <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	685a      	ldr	r2, [r3, #4]
 8003f24:	4b0b      	ldr	r3, [pc, #44]	; (8003f54 <vPortFree+0xac>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	43db      	mvns	r3, r3
 8003f2a:	401a      	ands	r2, r3
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003f30:	f7ff fa34 	bl	800339c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	685a      	ldr	r2, [r3, #4]
 8003f38:	4b07      	ldr	r3, [pc, #28]	; (8003f58 <vPortFree+0xb0>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4413      	add	r3, r2
 8003f3e:	4a06      	ldr	r2, [pc, #24]	; (8003f58 <vPortFree+0xb0>)
 8003f40:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003f42:	6938      	ldr	r0, [r7, #16]
 8003f44:	f000 f86c 	bl	8004020 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003f48:	f7ff fa36 	bl	80033b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003f4c:	bf00      	nop
 8003f4e:	3718      	adds	r7, #24
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	200011a0 	.word	0x200011a0
 8003f58:	20001198 	.word	0x20001198

08003f5c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b085      	sub	sp, #20
 8003f60:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003f62:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003f66:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003f68:	4b27      	ldr	r3, [pc, #156]	; (8004008 <prvHeapInit+0xac>)
 8003f6a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f003 0307 	and.w	r3, r3, #7
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00c      	beq.n	8003f90 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	3307      	adds	r3, #7
 8003f7a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f023 0307 	bic.w	r3, r3, #7
 8003f82:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003f84:	68ba      	ldr	r2, [r7, #8]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	4a1f      	ldr	r2, [pc, #124]	; (8004008 <prvHeapInit+0xac>)
 8003f8c:	4413      	add	r3, r2
 8003f8e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003f94:	4a1d      	ldr	r2, [pc, #116]	; (800400c <prvHeapInit+0xb0>)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003f9a:	4b1c      	ldr	r3, [pc, #112]	; (800400c <prvHeapInit+0xb0>)
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	68ba      	ldr	r2, [r7, #8]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003fa8:	2208      	movs	r2, #8
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	1a9b      	subs	r3, r3, r2
 8003fae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f023 0307 	bic.w	r3, r3, #7
 8003fb6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	4a15      	ldr	r2, [pc, #84]	; (8004010 <prvHeapInit+0xb4>)
 8003fbc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003fbe:	4b14      	ldr	r3, [pc, #80]	; (8004010 <prvHeapInit+0xb4>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003fc6:	4b12      	ldr	r3, [pc, #72]	; (8004010 <prvHeapInit+0xb4>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	68fa      	ldr	r2, [r7, #12]
 8003fd6:	1ad2      	subs	r2, r2, r3
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003fdc:	4b0c      	ldr	r3, [pc, #48]	; (8004010 <prvHeapInit+0xb4>)
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	4a0a      	ldr	r2, [pc, #40]	; (8004014 <prvHeapInit+0xb8>)
 8003fea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	4a09      	ldr	r2, [pc, #36]	; (8004018 <prvHeapInit+0xbc>)
 8003ff2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003ff4:	4b09      	ldr	r3, [pc, #36]	; (800401c <prvHeapInit+0xc0>)
 8003ff6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003ffa:	601a      	str	r2, [r3, #0]
}
 8003ffc:	bf00      	nop
 8003ffe:	3714      	adds	r7, #20
 8004000:	46bd      	mov	sp, r7
 8004002:	bc80      	pop	{r7}
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop
 8004008:	2000058c 	.word	0x2000058c
 800400c:	2000118c 	.word	0x2000118c
 8004010:	20001194 	.word	0x20001194
 8004014:	2000119c 	.word	0x2000119c
 8004018:	20001198 	.word	0x20001198
 800401c:	200011a0 	.word	0x200011a0

08004020 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004020:	b480      	push	{r7}
 8004022:	b085      	sub	sp, #20
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004028:	4b27      	ldr	r3, [pc, #156]	; (80040c8 <prvInsertBlockIntoFreeList+0xa8>)
 800402a:	60fb      	str	r3, [r7, #12]
 800402c:	e002      	b.n	8004034 <prvInsertBlockIntoFreeList+0x14>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	60fb      	str	r3, [r7, #12]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	429a      	cmp	r2, r3
 800403c:	d8f7      	bhi.n	800402e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	68ba      	ldr	r2, [r7, #8]
 8004048:	4413      	add	r3, r2
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	429a      	cmp	r2, r3
 800404e:	d108      	bne.n	8004062 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	685a      	ldr	r2, [r3, #4]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	441a      	add	r2, r3
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	68ba      	ldr	r2, [r7, #8]
 800406c:	441a      	add	r2, r3
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	429a      	cmp	r2, r3
 8004074:	d118      	bne.n	80040a8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	4b14      	ldr	r3, [pc, #80]	; (80040cc <prvInsertBlockIntoFreeList+0xac>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	429a      	cmp	r2, r3
 8004080:	d00d      	beq.n	800409e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	441a      	add	r2, r3
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	e008      	b.n	80040b0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800409e:	4b0b      	ldr	r3, [pc, #44]	; (80040cc <prvInsertBlockIntoFreeList+0xac>)
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	601a      	str	r2, [r3, #0]
 80040a6:	e003      	b.n	80040b0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80040b0:	68fa      	ldr	r2, [r7, #12]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d002      	beq.n	80040be <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80040be:	bf00      	nop
 80040c0:	3714      	adds	r7, #20
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bc80      	pop	{r7}
 80040c6:	4770      	bx	lr
 80040c8:	2000118c 	.word	0x2000118c
 80040cc:	20001194 	.word	0x20001194

080040d0 <memset>:
 80040d0:	4603      	mov	r3, r0
 80040d2:	4402      	add	r2, r0
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d100      	bne.n	80040da <memset+0xa>
 80040d8:	4770      	bx	lr
 80040da:	f803 1b01 	strb.w	r1, [r3], #1
 80040de:	e7f9      	b.n	80040d4 <memset+0x4>

080040e0 <_reclaim_reent>:
 80040e0:	4b29      	ldr	r3, [pc, #164]	; (8004188 <_reclaim_reent+0xa8>)
 80040e2:	b570      	push	{r4, r5, r6, lr}
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4604      	mov	r4, r0
 80040e8:	4283      	cmp	r3, r0
 80040ea:	d04b      	beq.n	8004184 <_reclaim_reent+0xa4>
 80040ec:	69c3      	ldr	r3, [r0, #28]
 80040ee:	b143      	cbz	r3, 8004102 <_reclaim_reent+0x22>
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d144      	bne.n	8004180 <_reclaim_reent+0xa0>
 80040f6:	69e3      	ldr	r3, [r4, #28]
 80040f8:	6819      	ldr	r1, [r3, #0]
 80040fa:	b111      	cbz	r1, 8004102 <_reclaim_reent+0x22>
 80040fc:	4620      	mov	r0, r4
 80040fe:	f000 f86b 	bl	80041d8 <_free_r>
 8004102:	6961      	ldr	r1, [r4, #20]
 8004104:	b111      	cbz	r1, 800410c <_reclaim_reent+0x2c>
 8004106:	4620      	mov	r0, r4
 8004108:	f000 f866 	bl	80041d8 <_free_r>
 800410c:	69e1      	ldr	r1, [r4, #28]
 800410e:	b111      	cbz	r1, 8004116 <_reclaim_reent+0x36>
 8004110:	4620      	mov	r0, r4
 8004112:	f000 f861 	bl	80041d8 <_free_r>
 8004116:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004118:	b111      	cbz	r1, 8004120 <_reclaim_reent+0x40>
 800411a:	4620      	mov	r0, r4
 800411c:	f000 f85c 	bl	80041d8 <_free_r>
 8004120:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004122:	b111      	cbz	r1, 800412a <_reclaim_reent+0x4a>
 8004124:	4620      	mov	r0, r4
 8004126:	f000 f857 	bl	80041d8 <_free_r>
 800412a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800412c:	b111      	cbz	r1, 8004134 <_reclaim_reent+0x54>
 800412e:	4620      	mov	r0, r4
 8004130:	f000 f852 	bl	80041d8 <_free_r>
 8004134:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004136:	b111      	cbz	r1, 800413e <_reclaim_reent+0x5e>
 8004138:	4620      	mov	r0, r4
 800413a:	f000 f84d 	bl	80041d8 <_free_r>
 800413e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004140:	b111      	cbz	r1, 8004148 <_reclaim_reent+0x68>
 8004142:	4620      	mov	r0, r4
 8004144:	f000 f848 	bl	80041d8 <_free_r>
 8004148:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800414a:	b111      	cbz	r1, 8004152 <_reclaim_reent+0x72>
 800414c:	4620      	mov	r0, r4
 800414e:	f000 f843 	bl	80041d8 <_free_r>
 8004152:	6a23      	ldr	r3, [r4, #32]
 8004154:	b1b3      	cbz	r3, 8004184 <_reclaim_reent+0xa4>
 8004156:	4620      	mov	r0, r4
 8004158:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800415c:	4718      	bx	r3
 800415e:	5949      	ldr	r1, [r1, r5]
 8004160:	b941      	cbnz	r1, 8004174 <_reclaim_reent+0x94>
 8004162:	3504      	adds	r5, #4
 8004164:	69e3      	ldr	r3, [r4, #28]
 8004166:	2d80      	cmp	r5, #128	; 0x80
 8004168:	68d9      	ldr	r1, [r3, #12]
 800416a:	d1f8      	bne.n	800415e <_reclaim_reent+0x7e>
 800416c:	4620      	mov	r0, r4
 800416e:	f000 f833 	bl	80041d8 <_free_r>
 8004172:	e7c0      	b.n	80040f6 <_reclaim_reent+0x16>
 8004174:	680e      	ldr	r6, [r1, #0]
 8004176:	4620      	mov	r0, r4
 8004178:	f000 f82e 	bl	80041d8 <_free_r>
 800417c:	4631      	mov	r1, r6
 800417e:	e7ef      	b.n	8004160 <_reclaim_reent+0x80>
 8004180:	2500      	movs	r5, #0
 8004182:	e7ef      	b.n	8004164 <_reclaim_reent+0x84>
 8004184:	bd70      	pop	{r4, r5, r6, pc}
 8004186:	bf00      	nop
 8004188:	20000064 	.word	0x20000064

0800418c <__libc_init_array>:
 800418c:	b570      	push	{r4, r5, r6, lr}
 800418e:	2600      	movs	r6, #0
 8004190:	4d0c      	ldr	r5, [pc, #48]	; (80041c4 <__libc_init_array+0x38>)
 8004192:	4c0d      	ldr	r4, [pc, #52]	; (80041c8 <__libc_init_array+0x3c>)
 8004194:	1b64      	subs	r4, r4, r5
 8004196:	10a4      	asrs	r4, r4, #2
 8004198:	42a6      	cmp	r6, r4
 800419a:	d109      	bne.n	80041b0 <__libc_init_array+0x24>
 800419c:	f000 f870 	bl	8004280 <_init>
 80041a0:	2600      	movs	r6, #0
 80041a2:	4d0a      	ldr	r5, [pc, #40]	; (80041cc <__libc_init_array+0x40>)
 80041a4:	4c0a      	ldr	r4, [pc, #40]	; (80041d0 <__libc_init_array+0x44>)
 80041a6:	1b64      	subs	r4, r4, r5
 80041a8:	10a4      	asrs	r4, r4, #2
 80041aa:	42a6      	cmp	r6, r4
 80041ac:	d105      	bne.n	80041ba <__libc_init_array+0x2e>
 80041ae:	bd70      	pop	{r4, r5, r6, pc}
 80041b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80041b4:	4798      	blx	r3
 80041b6:	3601      	adds	r6, #1
 80041b8:	e7ee      	b.n	8004198 <__libc_init_array+0xc>
 80041ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80041be:	4798      	blx	r3
 80041c0:	3601      	adds	r6, #1
 80041c2:	e7f2      	b.n	80041aa <__libc_init_array+0x1e>
 80041c4:	080042f4 	.word	0x080042f4
 80041c8:	080042f4 	.word	0x080042f4
 80041cc:	080042f4 	.word	0x080042f4
 80041d0:	080042f8 	.word	0x080042f8

080041d4 <__retarget_lock_acquire_recursive>:
 80041d4:	4770      	bx	lr

080041d6 <__retarget_lock_release_recursive>:
 80041d6:	4770      	bx	lr

080041d8 <_free_r>:
 80041d8:	b538      	push	{r3, r4, r5, lr}
 80041da:	4605      	mov	r5, r0
 80041dc:	2900      	cmp	r1, #0
 80041de:	d040      	beq.n	8004262 <_free_r+0x8a>
 80041e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041e4:	1f0c      	subs	r4, r1, #4
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	bfb8      	it	lt
 80041ea:	18e4      	addlt	r4, r4, r3
 80041ec:	f000 f83c 	bl	8004268 <__malloc_lock>
 80041f0:	4a1c      	ldr	r2, [pc, #112]	; (8004264 <_free_r+0x8c>)
 80041f2:	6813      	ldr	r3, [r2, #0]
 80041f4:	b933      	cbnz	r3, 8004204 <_free_r+0x2c>
 80041f6:	6063      	str	r3, [r4, #4]
 80041f8:	6014      	str	r4, [r2, #0]
 80041fa:	4628      	mov	r0, r5
 80041fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004200:	f000 b838 	b.w	8004274 <__malloc_unlock>
 8004204:	42a3      	cmp	r3, r4
 8004206:	d908      	bls.n	800421a <_free_r+0x42>
 8004208:	6820      	ldr	r0, [r4, #0]
 800420a:	1821      	adds	r1, r4, r0
 800420c:	428b      	cmp	r3, r1
 800420e:	bf01      	itttt	eq
 8004210:	6819      	ldreq	r1, [r3, #0]
 8004212:	685b      	ldreq	r3, [r3, #4]
 8004214:	1809      	addeq	r1, r1, r0
 8004216:	6021      	streq	r1, [r4, #0]
 8004218:	e7ed      	b.n	80041f6 <_free_r+0x1e>
 800421a:	461a      	mov	r2, r3
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	b10b      	cbz	r3, 8004224 <_free_r+0x4c>
 8004220:	42a3      	cmp	r3, r4
 8004222:	d9fa      	bls.n	800421a <_free_r+0x42>
 8004224:	6811      	ldr	r1, [r2, #0]
 8004226:	1850      	adds	r0, r2, r1
 8004228:	42a0      	cmp	r0, r4
 800422a:	d10b      	bne.n	8004244 <_free_r+0x6c>
 800422c:	6820      	ldr	r0, [r4, #0]
 800422e:	4401      	add	r1, r0
 8004230:	1850      	adds	r0, r2, r1
 8004232:	4283      	cmp	r3, r0
 8004234:	6011      	str	r1, [r2, #0]
 8004236:	d1e0      	bne.n	80041fa <_free_r+0x22>
 8004238:	6818      	ldr	r0, [r3, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	4408      	add	r0, r1
 800423e:	6010      	str	r0, [r2, #0]
 8004240:	6053      	str	r3, [r2, #4]
 8004242:	e7da      	b.n	80041fa <_free_r+0x22>
 8004244:	d902      	bls.n	800424c <_free_r+0x74>
 8004246:	230c      	movs	r3, #12
 8004248:	602b      	str	r3, [r5, #0]
 800424a:	e7d6      	b.n	80041fa <_free_r+0x22>
 800424c:	6820      	ldr	r0, [r4, #0]
 800424e:	1821      	adds	r1, r4, r0
 8004250:	428b      	cmp	r3, r1
 8004252:	bf01      	itttt	eq
 8004254:	6819      	ldreq	r1, [r3, #0]
 8004256:	685b      	ldreq	r3, [r3, #4]
 8004258:	1809      	addeq	r1, r1, r0
 800425a:	6021      	streq	r1, [r4, #0]
 800425c:	6063      	str	r3, [r4, #4]
 800425e:	6054      	str	r4, [r2, #4]
 8004260:	e7cb      	b.n	80041fa <_free_r+0x22>
 8004262:	bd38      	pop	{r3, r4, r5, pc}
 8004264:	200012e0 	.word	0x200012e0

08004268 <__malloc_lock>:
 8004268:	4801      	ldr	r0, [pc, #4]	; (8004270 <__malloc_lock+0x8>)
 800426a:	f7ff bfb3 	b.w	80041d4 <__retarget_lock_acquire_recursive>
 800426e:	bf00      	nop
 8004270:	200012dc 	.word	0x200012dc

08004274 <__malloc_unlock>:
 8004274:	4801      	ldr	r0, [pc, #4]	; (800427c <__malloc_unlock+0x8>)
 8004276:	f7ff bfae 	b.w	80041d6 <__retarget_lock_release_recursive>
 800427a:	bf00      	nop
 800427c:	200012dc 	.word	0x200012dc

08004280 <_init>:
 8004280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004282:	bf00      	nop
 8004284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004286:	bc08      	pop	{r3}
 8004288:	469e      	mov	lr, r3
 800428a:	4770      	bx	lr

0800428c <_fini>:
 800428c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800428e:	bf00      	nop
 8004290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004292:	bc08      	pop	{r3}
 8004294:	469e      	mov	lr, r3
 8004296:	4770      	bx	lr
