# started on Wed Jan 15 08:00:45 2025

902.01	msec	task-clock:u	902011010	100.00	0.999	CPUs utilized
0		context-switches:u	902011010	100.00	0.000	/sec
0		cpu-migrations:u	902011010	100.00	0.000	/sec
33		page-faults:u	902011010	100.00	36.585	/sec
2161051069		cycles:u	449326977	49.00	2.396	GHz
6430158846		instructions:u	453318976	50.00	2.98	insn per cycle
2153776509		branches:u	454318352	50.00	2.388	G/sec
3917		branch-misses:u	454317184	50.00	0.00	of all branches
75428		L1-dcache-loads:u	454348422	50.00	83.622	K/sec
3851		L1-dcache-load-misses:u	454340124	50.00	5.11	of all L1-dcache accesses
8027		LLC-loads:u	454156253	50.00	8.899	K/sec
691		LLC-load-misses:u	384734108	42.00	8.61	of all LL-cache accesses
2141196058		L1-icache-loads:u	383700735	42.00	2.374	G/sec
18		L1-icache-load-misses:u	383695956	42.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	383693902	42.00	0.000	/sec
4		dTLB-load-misses:u	383671664	42.00		
2135561261		iTLB-loads:u	383855111	42.00	2.368	G/sec
16		iTLB-load-misses:u	383915273	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
