{
  "module_name": "dcn20_mmhubbub.h",
  "hash_id": "7caa37f3d38d3a4ebc0862ffd8a054173b01cc3bc66717a241bd98b6e2424a8a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_mmhubbub.h",
  "human_readable_source": " \n\n#ifndef __DC_MCIF_WB_DCN20_H__\n#define __DC_MCIF_WB_DCN20_H__\n\n#define TO_DCN20_MMHUBBUB(mcif_wb_base) \\\n\tcontainer_of(mcif_wb_base, struct dcn20_mmhubbub, base)\n\n#define MCIF_WB_COMMON_REG_LIST_DCN2_0(inst) \\\n\tSRI(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUFMGR_CUR_LINE_R, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUFMGR_STATUS, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_PITCH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_STATUS, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_STATUS2, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_STATUS, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_STATUS2, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_STATUS, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_STATUS2, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_STATUS, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_STATUS2, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_ARBITRATION_CONTROL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_SCLK_CHANGE, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_TEST_DEBUG_INDEX, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_TEST_DEBUG_DATA, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_ADDR_Y, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_ADDR_Y_OFFSET, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_ADDR_C, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_ADDR_C_OFFSET, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_ADDR_Y, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_ADDR_Y_OFFSET, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_ADDR_C, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_ADDR_C_OFFSET, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_ADDR_Y, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_ADDR_Y_OFFSET, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_ADDR_C, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_ADDR_C_OFFSET, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_ADDR_Y, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_ADDR_Y_OFFSET, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_ADDR_C, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_ADDR_C_OFFSET, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_NB_PSTATE_LATENCY_WATERMARK, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_NB_PSTATE_CONTROL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_WATERMARK, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_CLOCK_GATER_CONTROL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_WARM_UP_CNTL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_SELF_REFRESH_CONTROL, MCIF_WB, inst),\\\n\tSRI(MULTI_LEVEL_QOS_CTRL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_SECURITY_LEVEL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_LUMA_SIZE, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_CHROMA_SIZE, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_ADDR_Y_HIGH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_ADDR_C_HIGH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_ADDR_Y_HIGH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_ADDR_C_HIGH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_ADDR_Y_HIGH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_ADDR_C_HIGH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_ADDR_Y_HIGH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_ADDR_C_HIGH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_RESOLUTION, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_RESOLUTION, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_RESOLUTION, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_RESOLUTION, MCIF_WB, inst),\\\n\tSRI(SMU_WM_CONTROL, WBIF, inst)\n\n#define MCIF_WB_COMMON_MASK_SH_LIST_DCN2_0(mask_sh) \\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_ENABLE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_INT_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_INT_ACK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_SLICE_INT_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_OVERRUN_INT_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_LOCK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_P_VMID, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUF_ADDR_FENCE_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R, MCIF_WB_BUFMGR_CUR_LINE_R, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_VCE_INT_STATUS, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_SW_INT_STATUS, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_SW_OVERRUN_INT_STATUS, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_CUR_BUF, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_BUFTAG, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_CUR_LINE_L, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_NEXT_BUF, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_PITCH, MCIF_WB_BUF_LUMA_PITCH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_PITCH, MCIF_WB_BUF_CHROMA_PITCH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_ACTIVE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_SW_LOCKED, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_VCE_LOCKED, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_OVERFLOW, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_DISABLE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_MODE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_BUFTAG, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_NXT_BUF, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_FIELD, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_CUR_LINE_L, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_LONG_LINE_ERROR, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_SHORT_LINE_ERROR, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_FRAME_LENGTH_ERROR, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_CUR_LINE_R, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_NEW_CONTENT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_COLOR_DEPTH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_TMZ_BLACK_PIXEL, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_TMZ, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_Y_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_C_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_ACTIVE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_SW_LOCKED, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_VCE_LOCKED, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_OVERFLOW, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_DISABLE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_MODE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_BUFTAG, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_NXT_BUF, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_FIELD, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_CUR_LINE_L, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_LONG_LINE_ERROR, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_SHORT_LINE_ERROR, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_FRAME_LENGTH_ERROR, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_CUR_LINE_R, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_NEW_CONTENT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_COLOR_DEPTH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_TMZ_BLACK_PIXEL, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_TMZ, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_Y_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_C_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_ACTIVE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_SW_LOCKED, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_VCE_LOCKED, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_OVERFLOW, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_DISABLE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_MODE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_BUFTAG, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_NXT_BUF, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_FIELD, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_CUR_LINE_L, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_LONG_LINE_ERROR, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_SHORT_LINE_ERROR, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_FRAME_LENGTH_ERROR, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_CUR_LINE_R, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_NEW_CONTENT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_COLOR_DEPTH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_TMZ_BLACK_PIXEL, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_TMZ, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_Y_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_C_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_ACTIVE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_SW_LOCKED, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_VCE_LOCKED, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_OVERFLOW, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_DISABLE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_MODE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_BUFTAG, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_NXT_BUF, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_FIELD, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_CUR_LINE_L, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_LONG_LINE_ERROR, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_SHORT_LINE_ERROR, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_FRAME_LENGTH_ERROR, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_CUR_LINE_R, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_NEW_CONTENT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_COLOR_DEPTH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_TMZ_BLACK_PIXEL, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_TMZ, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_Y_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_C_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_ARBITRATION_CONTROL, MCIF_WB_CLIENT_ARBITRATION_SLICE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_ARBITRATION_CONTROL, MCIF_WB_TIME_PER_PIXEL, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_SCLK_CHANGE, WM_CHANGE_ACK_FORCE_ON, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_SCLK_CHANGE, MCIF_WB_CLI_WATERMARK_MASK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_TEST_DEBUG_INDEX, MCIF_WB_TEST_DEBUG_INDEX, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_TEST_DEBUG_DATA, MCIF_WB_TEST_DEBUG_DATA, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_ADDR_Y, MCIF_WB_BUF_1_ADDR_Y, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET, MCIF_WB_BUF_1_ADDR_Y_OFFSET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_ADDR_C, MCIF_WB_BUF_1_ADDR_C, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET, MCIF_WB_BUF_1_ADDR_C_OFFSET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_ADDR_Y, MCIF_WB_BUF_2_ADDR_Y, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET, MCIF_WB_BUF_2_ADDR_Y_OFFSET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_ADDR_C, MCIF_WB_BUF_2_ADDR_C, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET, MCIF_WB_BUF_2_ADDR_C_OFFSET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_ADDR_Y, MCIF_WB_BUF_3_ADDR_Y, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET, MCIF_WB_BUF_3_ADDR_Y_OFFSET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_ADDR_C, MCIF_WB_BUF_3_ADDR_C, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET, MCIF_WB_BUF_3_ADDR_C_OFFSET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_ADDR_Y, MCIF_WB_BUF_4_ADDR_Y, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET, MCIF_WB_BUF_4_ADDR_Y_OFFSET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_ADDR_C, MCIF_WB_BUF_4_ADDR_C, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET, MCIF_WB_BUF_4_ADDR_C_OFFSET, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_VCE_LOCK_IGNORE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_VCE_INT_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_VCE_INT_ACK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_VCE_SLICE_INT_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_VCE_LOCK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_SLICE_SIZE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK, NB_PSTATE_CHANGE_REFRESH_WATERMARK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL, NB_PSTATE_CHANGE_URGENT_DURING_REQUEST, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL, NB_PSTATE_CHANGE_FORCE_ON, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL, NB_PSTATE_ALLOW_FOR_URGENT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL, NB_PSTATE_CHANGE_WATERMARK_MASK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_WATERMARK, MCIF_WB_CLI_WATERMARK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_CLOCK_GATER_CONTROL, MCIF_WB_CLI_CLOCK_GATER_OVERRIDE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_WARM_UP_CNTL, MCIF_WB_PITCH_SIZE_WARMUP, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL, DIS_REFRESH_UNDER_NBPREQ, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL, PERFRAME_SELF_REFRESH, mask_sh),\\\n\tSF(MCIF_WB0_MULTI_LEVEL_QOS_CTRL, MAX_SCALED_TIME_TO_URGENT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_SECURITY_LEVEL, MCIF_WB_SECURITY_LEVEL, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_LUMA_SIZE, MCIF_WB_BUF_LUMA_SIZE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE, MCIF_WB_BUF_CHROMA_SIZE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_HIGH, MCIF_WB_BUF_1_ADDR_Y_HIGH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_ADDR_C_HIGH, MCIF_WB_BUF_1_ADDR_C_HIGH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_HIGH, MCIF_WB_BUF_2_ADDR_Y_HIGH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_ADDR_C_HIGH, MCIF_WB_BUF_2_ADDR_C_HIGH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_HIGH, MCIF_WB_BUF_3_ADDR_Y_HIGH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_ADDR_C_HIGH, MCIF_WB_BUF_3_ADDR_C_HIGH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_HIGH, MCIF_WB_BUF_4_ADDR_Y_HIGH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_ADDR_C_HIGH, MCIF_WB_BUF_4_ADDR_C_HIGH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_RESOLUTION, MCIF_WB_BUF_1_RESOLUTION_WIDTH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_RESOLUTION, MCIF_WB_BUF_1_RESOLUTION_HEIGHT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_RESOLUTION, MCIF_WB_BUF_2_RESOLUTION_WIDTH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_RESOLUTION, MCIF_WB_BUF_2_RESOLUTION_HEIGHT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_RESOLUTION, MCIF_WB_BUF_3_RESOLUTION_WIDTH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_RESOLUTION, MCIF_WB_BUF_3_RESOLUTION_HEIGHT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_RESOLUTION, MCIF_WB_BUF_4_RESOLUTION_WIDTH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_RESOLUTION, MCIF_WB_BUF_4_RESOLUTION_HEIGHT, mask_sh),\\\n\tSF(WBIF0_SMU_WM_CONTROL, MCIF_WB0_WM_CHG_SEL, mask_sh),\\\n\tSF(WBIF0_SMU_WM_CONTROL, MCIF_WB0_WM_CHG_REQ, mask_sh),\\\n\tSF(WBIF0_SMU_WM_CONTROL, MCIF_WB0_WM_CHG_ACK_INT_DIS, mask_sh),\\\n\tSF(WBIF0_SMU_WM_CONTROL, MCIF_WB0_WM_CHG_ACK_INT_STATUS, mask_sh)\n\n#define MCIF_WB_REG_FIELD_LIST_DCN2_0(type) \\\n\ttype MCIF_WB_BUFMGR_ENABLE;\\\n\ttype MCIF_WB_BUFMGR_SW_INT_EN;\\\n\ttype MCIF_WB_BUFMGR_SW_INT_ACK;\\\n\ttype MCIF_WB_BUFMGR_SW_SLICE_INT_EN;\\\n\ttype MCIF_WB_BUFMGR_SW_OVERRUN_INT_EN;\\\n\ttype MCIF_WB_BUFMGR_SW_LOCK;\\\n\ttype MCIF_WB_P_VMID;\\\n\ttype MCIF_WB_BUF_ADDR_FENCE_EN;\\\n\ttype MCIF_WB_BUFMGR_CUR_LINE_R;\\\n\ttype MCIF_WB_BUFMGR_VCE_INT_STATUS;\\\n\ttype MCIF_WB_BUFMGR_SW_INT_STATUS;\\\n\ttype MCIF_WB_BUFMGR_SW_OVERRUN_INT_STATUS;\\\n\ttype MCIF_WB_BUFMGR_CUR_BUF;\\\n\ttype MCIF_WB_BUFMGR_BUFTAG;\\\n\ttype MCIF_WB_BUFMGR_CUR_LINE_L;\\\n\ttype MCIF_WB_BUFMGR_NEXT_BUF;\\\n\ttype MCIF_WB_BUF_LUMA_PITCH;\\\n\ttype MCIF_WB_BUF_CHROMA_PITCH;\\\n\ttype MCIF_WB_BUF_1_ACTIVE;\\\n\ttype MCIF_WB_BUF_1_SW_LOCKED;\\\n\ttype MCIF_WB_BUF_1_VCE_LOCKED;\\\n\ttype MCIF_WB_BUF_1_OVERFLOW;\\\n\ttype MCIF_WB_BUF_1_DISABLE;\\\n\ttype MCIF_WB_BUF_1_MODE;\\\n\ttype MCIF_WB_BUF_1_BUFTAG;\\\n\ttype MCIF_WB_BUF_1_NXT_BUF;\\\n\ttype MCIF_WB_BUF_1_FIELD;\\\n\ttype MCIF_WB_BUF_1_CUR_LINE_L;\\\n\ttype MCIF_WB_BUF_1_LONG_LINE_ERROR;\\\n\ttype MCIF_WB_BUF_1_SHORT_LINE_ERROR;\\\n\ttype MCIF_WB_BUF_1_FRAME_LENGTH_ERROR;\\\n\ttype MCIF_WB_BUF_1_CUR_LINE_R;\\\n\ttype MCIF_WB_BUF_1_NEW_CONTENT;\\\n\ttype MCIF_WB_BUF_1_COLOR_DEPTH;\\\n\ttype MCIF_WB_BUF_1_TMZ_BLACK_PIXEL;\\\n\ttype MCIF_WB_BUF_1_TMZ;\\\n\ttype MCIF_WB_BUF_1_Y_OVERRUN;\\\n\ttype MCIF_WB_BUF_1_C_OVERRUN;\\\n\ttype MCIF_WB_BUF_2_ACTIVE;\\\n\ttype MCIF_WB_BUF_2_SW_LOCKED;\\\n\ttype MCIF_WB_BUF_2_VCE_LOCKED;\\\n\ttype MCIF_WB_BUF_2_OVERFLOW;\\\n\ttype MCIF_WB_BUF_2_DISABLE;\\\n\ttype MCIF_WB_BUF_2_MODE;\\\n\ttype MCIF_WB_BUF_2_BUFTAG;\\\n\ttype MCIF_WB_BUF_2_NXT_BUF;\\\n\ttype MCIF_WB_BUF_2_FIELD;\\\n\ttype MCIF_WB_BUF_2_CUR_LINE_L;\\\n\ttype MCIF_WB_BUF_2_LONG_LINE_ERROR;\\\n\ttype MCIF_WB_BUF_2_SHORT_LINE_ERROR;\\\n\ttype MCIF_WB_BUF_2_FRAME_LENGTH_ERROR;\\\n\ttype MCIF_WB_BUF_2_CUR_LINE_R;\\\n\ttype MCIF_WB_BUF_2_NEW_CONTENT;\\\n\ttype MCIF_WB_BUF_2_COLOR_DEPTH;\\\n\ttype MCIF_WB_BUF_2_TMZ_BLACK_PIXEL;\\\n\ttype MCIF_WB_BUF_2_TMZ;\\\n\ttype MCIF_WB_BUF_2_Y_OVERRUN;\\\n\ttype MCIF_WB_BUF_2_C_OVERRUN;\\\n\ttype MCIF_WB_BUF_3_ACTIVE;\\\n\ttype MCIF_WB_BUF_3_SW_LOCKED;\\\n\ttype MCIF_WB_BUF_3_VCE_LOCKED;\\\n\ttype MCIF_WB_BUF_3_OVERFLOW;\\\n\ttype MCIF_WB_BUF_3_DISABLE;\\\n\ttype MCIF_WB_BUF_3_MODE;\\\n\ttype MCIF_WB_BUF_3_BUFTAG;\\\n\ttype MCIF_WB_BUF_3_NXT_BUF;\\\n\ttype MCIF_WB_BUF_3_FIELD;\\\n\ttype MCIF_WB_BUF_3_CUR_LINE_L;\\\n\ttype MCIF_WB_BUF_3_LONG_LINE_ERROR;\\\n\ttype MCIF_WB_BUF_3_SHORT_LINE_ERROR;\\\n\ttype MCIF_WB_BUF_3_FRAME_LENGTH_ERROR;\\\n\ttype MCIF_WB_BUF_3_CUR_LINE_R;\\\n\ttype MCIF_WB_BUF_3_NEW_CONTENT;\\\n\ttype MCIF_WB_BUF_3_COLOR_DEPTH;\\\n\ttype MCIF_WB_BUF_3_TMZ_BLACK_PIXEL;\\\n\ttype MCIF_WB_BUF_3_TMZ;\\\n\ttype MCIF_WB_BUF_3_Y_OVERRUN;\\\n\ttype MCIF_WB_BUF_3_C_OVERRUN;\\\n\ttype MCIF_WB_BUF_4_ACTIVE;\\\n\ttype MCIF_WB_BUF_4_SW_LOCKED;\\\n\ttype MCIF_WB_BUF_4_VCE_LOCKED;\\\n\ttype MCIF_WB_BUF_4_OVERFLOW;\\\n\ttype MCIF_WB_BUF_4_DISABLE;\\\n\ttype MCIF_WB_BUF_4_MODE;\\\n\ttype MCIF_WB_BUF_4_BUFTAG;\\\n\ttype MCIF_WB_BUF_4_NXT_BUF;\\\n\ttype MCIF_WB_BUF_4_FIELD;\\\n\ttype MCIF_WB_BUF_4_CUR_LINE_L;\\\n\ttype MCIF_WB_BUF_4_LONG_LINE_ERROR;\\\n\ttype MCIF_WB_BUF_4_SHORT_LINE_ERROR;\\\n\ttype MCIF_WB_BUF_4_FRAME_LENGTH_ERROR;\\\n\ttype MCIF_WB_BUF_4_CUR_LINE_R;\\\n\ttype MCIF_WB_BUF_4_NEW_CONTENT;\\\n\ttype MCIF_WB_BUF_4_COLOR_DEPTH;\\\n\ttype MCIF_WB_BUF_4_TMZ_BLACK_PIXEL;\\\n\ttype MCIF_WB_BUF_4_TMZ;\\\n\ttype MCIF_WB_BUF_4_Y_OVERRUN;\\\n\ttype MCIF_WB_BUF_4_C_OVERRUN;\\\n\ttype MCIF_WB_CLIENT_ARBITRATION_SLICE;\\\n\ttype MCIF_WB_TIME_PER_PIXEL;\\\n\ttype WM_CHANGE_ACK_FORCE_ON;\\\n\ttype MCIF_WB_CLI_WATERMARK_MASK;\\\n\ttype MCIF_WB_TEST_DEBUG_INDEX;\\\n\ttype MCIF_WB_TEST_DEBUG_DATA;\\\n\ttype MCIF_WB_BUF_1_ADDR_Y;\\\n\ttype MCIF_WB_BUF_1_ADDR_Y_OFFSET;\\\n\ttype MCIF_WB_BUF_1_ADDR_C;\\\n\ttype MCIF_WB_BUF_1_ADDR_C_OFFSET;\\\n\ttype MCIF_WB_BUF_2_ADDR_Y;\\\n\ttype MCIF_WB_BUF_2_ADDR_Y_OFFSET;\\\n\ttype MCIF_WB_BUF_2_ADDR_C;\\\n\ttype MCIF_WB_BUF_2_ADDR_C_OFFSET;\\\n\ttype MCIF_WB_BUF_3_ADDR_Y;\\\n\ttype MCIF_WB_BUF_3_ADDR_Y_OFFSET;\\\n\ttype MCIF_WB_BUF_3_ADDR_C;\\\n\ttype MCIF_WB_BUF_3_ADDR_C_OFFSET;\\\n\ttype MCIF_WB_BUF_4_ADDR_Y;\\\n\ttype MCIF_WB_BUF_4_ADDR_Y_OFFSET;\\\n\ttype MCIF_WB_BUF_4_ADDR_C;\\\n\ttype MCIF_WB_BUF_4_ADDR_C_OFFSET;\\\n\ttype MCIF_WB_BUFMGR_VCE_LOCK_IGNORE;\\\n\ttype MCIF_WB_BUFMGR_VCE_INT_EN;\\\n\ttype MCIF_WB_BUFMGR_VCE_INT_ACK;\\\n\ttype MCIF_WB_BUFMGR_VCE_SLICE_INT_EN;\\\n\ttype MCIF_WB_BUFMGR_VCE_LOCK;\\\n\ttype MCIF_WB_BUFMGR_SLICE_SIZE;\\\n\ttype NB_PSTATE_CHANGE_REFRESH_WATERMARK;\\\n\ttype NB_PSTATE_CHANGE_URGENT_DURING_REQUEST;\\\n\ttype NB_PSTATE_CHANGE_FORCE_ON;\\\n\ttype NB_PSTATE_ALLOW_FOR_URGENT;\\\n\ttype NB_PSTATE_CHANGE_WATERMARK_MASK;\\\n\ttype MCIF_WB_CLI_WATERMARK;\\\n\ttype MCIF_WB_CLI_CLOCK_GATER_OVERRIDE;\\\n\ttype MCIF_WB_PITCH_SIZE_WARMUP;\\\n\ttype DIS_REFRESH_UNDER_NBPREQ;\\\n\ttype PERFRAME_SELF_REFRESH;\\\n\ttype MAX_SCALED_TIME_TO_URGENT;\\\n\ttype MCIF_WB_SECURITY_LEVEL;\\\n\ttype MCIF_WB_BUF_LUMA_SIZE;\\\n\ttype MCIF_WB_BUF_CHROMA_SIZE;\\\n\ttype MCIF_WB_BUF_1_ADDR_Y_HIGH;\\\n\ttype MCIF_WB_BUF_1_ADDR_C_HIGH;\\\n\ttype MCIF_WB_BUF_2_ADDR_Y_HIGH;\\\n\ttype MCIF_WB_BUF_2_ADDR_C_HIGH;\\\n\ttype MCIF_WB_BUF_3_ADDR_Y_HIGH;\\\n\ttype MCIF_WB_BUF_3_ADDR_C_HIGH;\\\n\ttype MCIF_WB_BUF_4_ADDR_Y_HIGH;\\\n\ttype MCIF_WB_BUF_4_ADDR_C_HIGH;\\\n\ttype MCIF_WB_BUF_1_RESOLUTION_WIDTH;\\\n\ttype MCIF_WB_BUF_1_RESOLUTION_HEIGHT;\\\n\ttype MCIF_WB_BUF_2_RESOLUTION_WIDTH;\\\n\ttype MCIF_WB_BUF_2_RESOLUTION_HEIGHT;\\\n\ttype MCIF_WB_BUF_3_RESOLUTION_WIDTH;\\\n\ttype MCIF_WB_BUF_3_RESOLUTION_HEIGHT;\\\n\ttype MCIF_WB_BUF_4_RESOLUTION_WIDTH;\\\n\ttype MCIF_WB_BUF_4_RESOLUTION_HEIGHT;\\\n\ttype MCIF_WB0_WM_CHG_SEL;\\\n\ttype MCIF_WB0_WM_CHG_REQ;\\\n\ttype MCIF_WB0_WM_CHG_ACK_INT_DIS;\\\n\ttype MCIF_WB0_WM_CHG_ACK_INT_STATUS\n\n#define MCIF_WB_REG_VARIABLE_LIST_DCN2_0 \\\n\tuint32_t MCIF_WB_BUFMGR_SW_CONTROL;\\\n\tuint32_t MCIF_WB_BUFMGR_CUR_LINE_R;\\\n\tuint32_t MCIF_WB_BUFMGR_STATUS;\\\n\tuint32_t MCIF_WB_BUF_PITCH;\\\n\tuint32_t MCIF_WB_BUF_1_STATUS;\\\n\tuint32_t MCIF_WB_BUF_1_STATUS2;\\\n\tuint32_t MCIF_WB_BUF_2_STATUS;\\\n\tuint32_t MCIF_WB_BUF_2_STATUS2;\\\n\tuint32_t MCIF_WB_BUF_3_STATUS;\\\n\tuint32_t MCIF_WB_BUF_3_STATUS2;\\\n\tuint32_t MCIF_WB_BUF_4_STATUS;\\\n\tuint32_t MCIF_WB_BUF_4_STATUS2;\\\n\tuint32_t MCIF_WB_ARBITRATION_CONTROL;\\\n\tuint32_t MCIF_WB_SCLK_CHANGE;\\\n\tuint32_t MCIF_WB_TEST_DEBUG_INDEX;\\\n\tuint32_t MCIF_WB_TEST_DEBUG_DATA;\\\n\tuint32_t MCIF_WB_BUF_1_ADDR_Y;\\\n\tuint32_t MCIF_WB_BUF_1_ADDR_Y_OFFSET;\\\n\tuint32_t MCIF_WB_BUF_1_ADDR_C;\\\n\tuint32_t MCIF_WB_BUF_1_ADDR_C_OFFSET;\\\n\tuint32_t MCIF_WB_BUF_2_ADDR_Y;\\\n\tuint32_t MCIF_WB_BUF_2_ADDR_Y_OFFSET;\\\n\tuint32_t MCIF_WB_BUF_2_ADDR_C;\\\n\tuint32_t MCIF_WB_BUF_2_ADDR_C_OFFSET;\\\n\tuint32_t MCIF_WB_BUF_3_ADDR_Y;\\\n\tuint32_t MCIF_WB_BUF_3_ADDR_Y_OFFSET;\\\n\tuint32_t MCIF_WB_BUF_3_ADDR_C;\\\n\tuint32_t MCIF_WB_BUF_3_ADDR_C_OFFSET;\\\n\tuint32_t MCIF_WB_BUF_4_ADDR_Y;\\\n\tuint32_t MCIF_WB_BUF_4_ADDR_Y_OFFSET;\\\n\tuint32_t MCIF_WB_BUF_4_ADDR_C;\\\n\tuint32_t MCIF_WB_BUF_4_ADDR_C_OFFSET;\\\n\tuint32_t MCIF_WB_BUFMGR_VCE_CONTROL;\\\n\tuint32_t MCIF_WB_NB_PSTATE_LATENCY_WATERMARK;\\\n\tuint32_t MCIF_WB_NB_PSTATE_CONTROL;\\\n\tuint32_t MCIF_WB_WATERMARK;\\\n\tuint32_t MCIF_WB_CLOCK_GATER_CONTROL;\\\n\tuint32_t MCIF_WB_WARM_UP_CNTL;\\\n\tuint32_t MCIF_WB_SELF_REFRESH_CONTROL;\\\n\tuint32_t MULTI_LEVEL_QOS_CTRL;\\\n\tuint32_t MCIF_WB_SECURITY_LEVEL;\\\n\tuint32_t MCIF_WB_BUF_LUMA_SIZE;\\\n\tuint32_t MCIF_WB_BUF_CHROMA_SIZE;\\\n\tuint32_t MCIF_WB_BUF_1_ADDR_Y_HIGH;\\\n\tuint32_t MCIF_WB_BUF_1_ADDR_C_HIGH;\\\n\tuint32_t MCIF_WB_BUF_2_ADDR_Y_HIGH;\\\n\tuint32_t MCIF_WB_BUF_2_ADDR_C_HIGH;\\\n\tuint32_t MCIF_WB_BUF_3_ADDR_Y_HIGH;\\\n\tuint32_t MCIF_WB_BUF_3_ADDR_C_HIGH;\\\n\tuint32_t MCIF_WB_BUF_4_ADDR_Y_HIGH;\\\n\tuint32_t MCIF_WB_BUF_4_ADDR_C_HIGH;\\\n\tuint32_t MCIF_WB_BUF_1_RESOLUTION;\\\n\tuint32_t MCIF_WB_BUF_2_RESOLUTION;\\\n\tuint32_t MCIF_WB_BUF_3_RESOLUTION;\\\n\tuint32_t MCIF_WB_BUF_4_RESOLUTION;\\\n\tuint32_t SMU_WM_CONTROL\n\nstruct dcn20_mmhubbub_registers {\n\tMCIF_WB_REG_VARIABLE_LIST_DCN2_0;\n};\n\n\nstruct dcn20_mmhubbub_mask {\n\tMCIF_WB_REG_FIELD_LIST_DCN2_0(uint32_t);\n};\n\nstruct dcn20_mmhubbub_shift {\n\tMCIF_WB_REG_FIELD_LIST_DCN2_0(uint8_t);\n};\n\nstruct dcn20_mmhubbub {\n\tstruct mcif_wb base;\n\tconst struct dcn20_mmhubbub_registers *mcif_wb_regs;\n\tconst struct dcn20_mmhubbub_shift *mcif_wb_shift;\n\tconst struct dcn20_mmhubbub_mask *mcif_wb_mask;\n};\n\nvoid mmhubbub2_config_mcif_irq(struct mcif_wb *mcif_wb,\n\tstruct mcif_irq_params *params);\n\nvoid mmhubbub2_enable_mcif(struct mcif_wb *mcif_wb);\n\nvoid mmhubbub2_disable_mcif(struct mcif_wb *mcif_wb);\n\nvoid mcifwb2_dump_frame(struct mcif_wb *mcif_wb,\n\tstruct mcif_buf_params *mcif_params,\n\tenum dwb_scaler_mode out_format,\n\tunsigned int dest_width,\n\tunsigned int dest_height,\n\tstruct mcif_wb_frame_dump_info *dump_info,\n\tunsigned char *luma_buffer,\n\tunsigned char *chroma_buffer,\n\tunsigned char *dest_luma_buffer,\n\tunsigned char *dest_chroma_buffer);\n\nvoid dcn20_mmhubbub_construct(struct dcn20_mmhubbub *mcif_wb20,\n\tstruct dc_context *ctx,\n\tconst struct dcn20_mmhubbub_registers *mcif_wb_regs,\n\tconst struct dcn20_mmhubbub_shift *mcif_wb_shift,\n\tconst struct dcn20_mmhubbub_mask *mcif_wb_mask,\n\tint inst);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}