
CGRA - Modelling and Exploration (http://cgra-me.ece.utoronto.ca/)
Copyright (c) 2015-2023 University of Toronto. All Rights Reserved.
For research and academic purposes only. Commercial use is prohibited.
Please email questions to: Jason Anderson (janders@ece.utoronto.ca)
Compiled: Sep  8 2025 21:45:01

[INFO] Parsing DFG...
[INFO] Using C++ architecture ID hycube
[INFO] Architecture description: HyCUBE CGRA Architecture
[INFO] Creating "hycube" Architecture from C++...
[INFO] Creating MRRG...
[INFO] Creating Mapper 'ClusteredMapper'...
[INFO] Reducing MRRG...
[INFO] Mapping...
SEED: 10
Num of ops: 22Calculating ASAP!
Visiting op 'const0(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const0(const)
Rescheduled ops: 
Number scheduled: 1
Visiting op 'const1(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const1(const)
Rescheduled ops: 
Number scheduled: 2
Visiting op 'const1_dup0(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const1_dup0(const)
Rescheduled ops: 
Number scheduled: 3
Visiting op 'const2(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const2(const)
Rescheduled ops: 
Number scheduled: 4
Visiting op 'const3(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const3(const)
Rescheduled ops: 
Number scheduled: 5
Visiting op 'const4(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const4(const)
Rescheduled ops: 
Number scheduled: 6
Visiting op 'i10_add1(add)' with 2 operands:
Not scheduled: i10_mul1(mul)
Latestest start: -1
Visiting op 'i10_data_size1(const)' with 0 operands:
Latestest start: 0
Verifying bounds for i10_data_size1(const)
Rescheduled ops: 
Number scheduled: 7
Visiting op 'i10_mul1(mul)' with 2 operands:
Not scheduled: i5_add(add)
Latestest start: -1
Visiting op 'i11_store(store)' with 2 operands:
Not scheduled: i10_add1(add)
Latestest start: -1
Visiting op 'i2_add1(add)' with 2 operands:
Not scheduled: i2_mul1(mul)
Latestest start: -1
Visiting op 'i2_data_size1(const)' with 0 operands:
Latestest start: 0
Verifying bounds for i2_data_size1(const)
Rescheduled ops: 
Number scheduled: 8
Visiting op 'i2_mul1(mul)' with 2 operands:
Not scheduled: i5_add(add)
Latestest start: -1
Visiting op 'i3_load(load)' with 1 operands:
Not scheduled: i2_add1(add)
Latestest start: -1
Visiting op 'i4_mul(mul)' with 2 operands:
Not scheduled: i3_load(load)
Latestest start: -1
Visiting op 'i5_add(add)' with 2 operands:
Latestest start: 1
Verifying bounds for i5_add(add)
Rescheduled ops: 
Number scheduled: 9
Visiting op 'i6_add1(add)' with 2 operands:
Not scheduled: i6_mul1(mul)
Latestest start: -1
Visiting op 'i6_data_size1(const)' with 0 operands:
Latestest start: 0
Verifying bounds for i6_data_size1(const)
Rescheduled ops: 
Number scheduled: 10
Visiting op 'i6_mul1(mul)' with 2 operands:
Latestest start: 2
Verifying bounds for i6_mul1(mul)
Rescheduling i6_data_size1(const) at: 1
Rescheduled ops: 
Number scheduled: 11
Visiting op 'i7_load(load)' with 1 operands:
Not scheduled: i6_add1(add)
Latestest start: -1
Visiting op 'i8_mul(mul)' with 2 operands:
Not scheduled: i7_load(load)
Latestest start: -1
Visiting op 'i9_add(add)' with 2 operands:
Not scheduled: i4_mul(mul)
Latestest start: -1
ASAP Scheduling total :22 Scheduled: 11
Visiting op 'i10_add1(add)' with 2 operands:
Not scheduled: i10_mul1(mul)
Latestest start: -1
Visiting op 'i10_mul1(mul)' with 2 operands:
Latestest start: 2
Verifying bounds for i10_mul1(mul)
Rescheduling i10_data_size1(const) at: 1
Rescheduled ops: 
Number scheduled: 12
Visiting op 'i11_store(store)' with 2 operands:
Not scheduled: i10_add1(add)
Latestest start: -1
Visiting op 'i2_add1(add)' with 2 operands:
Not scheduled: i2_mul1(mul)
Latestest start: -1
Visiting op 'i2_mul1(mul)' with 2 operands:
Latestest start: 2
Verifying bounds for i2_mul1(mul)
Rescheduling i2_data_size1(const) at: 1
Rescheduled ops: 
Number scheduled: 13
Visiting op 'i3_load(load)' with 1 operands:
Not scheduled: i2_add1(add)
Latestest start: -1
Visiting op 'i4_mul(mul)' with 2 operands:
Not scheduled: i3_load(load)
Latestest start: -1
Visiting op 'i6_add1(add)' with 2 operands:
Latestest start: 3
Verifying bounds for i6_add1(add)
Rescheduling const1_dup0(const) at: 2
Rescheduled ops: 
Number scheduled: 14
Visiting op 'i7_load(load)' with 1 operands:
Latestest start: 3
Verifying bounds for i7_load(load)
Rescheduled ops: 
Number scheduled: 15
Visiting op 'i8_mul(mul)' with 2 operands:
Latestest start: 5
Verifying bounds for i8_mul(mul)
Rescheduling const3(const) at: 4
Rescheduled ops: 
Number scheduled: 16
Visiting op 'i9_add(add)' with 2 operands:
Not scheduled: i4_mul(mul)
Latestest start: -1
ASAP Scheduling total :22 Scheduled: 16
Visiting op 'i10_add1(add)' with 2 operands:
Latestest start: 3
Verifying bounds for i10_add1(add)
Rescheduling const4(const) at: 2
Rescheduled ops: 
Number scheduled: 17
Visiting op 'i11_store(store)' with 2 operands:
Not scheduled: i9_add(add)
Latestest start: -1
Visiting op 'i2_add1(add)' with 2 operands:
Latestest start: 3
Verifying bounds for i2_add1(add)
Rescheduling const1(const) at: 2
Rescheduled ops: 
Number scheduled: 18
Visiting op 'i3_load(load)' with 1 operands:
Latestest start: 3
Verifying bounds for i3_load(load)
Rescheduled ops: 
Number scheduled: 19
Visiting op 'i4_mul(mul)' with 2 operands:
Latestest start: 5
Verifying bounds for i4_mul(mul)
Rescheduling const2(const) at: 4
Rescheduled ops: 
Number scheduled: 20
Visiting op 'i9_add(add)' with 2 operands:
Latestest start: 6
Verifying bounds for i9_add(add)
Rescheduled ops: 
Number scheduled: 21
ASAP Scheduling total :22 Scheduled: 21
Visiting op 'i11_store(store)' with 2 operands:
Latestest start: 6
Verifying bounds for i11_store(store)
Rescheduled ops: 
Number scheduled: 22
ASAP Scheduling total :22 Scheduled: 22
ASAP Scheduling complete!
Scheduling complete!
i8_mul  5
i6_mul1  2
i5_add  1
i4_mul  5
const1_dup0  2
const1  2
const3  4
i6_data_size1  1
i6_add1  3
const4  2
i7_load  3
i10_add1  3
i9_add  6
i3_load  3
i10_data_size1  1
i10_mul1  2
i2_add1  3
const0  0
const2  4
i2_mul1  2
i11_store  6
i2_data_size1  1
TMPack Result
cluster 0
const0(const) 0
i5_add(add) 0
cluster 1
const1(const) 1
i2_add1(add) 1
cluster 2
const1_dup0(const) 2
i6_add1(add) 2
cluster 3
const2(const) 3
i4_mul(mul) 3
cluster 4
const3(const) 4
i8_mul(mul) 4
cluster 5
const4(const) 5
i10_add1(add) 5
cluster 6
i10_data_size1(const) 6
i10_mul1(mul) 6
cluster 7
i2_data_size1(const) 7
i2_mul1(mul) 7
cluster 8
i6_data_size1(const) 8
i6_mul1(mul) 8
cluster 9
i3_load(load) 9
cluster 10
i7_load(load) 10
cluster 11
i9_add(add) 11
cluster 12
i11_store(store) 12
Finding delta Costs:
Total Cost: 52.69
ITERATION: 0
Initial Temperature is 103.862
initial mapping: Operation Mapping Result:
const0(const):   0:pe_c0_r3.const_val.const

const1(const):   0:pe_c2_r1.const_val.const

const1_dup0(const):   0:pe_c0_r0.const_val.const

const2(const):   0:pe_c2_r2.const_val.const

const3(const):   0:pe_c1_r0.const_val.const

const4(const):   0:pe_c3_r3.const_val.const

i10_add1(add):   0:pe_c3_r3.ALU.fu

i10_data_size1(const):   0:pe_c0_r1.const_val.const

i10_mul1(mul):   0:pe_c0_r1.ALU.fu

i11_store(store):   0:mem_3.mem_unit.mem

i2_add1(add):   0:pe_c2_r1.ALU.fu

i2_data_size1(const):   0:pe_c2_r0.const_val.const

i2_mul1(mul):   0:pe_c2_r0.ALU.fu

i3_load(load):   0:mem_1.mem_unit.mem

i4_mul(mul):   0:pe_c2_r2.ALU.fu

i5_add(add):   0:pe_c0_r3.ALU.fu

i6_add1(add):   0:pe_c0_r0.ALU.fu

i6_data_size1(const):   0:pe_c1_r2.const_val.const

i6_mul1(mul):   0:pe_c1_r2.ALU.fu

i7_load(load):   0:mem_0.mem_unit.mem

i8_mul(mul):   0:pe_c1_r0.ALU.fu

i9_add(add):   0:pe_c1_r3.ALU.fu


Connection Mapping Result:
const0_out:
__NOT_MAPPED__
const1_out:
__NOT_MAPPED__
const1_dup0_out:
__NOT_MAPPED__
const2_out:
__NOT_MAPPED__
const3_out:
__NOT_MAPPED__
const4_out:
__NOT_MAPPED__
i10_add1_out:
__NOT_MAPPED__
i10_data_size1_out:
__NOT_MAPPED__
i10_mul1_out:
__NOT_MAPPED__
i2_add1_out:
__NOT_MAPPED__
i2_data_size1_out:
__NOT_MAPPED__
i2_mul1_out:
__NOT_MAPPED__
i3_load_out:
__NOT_MAPPED__
i4_mul_out:
__NOT_MAPPED__
i5_add_out:
__NOT_MAPPED__
i6_add1_out:
__NOT_MAPPED__
i6_data_size1_out:
__NOT_MAPPED__
i6_mul1_out:
__NOT_MAPPED__
i7_load_out:
__NOT_MAPPED__
i8_mul_out:
__NOT_MAPPED__
i9_add_out:
__NOT_MAPPED__
Begin annealing
Iteration start: temp=103.862
Iteration start: temp=98.6687
Iteration start: temp=93.7352
Iteration start: temp=89.0485
Iteration start: temp=84.5961
Iteration start: temp=80.3663
Iteration start: temp=76.3479
Iteration start: temp=72.5305
Iteration start: temp=68.904
Iteration start: temp=65.4588
Iteration start: temp=62.1859
Iteration start: temp=59.0766
Iteration start: temp=56.1228
Iteration start: temp=53.3166
Iteration start: temp=50.6508
Iteration start: temp=48.1182
Iteration start: temp=45.7123
Iteration start: temp=43.4267
Iteration start: temp=41.2554
Iteration start: temp=39.1926
Iteration start: temp=37.233
Iteration start: temp=35.3713
Iteration start: temp=33.6028
Iteration start: temp=31.9226
Iteration start: temp=30.3265
Iteration start: temp=28.8102
Iteration start: temp=27.3697
Iteration start: temp=26.0012
Iteration start: temp=24.7011
Iteration start: temp=23.4661
Iteration start: temp=22.2928
Iteration start: temp=21.1781
Iteration start: temp=20.1192
Iteration start: temp=19.1133
Iteration start: temp=18.1576
Iteration start: temp=17.2497
Iteration start: temp=16.3872
Iteration start: temp=15.5679
Iteration start: temp=14.7895
Iteration start: temp=14.05
Iteration start: temp=13.3475
Iteration start: temp=12.6801
Iteration start: temp=12.0461
Iteration start: temp=11.4438
Iteration start: temp=10.8716
Iteration start: temp=10.328
Iteration start: temp=9.81164
Iteration start: temp=9.32106
Iteration start: temp=8.85501
Iteration start: temp=8.41226
Iteration start: temp=7.99164
Iteration start: temp=7.59206
Iteration start: temp=7.21246
Iteration start: temp=6.85183
Iteration start: temp=6.50924
Iteration start: temp=6.18378
Iteration start: temp=5.87459
Iteration start: temp=5.58086
Iteration start: temp=5.30182
Iteration start: temp=5.03673
Iteration start: temp=4.78489
Iteration start: temp=4.54565
Iteration start: temp=4.31836
Iteration start: temp=4.10245
Iteration start: temp=3.89732
Iteration start: temp=3.70246
Iteration start: temp=3.51734
Iteration start: temp=3.34147
Iteration start: temp=3.17439
Iteration start: temp=3.01568
Iteration start: temp=2.86489
Iteration start: temp=2.72165
Iteration start: temp=2.17732
Iteration start: temp=2.06845
Iteration start: temp=1.65476
Iteration start: temp=1.32381
Iteration start: temp=1.05905
Iteration start: temp=0.847238
Iteration start: temp=0.67779
Iteration start: temp=0.542232
Iteration start: temp=0.433786
Iteration start: temp=0.347029
Iteration start: temp=0.277623
Iteration start: temp=0.222098
Iteration start: temp=0.177679
Iteration start: temp=0.142143
Iteration start: temp=0.113714
Operation Mapping Result:
const0(const):   0:pe_c3_r1.const_val.const

const1(const):   0:pe_c1_r1.const_val.const

const1_dup0(const):   0:pe_c1_r0.const_val.const

const2(const):   0:pe_c0_r2.const_val.const

const3(const):   0:pe_c0_r0.const_val.const

const4(const):   0:pe_c2_r2.const_val.const

i10_add1(add):   0:pe_c2_r2.ALU.fu

i10_data_size1(const):   0:pe_c2_r1.const_val.const

i10_mul1(mul):   0:pe_c2_r1.ALU.fu

i11_store(store):   0:mem_2.mem_unit.mem

i2_add1(add):   0:pe_c1_r1.ALU.fu

i2_data_size1(const):   0:pe_c2_r0.const_val.const

i2_mul1(mul):   0:pe_c2_r0.ALU.fu

i3_load(load):   0:mem_1.mem_unit.mem

i4_mul(mul):   0:pe_c0_r2.ALU.fu

i5_add(add):   0:pe_c3_r1.ALU.fu

i6_add1(add):   0:pe_c1_r0.ALU.fu

i6_data_size1(const):   0:pe_c3_r0.const_val.const

i6_mul1(mul):   0:pe_c3_r0.ALU.fu

i7_load(load):   0:mem_0.mem_unit.mem

i8_mul(mul):   0:pe_c0_r0.ALU.fu

i9_add(add):   0:pe_c0_r1.ALU.fu


Connection Mapping Result:
const0_out:
__NOT_MAPPED__
const1_out:
__NOT_MAPPED__
const1_dup0_out:
__NOT_MAPPED__
const2_out:
__NOT_MAPPED__
const3_out:
__NOT_MAPPED__
const4_out:
__NOT_MAPPED__
i10_add1_out:
__NOT_MAPPED__
i10_data_size1_out:
__NOT_MAPPED__
i10_mul1_out:
__NOT_MAPPED__
i2_add1_out:
__NOT_MAPPED__
i2_data_size1_out:
__NOT_MAPPED__
i2_mul1_out:
__NOT_MAPPED__
i3_load_out:
__NOT_MAPPED__
i4_mul_out:
__NOT_MAPPED__
i5_add_out:
__NOT_MAPPED__
i6_add1_out:
__NOT_MAPPED__
i6_data_size1_out:
__NOT_MAPPED__
i6_mul1_out:
__NOT_MAPPED__
i7_load_out:
__NOT_MAPPED__
i8_mul_out:
__NOT_MAPPED__
i9_add_out:
__NOT_MAPPED__
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.05
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.05
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.05
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.05
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.05
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.05
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 21.21
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.05
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.1
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 11.11
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.05
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.14
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 11.11
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.1
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.1
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.06
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.14
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_3.in2
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_4.in1
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.1
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 11.11
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.05
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 14.14
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.07
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.1
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 7.07
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.05
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 7.27
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.1
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.07
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 14.74
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.05
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 11.11
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.1
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.06
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.14
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.1
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.1
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 11.11
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.14
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.05
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 11.51
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.1
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.05
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 21.21
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.05
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.05
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.05
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.05
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.05
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.0535
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 7.6809
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.107
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.0749
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 15.3618
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.0535
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 11.1177
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.107
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.0642
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.1498
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.107
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.107
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 11.1177
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.1498
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.0535
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 11.9257
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.107
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.0535
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 21.2247
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.0535
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.0535
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.0535
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.0535
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.0535
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.05724
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 8.10024
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.1145
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.08014
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 15.3844
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.05724
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 11.1259
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.1145
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.06869
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.1603
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.1145
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.1145
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 11.1259
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.1603
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.05724
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 12.3501
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.1145
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.05724
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 21.2404
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.05724
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.05724
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.05724
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.05724
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.05724
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.06125
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 8.52817
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.1225
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.08575
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 15.4079
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.06125
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 11.1348
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.1225
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.0735
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.1715
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.1225
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.1225
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 11.1348
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.1715
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.06125
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 12.7832
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.1225
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.06125
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 21.2573
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.06125
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.06125
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.06125
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.06125
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.06125
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.06554
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 8.96484
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.1311
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.09176
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 15.4322
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.06554
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 11.1442
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.1311
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.07865
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.1835
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.1311
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.1311
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 11.1442
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.1835
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.06554
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 13.2254
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.1311
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.06554
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 21.2753
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.06554
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.06554
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.06554
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.06554
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.06554
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.07013
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 9.4104
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.1403
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.09818
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 15.4576
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.07013
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 11.1543
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.1403
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.08415
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.1964
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.1403
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.1403
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 11.1543
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.1964
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.07013
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 13.6767
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.1403
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.07013
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 21.2945
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.07013
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.07013
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.07013
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.07013
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.07013
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.07504
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 9.865
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.1501
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.10505
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 15.4839
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.07504
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 11.1651
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.1501
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.09004
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.2101
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.1501
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.1501
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 11.1651
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.2101
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.07504
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 14.1373
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.1501
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.07504
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 21.3152
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.07504
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.07504
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.07504
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.07504
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.07504
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.08029
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 10.3288
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.1606
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.1124
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 15.5114
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.08029
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 11.1766
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.1606
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.09635
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.2248
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.1606
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.1606
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 11.1766
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.2248
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.08029
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 14.6075
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.1606
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.08029
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 21.3372
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.08029
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.08029
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.08029
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.08029
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.08029
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.08591
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 10.802
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.1718
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.12027
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 15.54
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.08591
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 11.189
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.1718
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.10309
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.2405
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.1718
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.1718
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 11.189
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.2405
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.08591
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 15.0873
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.1718
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.08591
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 21.3608
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.08591
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.08591
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.08591
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.08591
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.08591
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.09192
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 11.2022
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_0.in4
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.mux_2.in0
0:pe_c0_r0.mux_2.mux
0:pe_c0_r0.crossbar.mux_3.in2
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_2.in0
0:mem_2.mux_data.in0
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.1838
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.12869
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 15.5698
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.09192
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 11.421
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.1838
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.11031
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.2574
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.1838
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.1838
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 11.2022
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.2574
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.09192
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 15.2758
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_2.in1
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_3.in0
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_1.in2
0:mem_1.mux_addr.in2
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.1838
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.09192
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 21.6048
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.09192
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.09192
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.09192
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.09192
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.09192
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.09836
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 11.3353
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.1967
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.1377
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 15.6009
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.09836
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 11.6582
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.1967
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.11803
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.2754
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.1967
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.1967
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 11.8792
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.2754
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.09836
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 15.414
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.1967
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.09836
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 21.855
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.09836
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.09836
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.09836
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.09836
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.09836
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.10524
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 11.61
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.2105
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.14734
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 15.6335
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.10524
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 11.6778
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.2105
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.12629
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.2947
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.2105
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.2105
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 12.5703
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.2947
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.10524
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 15.762
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_0.in4
0:pe_c1_r1.crossbar.mux_0.mux
0:pe_c1_r0.mux_2.in0
0:pe_c1_r0.mux_2.mux
0:pe_c1_r0.crossbar.mux_3.in2
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_1.in0
0:mem_1.mux_addr.in0
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.2105
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.10524
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 21.8883
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.10524
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.10524
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.10524
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.10524
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.10524
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.11261
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 11.6985
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_0.in4
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.mux_2.in0
0:pe_c0_r0.mux_2.mux
0:pe_c0_r0.crossbar.mux_3.in2
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_2.in0
0:mem_2.mux_data.in0
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.2252
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.15765
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 15.6675
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.11261
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 13.0507
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.2252
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.13513
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.3153
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.2252
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.2252
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 12.5999
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.3153
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_3.in4
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_2.in1
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_4.in0
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.11261
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 15.7886
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_2.in4
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_3.in0
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.mux_1.in0
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_1.in2
0:mem_1.mux_addr.in2
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.2252
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.11261
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 22.8252
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.11261
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.11261
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.11261
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.11261
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.11261
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.12049
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 11.9487
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.241
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.16869
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 16.3859
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.12049
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 14.6794
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.241
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.14459
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.3374
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.241
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.241
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 12.6308
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.3374
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.12049
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 16.0451
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.241
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.12049
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 23.7823
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.12049
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.12049
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.12049
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.12049
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.12049
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.12893
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 12.2382
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.2579
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.1805
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 17.1197
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.12893
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 14.7321
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.2579
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.15471
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.361
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.2579
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.2579
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 12.663
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.361
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.12893
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 16.5712
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.2579
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.12893
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 23.8404
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.12893
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.12893
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.12893
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.12893
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.12893
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.13795
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 12.7658
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.2759
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.19313
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 17.1726
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.13795
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 14.7864
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.2759
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.16554
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.3863
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.2759
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.2759
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 12.6967
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.3863
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.13795
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 17.0392
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.mux_2.in0
0:pe_c0_r0.mux_2.mux
0:pe_c0_r0.crossbar.mux_3.in2
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_1.in0
0:mem_1.mux_addr.in0
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.2759
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.13795
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 23.9013
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.13795
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.13795
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.13795
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.13795
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.13795
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.14761
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 12.9663
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_0.in4
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.mux_2.in0
0:pe_c0_r0.mux_2.mux
0:pe_c0_r0.crossbar.mux_3.in2
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_2.in0
0:mem_2.mux_data.in0
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.2952
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.20665
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 17.2275
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.14761
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 15.3115
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.2952
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.17713
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.4133
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.2952
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.2952
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 12.7318
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.4133
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.14761
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 17.1876
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.2952
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.14761
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 23.9651
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.14761
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.14761
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.14761
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.14761
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.14761
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.15794
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 13.1426
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.3159
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.22112
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 17.2846
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.15794
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 16.0847
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.3159
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.18953
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.4422
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.3159
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.3159
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 12.7686
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.4422
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.15794
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 17.5059
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.3159
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.15794
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 24.032
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.15794
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.15794
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.15794
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.15794
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.15794
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.169
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 13.6958
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.338
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.2366
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 17.3439
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.169
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 16.1564
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.338
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.2028
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.4732
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.338
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.338
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 12.8072
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.4732
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.169
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 17.8993
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_2.in1
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_3.in0
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_1.in2
0:mem_1.mux_addr.in2
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.338
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.169
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 24.3413
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.169
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.169
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.169
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.169
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.169
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.18083
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 14.0186
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.3617
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.25316
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 17.4058
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.18083
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 16.2303
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.3617
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.21699
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.5063
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.3617
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.3617
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 13.5724
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.5063
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.18083
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 18.1632
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.3617
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.18083
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 24.6589
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.18083
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.18083
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.18083
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.18083
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.18083
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.19348
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 14.348
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.387
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.27088
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 17.4702
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.19348
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 16.3064
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.387
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.23218
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.5418
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.387
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.387
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 14.3541
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.5418
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.19348
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 18.5089
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_2.in4
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_3.in0
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.mux_1.in0
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_1.in2
0:mem_1.mux_addr.in2
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.387
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.19348
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 25.7172
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.19348
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.19348
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.19348
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.19348
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.19348
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.20703
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 14.6842
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.4141
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.28984
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 17.5374
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.20703
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 16.385
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.4141
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.24843
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.5797
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.4141
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.4141
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 14.4132
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.5797
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.20703
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 18.8498
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.4141
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.20703
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 26.0351
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_2.in1
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
0:pe_c1_r3.mux_0.in1
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_3.in0
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_2.in3
0:mem_2.mux_addr.in3
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.20703
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.20703
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.20703
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.20703
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.20703
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.22152
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 15.0274
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.443
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.31013
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 17.6076
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.22152
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 16.4662
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.443
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.26582
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.6203
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.443
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.443
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 14.4747
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.6203
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.22152
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 19.4535
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.443
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.22152
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 26.1076
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_2.in5
0:pe_c2_r2.crossbar.mux_2.mux
0:pe_c2_r3.reg0.in
0:pe_c2_r3.reg0.reg
0:pe_c2_r3.mux_0.in1
0:pe_c2_r3.mux_0.mux
0:pe_c2_r3.crossbar.mux_3.in0
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.reg1.in
0:pe_c1_r3.reg1.reg
0:pe_c1_r3.mux_1.in1
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_3.in1
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_2.in3
0:mem_2.mux_addr.in3
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.22152
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.22152
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.22152
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.22152
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.22152
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.23703
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 15.5444
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_0.in4
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.mux_2.in0
0:pe_c0_r0.mux_2.mux
0:pe_c0_r0.crossbar.mux_3.in2
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_2.in0
0:mem_2.mux_data.in0
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.4741
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.33184
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 17.6809
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.23703
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 16.8015
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.4741
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.28443
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.6637
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.4741
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.4741
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 14.5386
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.6637
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.23703
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 19.8187
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_3.in4
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_3.in1
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_1.in1
0:mem_1.mux_addr.in1
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.4741
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.23703
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 26.1851
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_2.in1
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
0:pe_c1_r3.mux_0.in1
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_3.in0
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_2.in3
0:mem_2.mux_addr.in3
0:mem_2.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i10_add1 1  1
0:pe_c2_r2.ALU.fu
const4 i10_add1   1any2input
cost 5.23703
0:pe_c2_r2.const_val.out
0:pe_c2_r2.const_val.out
0:pe_c2_r2.crossbar.mux_5.in6
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i8_mul 1  1
0:pe_c0_r0.ALU.fu
const3 i8_mul   1any2input
cost 5.23703
0:pe_c0_r0.const_val.out
0:pe_c0_r0.const_val.out
0:pe_c0_r0.crossbar.mux_5.in6
0:pe_c0_r0.crossbar.mux_5.mux
0:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i4_mul 1  1
0:pe_c0_r2.ALU.fu
const2 i4_mul   1any2input
cost 5.23703
0:pe_c0_r2.const_val.out
0:pe_c0_r2.const_val.out
0:pe_c0_r2.crossbar.mux_5.in6
0:pe_c0_r2.crossbar.mux_5.mux
0:pe_c0_r2.regb.reg
0:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_dup0_out
Routing node: const1_dup0_out
MAPPING From: const1_dup0 i6_add1 1  1
0:pe_c1_r0.ALU.fu
const1_dup0 i6_add1   1any2input
cost 5.23703
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_5.in6
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
0:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
const1 i2_add1   1any2input
cost 5.23703
0:pe_c1_r1.const_val.out
0:pe_c1_r1.const_val.out
0:pe_c1_r1.crossbar.mux_5.in6
0:pe_c1_r1.crossbar.mux_5.mux
0:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_data_size1_out
Routing node: i2_data_size1_out
MAPPING From: i2_data_size1 i2_mul1 1  1
0:pe_c2_r0.ALU.fu
i2_data_size1 i2_mul1   1any2input
cost 5.25362
0:pe_c2_r0.const_val.out
0:pe_c2_r0.const_val.out
0:pe_c2_r0.crossbar.mux_5.in6
0:pe_c2_r0.crossbar.mux_5.mux
0:pe_c2_r0.regb.reg
0:pe_c2_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_add_out
Routing node: i9_add_out
MAPPING From: i9_add i11_store 1  1
0:mem_2.mem_unit.mem
i9_add i11_store   0data
cost 15.7353
0:pe_c0_r1.ALU.out
0:pe_c0_r1.ALU.out
0:pe_c0_r1.crossbar.in4
0:pe_c0_r1.crossbar.mux_3.in4
0:pe_c0_r1.crossbar.mux_3.mux
0:mem_2.in1
0:mem_2.mux_data.in1
0:mem_2.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_mul_out
Routing node: i8_mul_out
MAPPING From: i8_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i8_mul i9_add   1any2input
cost 10.5072
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.crossbar.in4
0:pe_c0_r0.crossbar.mux_2.in4
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_4.in0
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
0:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_load_out
Routing node: i7_load_out
MAPPING From: i7_load i8_mul 1  1
0:pe_c0_r0.ALU.fu
i7_load i8_mul   2any2input
cost 7.35507
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_mul1_out
Routing node: i6_mul1_out
MAPPING From: i6_mul1 i6_add1 1  1
0:pe_c1_r0.ALU.fu
i6_mul1 i6_add1   1any2input
cost 17.7575
0:pe_c3_r0.ALU.out
0:pe_c3_r0.ALU.out
0:pe_c3_r0.crossbar.in4
0:pe_c3_r0.crossbar.mux_3.in4
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_4.in1
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_data_size1_out
Routing node: i6_data_size1_out
MAPPING From: i6_data_size1 i6_mul1 1  1
0:pe_c3_r0.ALU.fu
i6_data_size1 i6_mul1   1any2input
cost 5.25362
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
0:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_add1_out
Routing node: i6_add1_out
MAPPING From: i6_add1 i7_load 1  1
0:mem_0.mem_unit.mem
i6_add1 i7_load   0addr
cost 17.1448
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_3.in4
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_3.in1
0:pe_c0_r0.crossbar.mux_3.mux
0:mem_0.in0
0:mem_0.mux_addr.in0
0:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_add_out
Routing node: i5_add_out
MAPPING From: i5_add i6_mul1 i2_mul1 i5_add i10_mul1 4  4
0:pe_c2_r1.ALU.fu
i5_add i10_mul1   1any2input
cost 10.5072
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_4.in1
0:pe_c2_r1.crossbar.mux_4.mux
0:pe_c2_r1.rega.reg
0:pe_c2_r1.ALU.in_a
0:pe_c3_r1.ALU.fu
i5_add i5_add   1any2input
cost 6.30434
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_4.in4
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
0:pe_c2_r0.ALU.fu
i5_add i2_mul1   1any2input
cost 14.7101
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_3.in4
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_0.in1
0:pe_c2_r1.crossbar.mux_0.mux
0:pe_c2_r0.mux_2.in0
0:pe_c2_r0.mux_2.mux
0:pe_c2_r0.crossbar.mux_4.in2
0:pe_c2_r0.crossbar.mux_4.mux
0:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c3_r0.ALU.fu
i5_add i6_mul1   1any2input
cost 10.5072
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_0.in4
0:pe_c3_r1.crossbar.mux_0.mux
0:pe_c3_r0.mux_2.in0
0:pe_c3_r0.mux_2.mux
0:pe_c3_r0.crossbar.mux_4.in2
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
0:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_mul_out
Routing node: i4_mul_out
MAPPING From: i4_mul i9_add 1  1
0:pe_c0_r1.ALU.fu
i4_mul i9_add   1any2input
cost 10.5072
0:pe_c0_r2.ALU.out
0:pe_c0_r2.ALU.out
0:pe_c0_r2.crossbar.in4
0:pe_c0_r2.crossbar.mux_0.in4
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.mux_2.in0
0:pe_c0_r1.mux_2.mux
0:pe_c0_r1.crossbar.mux_5.in2
0:pe_c0_r1.crossbar.mux_5.mux
0:pe_c0_r1.regb.reg
0:pe_c0_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_load_out
Routing node: i3_load_out
MAPPING From: i3_load i4_mul 1  1
0:pe_c0_r2.ALU.fu
i3_load i4_mul   2any2input
cost 14.6053
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_2.in3
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
0:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_mul1_out
Routing node: i2_mul1_out
MAPPING From: i2_mul1 i2_add1 1  1
0:pe_c1_r1.ALU.fu
i2_mul1 i2_add1   1any2input
cost 14.7101
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_4.in1
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const0_out
Routing node: const0_out
MAPPING From: const0 i5_add 1  1
0:pe_c3_r1.ALU.fu
const0 i5_add   1any2input
cost 5.25362
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i2_add1_out
Routing node: i2_add1_out
MAPPING From: i2_add1 i3_load 1  1
0:mem_1.mem_unit.mem
i2_add1 i3_load   0addr
cost 19.9637
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_2.in4
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.mux_0.in0
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_3.in0
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_3.in1
0:pe_c0_r3.crossbar.mux_3.mux
0:mem_1.in3
0:mem_1.mux_addr.in3
0:mem_1.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_mul1_out
Routing node: i10_mul1_out
MAPPING From: i10_mul1 i10_add1 1  1
0:pe_c2_r2.ALU.fu
i10_mul1 i10_add1   1any2input
cost 10.5072
0:pe_c2_r1.ALU.out
0:pe_c2_r1.ALU.out
0:pe_c2_r1.crossbar.in4
0:pe_c2_r1.crossbar.mux_2.in4
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_4.in0
0:pe_c2_r2.crossbar.mux_4.mux
0:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_data_size1_out
Routing node: i10_data_size1_out
MAPPING From: i10_data_size1 i10_mul1 1  1
0:pe_c2_r1.ALU.fu
i10_data_size1 i10_mul1   1any2input
cost 5.25362
0:pe_c2_r1.const_val.out
0:pe_c2_r1.const_val.out
0:pe_c2_r1.crossbar.mux_5.in6
0:pe_c2_r1.crossbar.mux_5.mux
0:pe_c2_r1.regb.reg
0:pe_c2_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_add1_out
Routing node: i10_add1_out
MAPPING From: i10_add1 i11_store 1  1
0:mem_2.mem_unit.mem
i10_add1 i11_store   3addr
cost 27.1441
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.RES.in
0:pe_c2_r2.RES.reg
0:pe_c2_r2.crossbar.in5
0:pe_c2_r2.crossbar.mux_3.in5
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_3.in1
0:pe_c0_r2.crossbar.mux_3.mux
0:mem_2.in2
0:mem_2.mux_addr.in2
0:mem_2.mux_addr.mux
overuse_ok=1 opgraph_covered=1
GRAPH COVERED: 1   1
Number of routing resoucres used: 209
Finding delta Costs:
Total Cost: 30.855
[INFO] clusters greater than 1: 9
start of PCKM:Packing Mapper +0.000000 @0.000000
                    Schedule +0.004827 @0.004827
                      TMPACK +0.001192 @0.006020
           Placer iteration0 +0.065942 @0.071962
           Router iteration0 +0.174314 @0.246277
  end of PCKM:Packing Mapper +0.000766 @0.247042
[INFO] Mapping Success: 1
[INFO] Mapping Time: 0.247037
[INFO] Mapping Timeout: 0
Operation Mapping Result:
const0(const):   0:pe_c3_r1.const_val.const

const1(const):   0:pe_c1_r1.const_val.const

const1_dup0(const):   0:pe_c1_r0.const_val.const

const2(const):   0:pe_c0_r2.const_val.const

const3(const):   0:pe_c0_r0.const_val.const

const4(const):   0:pe_c2_r2.const_val.const

i10_add1(add):   0:pe_c2_r2.ALU.fu

i10_data_size1(const):   0:pe_c2_r1.const_val.const

i10_mul1(mul):   0:pe_c2_r1.ALU.fu

i11_store(store):   0:mem_2.mem_unit.mem

i2_add1(add):   0:pe_c1_r1.ALU.fu

i2_data_size1(const):   0:pe_c2_r0.const_val.const

i2_mul1(mul):   0:pe_c2_r0.ALU.fu

i3_load(load):   0:mem_1.mem_unit.mem

i4_mul(mul):   0:pe_c0_r2.ALU.fu

i5_add(add):   0:pe_c3_r1.ALU.fu

i6_add1(add):   0:pe_c1_r0.ALU.fu

i6_data_size1(const):   0:pe_c3_r0.const_val.const

i6_mul1(mul):   0:pe_c3_r0.ALU.fu

i7_load(load):   0:mem_0.mem_unit.mem

i8_mul(mul):   0:pe_c0_r0.ALU.fu

i9_add(add):   0:pe_c0_r1.ALU.fu


Connection Mapping Result:
const0_out:
  0:pe_c3_r1.ALU.in_b
  0:pe_c3_r1.const_val.out
  0:pe_c3_r1.crossbar.in6
  0:pe_c3_r1.crossbar.mux_5.in6
  0:pe_c3_r1.crossbar.mux_5.mux
  0:pe_c3_r1.regb.m_in
  0:pe_c3_r1.regb.in
  0:pe_c3_r1.crossbar.out5
  0:pe_c3_r1.crossbar.mux_5.out
  0:pe_c3_r1.regb.reg
  0:pe_c3_r1.regb.out
  0:pe_c3_r1.regb.m_out

const1_out:
  0:pe_c1_r1.ALU.in_b
  0:pe_c1_r1.const_val.out
  0:pe_c1_r1.crossbar.in6
  0:pe_c1_r1.crossbar.mux_5.in6
  0:pe_c1_r1.crossbar.mux_5.mux
  0:pe_c1_r1.regb.in
  0:pe_c1_r1.regb.m_in
  0:pe_c1_r1.crossbar.out5
  0:pe_c1_r1.crossbar.mux_5.out
  0:pe_c1_r1.regb.reg
  0:pe_c1_r1.regb.out
  0:pe_c1_r1.regb.m_out

const1_dup0_out:
  0:pe_c1_r0.regb.reg
  0:pe_c1_r0.regb.out
  0:pe_c1_r0.regb.m_out
  0:pe_c1_r0.crossbar.mux_5.in6
  0:pe_c1_r0.crossbar.mux_5.mux
  0:pe_c1_r0.regb.m_in
  0:pe_c1_r0.regb.in
  0:pe_c1_r0.crossbar.out5
  0:pe_c1_r0.crossbar.mux_5.out
  0:pe_c1_r0.ALU.in_b
  0:pe_c1_r0.const_val.out
  0:pe_c1_r0.crossbar.in6

const2_out:
  0:pe_c0_r2.const_val.out
  0:pe_c0_r2.crossbar.in6
  0:pe_c0_r2.ALU.in_b
  0:pe_c0_r2.regb.reg
  0:pe_c0_r2.regb.out
  0:pe_c0_r2.regb.m_out
  0:pe_c0_r2.crossbar.mux_5.in6
  0:pe_c0_r2.regb.m_in
  0:pe_c0_r2.regb.in
  0:pe_c0_r2.crossbar.mux_5.mux
  0:pe_c0_r2.crossbar.out5
  0:pe_c0_r2.crossbar.mux_5.out

const3_out:
  0:pe_c0_r0.ALU.in_b
  0:pe_c0_r0.regb.reg
  0:pe_c0_r0.regb.out
  0:pe_c0_r0.regb.m_out
  0:pe_c0_r0.crossbar.mux_5.in6
  0:pe_c0_r0.crossbar.mux_5.mux
  0:pe_c0_r0.regb.m_in
  0:pe_c0_r0.regb.in
  0:pe_c0_r0.crossbar.out5
  0:pe_c0_r0.crossbar.mux_5.out
  0:pe_c0_r0.const_val.out
  0:pe_c0_r0.crossbar.in6

const4_out:
  0:pe_c2_r2.crossbar.mux_5.in6
  0:pe_c2_r2.crossbar.mux_5.mux
  0:pe_c2_r2.regb.m_in
  0:pe_c2_r2.regb.in
  0:pe_c2_r2.crossbar.out5
  0:pe_c2_r2.crossbar.mux_5.out
  0:pe_c2_r2.ALU.in_b
  0:pe_c2_r2.const_val.out
  0:pe_c2_r2.crossbar.in6
  0:pe_c2_r2.regb.reg
  0:pe_c2_r2.regb.out
  0:pe_c2_r2.regb.m_out

i10_add1_out:
  0:pe_c0_r2.out3
  0:pe_c0_r2.crossbar.mux_3.mux
  0:pe_c0_r2.crossbar.out3
  0:pe_c0_r2.crossbar.mux_3.out
  0:pe_c0_r2.crossbar.mux_3.in1
  0:mem_2.mux_addr.in2
  0:mem_2.mux_addr.out
  0:mem_2.mux_addr.mux
  0:mem_2.mem_unit.addr
  0:mem_2.in2
  0:pe_c2_r2.crossbar.in5
  0:pe_c2_r2.crossbar.mux_3.in5
  0:pe_c2_r2.crossbar.mux_3.mux
  0:pe_c2_r2.out3
  0:pe_c1_r2.in1
  0:pe_c2_r2.crossbar.out3
  0:pe_c2_r2.crossbar.mux_3.out
  0:pe_c1_r2.crossbar.mux_3.in1
  0:pe_c1_r2.crossbar.mux_3.mux
  0:pe_c1_r2.out3
  0:pe_c0_r2.in1
  0:pe_c1_r2.crossbar.out3
  0:pe_c1_r2.crossbar.mux_3.out
  0:pe_c2_r2.ALU.out
  0:pe_c2_r2.RES.in
  0:pe_c2_r2.RES.m_in
  0:pe_c2_r2.RES.reg
  0:pe_c2_r2.RES.out
  0:pe_c2_r2.RES.m_out
  0:pe_c1_r2.mux_1.in1
  0:pe_c1_r2.mux_1.mux
  0:pe_c1_r2.mux_1.out
  0:pe_c1_r2.crossbar.in1
  0:pe_c1_r2.reg1.in
  0:pe_c1_r2.reg1.m_in
  0:pe_c1_r2.reg1.reg
  0:pe_c1_r2.reg1.out
  0:pe_c1_r2.reg1.m_out
  0:pe_c0_r2.reg1.in
  0:pe_c0_r2.reg1.m_in
  0:pe_c0_r2.mux_1.in1
  0:pe_c0_r2.mux_1.mux
  0:pe_c0_r2.mux_1.out
  0:pe_c0_r2.crossbar.in1
  0:pe_c0_r2.reg1.reg
  0:pe_c0_r2.reg1.out
  0:pe_c0_r2.reg1.m_out

i10_data_size1_out:
  0:pe_c2_r1.ALU.in_b
  0:pe_c2_r1.const_val.out
  0:pe_c2_r1.crossbar.in6
  0:pe_c2_r1.crossbar.mux_5.in6
  0:pe_c2_r1.crossbar.mux_5.mux
  0:pe_c2_r1.regb.m_in
  0:pe_c2_r1.regb.in
  0:pe_c2_r1.crossbar.out5
  0:pe_c2_r1.crossbar.mux_5.out
  0:pe_c2_r1.regb.reg
  0:pe_c2_r1.regb.out
  0:pe_c2_r1.regb.m_out

i10_mul1_out:
  0:pe_c2_r1.ALU.out
  0:pe_c2_r1.crossbar.in4
  0:pe_c2_r1.crossbar.mux_2.in4
  0:pe_c2_r1.crossbar.mux_2.mux
  0:pe_c2_r2.in0
  0:pe_c2_r1.out2
  0:pe_c2_r1.crossbar.out2
  0:pe_c2_r1.crossbar.mux_2.out
  0:pe_c2_r2.crossbar.mux_4.in0
  0:pe_c2_r2.crossbar.mux_4.mux
  0:pe_c2_r2.rega.m_in
  0:pe_c2_r2.crossbar.out4
  0:pe_c2_r2.rega.in
  0:pe_c2_r2.crossbar.mux_4.out
  0:pe_c2_r2.mux_0.in0
  0:pe_c2_r2.mux_0.mux
  0:pe_c2_r2.mux_0.out
  0:pe_c2_r2.crossbar.in0
  0:pe_c2_r2.ALU.in_a
  0:pe_c2_r2.rega.reg
  0:pe_c2_r2.rega.out
  0:pe_c2_r2.rega.m_out

i2_add1_out:
  0:pe_c0_r3.mux_1.in0
  0:pe_c0_r3.mux_1.mux
  0:pe_c0_r3.mux_1.out
  0:pe_c0_r3.crossbar.in1
  0:pe_c1_r1.crossbar.mux_2.in4
  0:pe_c1_r1.crossbar.mux_2.mux
  0:pe_c1_r2.in0
  0:pe_c1_r1.out2
  0:pe_c1_r1.crossbar.out2
  0:pe_c1_r1.crossbar.mux_2.out
  0:pe_c0_r3.crossbar.mux_3.mux
  0:pe_c0_r3.out3
  0:pe_c0_r3.crossbar.out3
  0:pe_c0_r3.crossbar.mux_3.out
  0:mem_1.mux_addr.in3
  0:mem_1.mux_addr.out
  0:mem_1.mux_addr.mux
  0:mem_1.mem_unit.addr
  0:mem_1.in3
  0:pe_c1_r1.ALU.out
  0:pe_c1_r1.crossbar.in4
  0:pe_c1_r3.crossbar.mux_3.mux
  0:pe_c1_r3.out3
  0:pe_c0_r3.in1
  0:pe_c1_r3.crossbar.out3
  0:pe_c1_r3.crossbar.mux_3.out
  0:pe_c1_r3.mux_0.in0
  0:pe_c1_r3.crossbar.mux_3.in0
  0:pe_c1_r2.crossbar.mux_2.in0
  0:pe_c1_r2.crossbar.mux_2.mux
  0:pe_c1_r3.in0
  0:pe_c1_r2.out2
  0:pe_c1_r2.crossbar.out2
  0:pe_c1_r2.crossbar.mux_2.out
  0:pe_c1_r2.mux_0.in0
  0:pe_c1_r2.mux_0.mux
  0:pe_c1_r2.mux_0.out
  0:pe_c1_r2.crossbar.in0
  0:pe_c1_r3.mux_0.mux
  0:pe_c1_r3.mux_0.out
  0:pe_c1_r3.crossbar.in0
  0:pe_c0_r3.crossbar.mux_3.in1

i2_data_size1_out:
  0:pe_c2_r0.regb.reg
  0:pe_c2_r0.regb.out
  0:pe_c2_r0.regb.m_out
  0:pe_c2_r0.ALU.in_b
  0:pe_c2_r0.const_val.out
  0:pe_c2_r0.crossbar.in6
  0:pe_c2_r0.crossbar.mux_5.in6
  0:pe_c2_r0.crossbar.mux_5.mux
  0:pe_c2_r0.regb.m_in
  0:pe_c2_r0.regb.in
  0:pe_c2_r0.crossbar.out5
  0:pe_c2_r0.crossbar.mux_5.out

i2_mul1_out:
  0:pe_c1_r1.crossbar.mux_4.in1
  0:pe_c1_r1.crossbar.mux_4.mux
  0:pe_c1_r1.rega.in
  0:pe_c1_r1.crossbar.out4
  0:pe_c1_r1.rega.m_in
  0:pe_c1_r1.crossbar.mux_4.out
  0:pe_c1_r1.ALU.in_a
  0:pe_c2_r0.ALU.out
  0:pe_c2_r0.crossbar.in4
  0:pe_c2_r0.crossbar.mux_2.in4
  0:pe_c2_r0.crossbar.mux_2.mux
  0:pe_c2_r1.in0
  0:pe_c2_r0.out2
  0:pe_c2_r0.crossbar.out2
  0:pe_c2_r0.crossbar.mux_2.out
  0:pe_c1_r1.mux_1.in0
  0:pe_c1_r1.mux_1.mux
  0:pe_c1_r1.mux_1.out
  0:pe_c1_r1.crossbar.in1
  0:pe_c2_r1.mux_0.in0
  0:pe_c2_r1.mux_0.mux
  0:pe_c2_r1.mux_0.out
  0:pe_c2_r1.crossbar.in0
  0:pe_c2_r1.crossbar.mux_3.in0
  0:pe_c2_r1.crossbar.mux_3.mux
  0:pe_c2_r1.out3
  0:pe_c1_r1.in1
  0:pe_c2_r1.crossbar.out3
  0:pe_c2_r1.crossbar.mux_3.out
  0:pe_c1_r1.rega.reg
  0:pe_c1_r1.rega.out
  0:pe_c1_r1.rega.m_out

i3_load_out:
  0:pe_c0_r2.crossbar.mux_4.in0
  0:pe_c0_r2.ALU.in_a
  0:pe_c0_r2.in0
  0:pe_c0_r1.crossbar.mux_2.mux
  0:pe_c0_r1.out2
  0:pe_c0_r1.crossbar.out2
  0:pe_c0_r1.crossbar.mux_2.out
  0:pe_c0_r2.rega.m_in
  0:pe_c0_r2.rega.in
  0:pe_c0_r2.crossbar.mux_4.mux
  0:pe_c0_r2.crossbar.out4
  0:pe_c0_r2.crossbar.mux_4.out
  0:pe_c0_r2.mux_0.in0
  0:pe_c0_r2.mux_0.mux
  0:pe_c0_r2.mux_0.out
  0:pe_c0_r2.crossbar.in0
  0:pe_c0_r1.crossbar.mux_2.in3
  0:mem_1.mem_unit.data_out
  0:pe_c0_r1.in3
  0:mem_1.out
  0:pe_c0_r2.rega.reg
  0:pe_c0_r2.rega.out
  0:pe_c0_r2.rega.m_out
  0:pe_c0_r1.mux_3.mux
  0:pe_c0_r1.mux_3.out
  0:pe_c0_r1.crossbar.in3
  0:pe_c0_r1.mux_3.in0

i4_mul_out:
  0:pe_c0_r2.crossbar.mux_0.in4
  0:pe_c0_r2.out0
  0:pe_c0_r1.in2
  0:pe_c0_r2.crossbar.mux_0.mux
  0:pe_c0_r2.crossbar.out0
  0:pe_c0_r2.crossbar.mux_0.out
  0:pe_c0_r2.crossbar.in4
  0:pe_c0_r2.ALU.out
  0:pe_c0_r1.regb.reg
  0:pe_c0_r1.regb.out
  0:pe_c0_r1.regb.m_out
  0:pe_c0_r1.regb.m_in
  0:pe_c0_r1.regb.in
  0:pe_c0_r1.crossbar.mux_5.mux
  0:pe_c0_r1.crossbar.out5
  0:pe_c0_r1.crossbar.mux_5.out
  0:pe_c0_r1.ALU.in_b
  0:pe_c0_r1.mux_2.in0
  0:pe_c0_r1.mux_2.mux
  0:pe_c0_r1.mux_2.out
  0:pe_c0_r1.crossbar.in2
  0:pe_c0_r1.crossbar.mux_5.in2

i5_add_out:
  0:pe_c2_r0.rega.reg
  0:pe_c2_r0.rega.out
  0:pe_c2_r0.rega.m_out
  0:pe_c2_r1.ALU.in_a
  0:pe_c2_r0.ALU.in_a
  0:pe_c2_r0.crossbar.mux_4.in2
  0:pe_c2_r0.crossbar.mux_4.mux
  0:pe_c2_r0.rega.m_in
  0:pe_c2_r0.crossbar.out4
  0:pe_c2_r0.rega.in
  0:pe_c2_r0.crossbar.mux_4.out
  0:pe_c2_r1.crossbar.mux_4.mux
  0:pe_c2_r1.rega.m_in
  0:pe_c2_r1.crossbar.out4
  0:pe_c2_r1.rega.in
  0:pe_c2_r1.crossbar.mux_4.out
  0:pe_c2_r1.mux_1.in0
  0:pe_c2_r1.mux_1.mux
  0:pe_c2_r1.mux_1.out
  0:pe_c2_r1.crossbar.in1
  0:pe_c2_r1.crossbar.mux_0.in1
  0:pe_c2_r1.crossbar.mux_0.mux
  0:pe_c2_r1.out0
  0:pe_c2_r0.in2
  0:pe_c2_r1.crossbar.out0
  0:pe_c2_r1.crossbar.mux_0.out
  0:pe_c2_r1.crossbar.mux_4.in1
  0:pe_c2_r0.mux_2.in0
  0:pe_c2_r0.mux_2.mux
  0:pe_c2_r0.mux_2.out
  0:pe_c2_r0.crossbar.in2
  0:pe_c2_r1.rega.reg
  0:pe_c2_r1.rega.out
  0:pe_c2_r1.rega.m_out
  0:pe_c3_r0.ALU.in_a
  0:pe_c3_r0.crossbar.mux_4.in2
  0:pe_c3_r0.crossbar.mux_4.mux
  0:pe_c3_r0.rega.m_in
  0:pe_c3_r0.crossbar.out4
  0:pe_c3_r0.rega.in
  0:pe_c3_r0.crossbar.mux_4.out
  0:pe_c3_r0.mux_2.in0
  0:pe_c3_r0.mux_2.mux
  0:pe_c3_r0.mux_2.out
  0:pe_c3_r0.crossbar.in2
  0:pe_c3_r0.rega.reg
  0:pe_c3_r0.rega.out
  0:pe_c3_r0.rega.m_out
  0:pe_c3_r1.ALU.in_a
  0:pe_c3_r1.ALU.out
  0:pe_c3_r1.crossbar.in4
  0:pe_c3_r1.crossbar.mux_0.in4
  0:pe_c3_r1.crossbar.mux_0.mux
  0:pe_c3_r1.out0
  0:pe_c3_r0.in2
  0:pe_c3_r1.crossbar.out0
  0:pe_c3_r1.crossbar.mux_0.out
  0:pe_c3_r1.crossbar.mux_3.in4
  0:pe_c3_r1.crossbar.mux_3.mux
  0:pe_c3_r1.out3
  0:pe_c2_r1.in1
  0:pe_c3_r1.crossbar.out3
  0:pe_c3_r1.crossbar.mux_3.out
  0:pe_c3_r1.crossbar.mux_4.in4
  0:pe_c3_r1.crossbar.mux_4.mux
  0:pe_c3_r1.rega.m_in
  0:pe_c3_r1.crossbar.out4
  0:pe_c3_r1.rega.in
  0:pe_c3_r1.crossbar.mux_4.out
  0:pe_c3_r1.rega.reg
  0:pe_c3_r1.rega.out
  0:pe_c3_r1.rega.m_out

i6_add1_out:
  0:mem_0.mux_addr.mux
  0:mem_0.mux_addr.out
  0:mem_0.mem_unit.addr
  0:mem_0.mux_addr.in0
  0:mem_0.in0
  0:pe_c0_r0.crossbar.mux_3.in1
  0:pe_c1_r0.crossbar.mux_3.mux
  0:pe_c1_r0.out3
  0:pe_c0_r0.in1
  0:pe_c1_r0.crossbar.out3
  0:pe_c1_r0.crossbar.mux_3.out
  0:pe_c1_r0.ALU.out
  0:pe_c0_r0.crossbar.mux_3.mux
  0:pe_c0_r0.out3
  0:pe_c0_r0.crossbar.out3
  0:pe_c0_r0.crossbar.mux_3.out
  0:pe_c0_r0.mux_1.in0
  0:pe_c0_r0.mux_1.mux
  0:pe_c0_r0.mux_1.out
  0:pe_c0_r0.crossbar.in1
  0:pe_c1_r0.crossbar.mux_3.in4
  0:pe_c1_r0.crossbar.in4

i6_data_size1_out:
  0:pe_c3_r0.ALU.in_b
  0:pe_c3_r0.const_val.out
  0:pe_c3_r0.crossbar.in6
  0:pe_c3_r0.crossbar.mux_5.in6
  0:pe_c3_r0.crossbar.mux_5.mux
  0:pe_c3_r0.regb.m_in
  0:pe_c3_r0.regb.in
  0:pe_c3_r0.crossbar.out5
  0:pe_c3_r0.crossbar.mux_5.out
  0:pe_c3_r0.regb.reg
  0:pe_c3_r0.regb.out
  0:pe_c3_r0.regb.m_out

i6_mul1_out:
  0:pe_c1_r0.rega.reg
  0:pe_c1_r0.rega.out
  0:pe_c1_r0.rega.m_out
  0:pe_c2_r0.crossbar.mux_3.in1
  0:pe_c2_r0.crossbar.mux_3.mux
  0:pe_c2_r0.out3
  0:pe_c1_r0.in1
  0:pe_c2_r0.crossbar.out3
  0:pe_c2_r0.crossbar.mux_3.out
  0:pe_c1_r0.mux_1.in0
  0:pe_c1_r0.mux_1.mux
  0:pe_c1_r0.mux_1.out
  0:pe_c1_r0.crossbar.in1
  0:pe_c2_r0.mux_1.in0
  0:pe_c2_r0.mux_1.mux
  0:pe_c2_r0.mux_1.out
  0:pe_c2_r0.crossbar.in1
  0:pe_c1_r0.crossbar.mux_4.in1
  0:pe_c1_r0.crossbar.mux_4.mux
  0:pe_c1_r0.rega.m_in
  0:pe_c1_r0.crossbar.out4
  0:pe_c1_r0.rega.in
  0:pe_c1_r0.crossbar.mux_4.out
  0:pe_c1_r0.ALU.in_a
  0:pe_c3_r0.ALU.out
  0:pe_c3_r0.crossbar.in4
  0:pe_c3_r0.crossbar.mux_3.in4
  0:pe_c3_r0.crossbar.mux_3.mux
  0:pe_c3_r0.out3
  0:pe_c2_r0.in1
  0:pe_c3_r0.crossbar.out3
  0:pe_c3_r0.crossbar.mux_3.out

i7_load_out:
  0:pe_c0_r0.ALU.in_a
  0:pe_c0_r0.rega.reg
  0:pe_c0_r0.rega.out
  0:pe_c0_r0.rega.m_out
  0:pe_c0_r0.crossbar.mux_4.mux
  0:pe_c0_r0.rega.m_in
  0:pe_c0_r0.rega.in
  0:pe_c0_r0.crossbar.out4
  0:pe_c0_r0.crossbar.mux_4.out
  0:mem_0.mem_unit.data_out
  0:pe_c0_r0.in3
  0:mem_0.out
  0:pe_c0_r0.mux_3.in0
  0:pe_c0_r0.mux_3.mux
  0:pe_c0_r0.mux_3.out
  0:pe_c0_r0.crossbar.in3
  0:pe_c0_r0.crossbar.mux_4.in3

i8_mul_out:
  0:pe_c0_r0.crossbar.in4
  0:pe_c0_r0.ALU.out
  0:pe_c0_r1.rega.reg
  0:pe_c0_r1.rega.out
  0:pe_c0_r1.rega.m_out
  0:pe_c0_r1.crossbar.mux_4.in0
  0:pe_c0_r1.mux_0.in0
  0:pe_c0_r1.mux_0.mux
  0:pe_c0_r1.mux_0.out
  0:pe_c0_r1.crossbar.in0
  0:pe_c0_r1.ALU.in_a
  0:pe_c0_r1.rega.m_in
  0:pe_c0_r1.rega.in
  0:pe_c0_r1.crossbar.mux_4.mux
  0:pe_c0_r1.crossbar.out4
  0:pe_c0_r1.crossbar.mux_4.out
  0:pe_c0_r0.crossbar.mux_2.mux
  0:pe_c0_r1.in0
  0:pe_c0_r0.out2
  0:pe_c0_r0.crossbar.out2
  0:pe_c0_r0.crossbar.mux_2.out
  0:pe_c0_r0.crossbar.mux_2.in4

i9_add_out:
  0:pe_c0_r1.crossbar.mux_3.in4
  0:mem_2.mux_data.mux
  0:mem_2.mux_data.out
  0:mem_2.mem_unit.data_in
  0:mem_2.mux_data.in1
  0:pe_c0_r1.crossbar.mux_3.mux
  0:pe_c0_r1.out3
  0:pe_c0_r1.crossbar.out3
  0:pe_c0_r1.crossbar.mux_3.out
  0:mem_2.in1
  0:pe_c0_r1.ALU.out
  0:pe_c0_r1.crossbar.in4

No isolated found
config table: 
	0x583455921000 0x5834559213b0 0x583455921740 0x583455925ee0 0x583455926290 0x583455926620 0x58345592adc0 0x58345592b170 0x58345592b500 0x58345592fca0 0x583455930050 0x5834559303e0 0x5834559324d0 0x583455932880 0x583455932c10 0x583455934c40 0x583455934ff0 0x583455935380 0x5834559373b0 0x583455937760 0x583455937af0 0x583455939b20 0x583455939ed0 0x58345593a260 0x58345591e970 0x58345591ed00 0x58345591f090 0x583455923830 0x583455923be0 0x583455923f70 0x583455928710 0x583455928ac0 0x583455928e50 0x58345592d5f0 0x58345592d9a0 0x58345592dd30 0x5834559126a0 0x583455912a30 0x583455913350 0x5834559159d0 0x583455915d60 0x5834559166c0 0x583455918d40 0x5834559190d0 0x583455919a30 0x58345591c0b0 0x58345591c440 0x58345591cda0 0x5834557b4730 0x5834557b5900 0x5834557b6020 0x5834557b6740 0x5834557b6e60 0x5834557b51e0 0x5834557b5570 0x5834557b5c90 0x5834557b63b0 0x5834557b6ad0 0x5834557b4ac0 0x5834557b4e50 0x5834557b08c0 0x5834557ac030 0x5834557ac3a0 0x5834557ac730 0x5834557acac0 0x5834557ace50 0x5834557ad1e0 0x5834557cb4a0 0x5834557cc670 0x5834557ccd90 0x5834557cd4b0 0x5834557cdbd0 0x5834557cbf50 0x5834557cc2e0 0x5834557cca00 0x5834557cd120 0x5834557cd840 0x5834557cb830 0x5834557cbbc0 0x5834557c7630 0x5834557c2da0 0x5834557c3110 0x5834557c34a0 0x5834557c3830 0x5834557c3bc0 0x5834557c3f50 0x5834557e2210 0x5834557e33e0 0x5834557e3b00 0x5834557e4220 0x5834557e4940 0x5834557e2cc0 0x5834557e3050 0x5834557e3770 0x5834557e3e90 0x5834557e45b0 0x5834557e25a0 0x5834557e2930 0x5834557de3a0 0x5834557d9b10 0x5834557d9e80 0x5834557da210 0x5834557da5a0 0x5834557da930 0x5834557dacc0 0x5834557f90a0 0x5834557fa270 0x5834557fa990 0x5834557fb0b0 0x5834557fb7d0 0x5834557f9b50 0x5834557f9ee0 0x5834557fa600 0x5834557fad20 0x5834557fb440 0x5834557f9430 0x5834557f97c0 0x5834557f5230 0x5834557f09a0 0x5834557f0d10 0x5834557f10a0 0x5834557f1430 0x5834557f17c0 0x5834557f1b50 0x58345580ff30 0x583455811100 0x583455811820 0x583455811f40 0x583455812660 0x5834558109e0 0x583455810d70 0x583455811490 0x583455811bb0 0x5834558122d0 0x5834558102c0 0x583455810650 0x58345580c0c0 0x583455807830 0x583455807ba0 0x583455807f30 0x5834558082c0 0x583455808650 0x5834558089e0 0x583455826dc0 0x583455827f90 0x5834558286b0 0x583455828dd0 0x5834558294f0 0x583455827870 0x583455827c00 0x583455828320 0x583455828a40 0x583455829160 0x583455827150 0x5834558274e0 0x583455822f50 0x58345581e6c0 0x58345581ea30 0x58345581edc0 0x58345581f150 0x58345581f4e0 0x58345581f870 0x58345583dc50 0x58345583ee20 0x58345583f540 0x58345583fc60 0x583455840380 0x58345583e700 0x58345583ea90 0x58345583f1b0 0x58345583f8d0 0x58345583fff0 0x58345583dfe0 0x58345583e370 0x583455839de0 0x583455835550 0x5834558358c0 0x583455835c50 0x583455835fe0 0x583455836370 0x583455836700 0x583455854ae0 0x583455855cb0 0x5834558563d0 0x583455856af0 0x583455857210 0x583455855590 0x583455855920 0x583455856040 0x583455856760 0x583455856e80 0x583455854e70 0x583455855200 0x583455850c70 0x58345584c3e0 0x58345584c750 0x58345584cae0 0x58345584ce70 0x58345584d200 0x58345584d590 0x58345586b970 0x58345586cb40 0x58345586d260 0x58345586d980 0x58345586e0a0 0x58345586c420 0x58345586c7b0 0x58345586ced0 0x58345586d5f0 0x58345586dd10 0x58345586bd00 0x58345586c090 0x583455867b00 0x583455863270 0x5834558635e0 0x583455863970 0x583455863d00 0x583455864090 0x583455864420 0x583455882800 0x5834558839d0 0x5834558840f0 0x583455884810 0x583455884f30 0x5834558832b0 0x583455883640 0x583455883d60 0x583455884480 0x583455884ba0 0x583455882b90 0x583455882f20 0x58345587e990 0x58345587a100 0x58345587a470 0x58345587a800 0x58345587ab90 0x58345587af20 0x58345587b2b0 0x583455899690 0x58345589a860 0x58345589af80 0x58345589b6a0 0x58345589bdc0 0x58345589a140 0x58345589a4d0 0x58345589abf0 0x58345589b310 0x58345589ba30 0x583455899a20 0x583455899db0 0x583455895820 0x583455890f90 0x583455891300 0x583455891690 0x583455891a20 0x583455891db0 0x583455892140 0x5834558b0520 0x5834558b16f0 0x5834558b1e10 0x5834558b2530 0x5834558b2c50 0x5834558b0fd0 0x5834558b1360 0x5834558b1a80 0x5834558b21a0 0x5834558b28c0 0x5834558b08b0 0x5834558b0c40 0x5834558ac6b0 0x5834558a7e20 0x5834558a8190 0x5834558a8520 0x5834558a88b0 0x5834558a8c40 0x5834558a8fd0 0x5834558c73b0 0x5834558c8580 0x5834558c8ca0 0x5834558c93c0 0x5834558c9ae0 0x5834558c7e60 0x5834558c81f0 0x5834558c8910 0x5834558c9030 0x5834558c9750 0x5834558c7740 0x5834558c7ad0 0x5834558c3540 0x5834558becb0 0x5834558bf020 0x5834558bf3b0 0x5834558bf740 0x5834558bfad0 0x5834558bfe60 0x5834558de240 0x5834558df410 0x5834558dfb30 0x5834558e0250 0x5834558e0970 0x5834558decf0 0x5834558df080 0x5834558df7a0 0x5834558dfec0 0x5834558e05e0 0x5834558de5d0 0x5834558de960 0x5834558da3d0 0x5834558d5b40 0x5834558d5eb0 0x5834558d6240 0x5834558d65d0 0x5834558d6960 0x5834558d6cf0 0x5834558f50d0 0x5834558f62a0 0x5834558f69c0 0x5834558f70e0 0x5834558f7800 0x5834558f5b80 0x5834558f5f10 0x5834558f6630 0x5834558f6d50 0x5834558f7470 0x5834558f5460 0x5834558f57f0 0x5834558f1260 0x5834558ec9d0 0x5834558ecd40 0x5834558ed0d0 0x5834558ed460 0x5834558ed7f0 0x5834558edb80 0x58345590bf60 0x58345590d130 0x58345590d850 0x58345590df70 0x58345590e690 0x58345590ca10 0x58345590cda0 0x58345590d4c0 0x58345590dbe0 0x58345590e300 0x58345590c2f0 0x58345590c680 0x5834559080f0 0x583455903860 0x583455903bd0 0x583455903f60 0x5834559042f0 0x583455904680 0x583455904a10 
Value mappings: (val node: {mrrg node })
0x5834557a4240:0:pe_c3_r1.ALU.in_b 0:pe_c3_r1.const_val.out 0:pe_c3_r1.crossbar.in6 0:pe_c3_r1.crossbar.mux_5.in6 0:pe_c3_r1.crossbar.mux_5.mux 0:pe_c3_r1.regb.m_in 0:pe_c3_r1.regb.in 0:pe_c3_r1.crossbar.out5 0:pe_c3_r1.crossbar.mux_5.out 0:pe_c3_r1.regb.reg 0:pe_c3_r1.regb.out 0:pe_c3_r1.regb.m_out 
0x5834557a4110:0:pe_c1_r1.ALU.in_b 0:pe_c1_r1.const_val.out 0:pe_c1_r1.crossbar.in6 0:pe_c1_r1.crossbar.mux_5.in6 0:pe_c1_r1.crossbar.mux_5.mux 0:pe_c1_r1.regb.in 0:pe_c1_r1.regb.m_in 0:pe_c1_r1.crossbar.out5 0:pe_c1_r1.crossbar.mux_5.out 0:pe_c1_r1.regb.reg 0:pe_c1_r1.regb.out 0:pe_c1_r1.regb.m_out 
0x5834557a4000:0:pe_c1_r0.regb.reg 0:pe_c1_r0.regb.out 0:pe_c1_r0.regb.m_out 0:pe_c1_r0.crossbar.mux_5.in6 0:pe_c1_r0.crossbar.mux_5.mux 0:pe_c1_r0.regb.m_in 0:pe_c1_r0.regb.in 0:pe_c1_r0.crossbar.out5 0:pe_c1_r0.crossbar.mux_5.out 0:pe_c1_r0.ALU.in_b 0:pe_c1_r0.const_val.out 0:pe_c1_r0.crossbar.in6 
0x58345579f090:0:pe_c0_r2.const_val.out 0:pe_c0_r2.crossbar.in6 0:pe_c0_r2.ALU.in_b 0:pe_c0_r2.regb.reg 0:pe_c0_r2.regb.out 0:pe_c0_r2.regb.m_out 0:pe_c0_r2.crossbar.mux_5.in6 0:pe_c0_r2.regb.m_in 0:pe_c0_r2.regb.in 0:pe_c0_r2.crossbar.mux_5.mux 0:pe_c0_r2.crossbar.out5 0:pe_c0_r2.crossbar.mux_5.out 
0x58345579fac0:0:pe_c0_r0.ALU.in_b 0:pe_c0_r0.regb.reg 0:pe_c0_r0.regb.out 0:pe_c0_r0.regb.m_out 0:pe_c0_r0.crossbar.mux_5.in6 0:pe_c0_r0.crossbar.mux_5.mux 0:pe_c0_r0.regb.m_in 0:pe_c0_r0.regb.in 0:pe_c0_r0.crossbar.out5 0:pe_c0_r0.crossbar.mux_5.out 0:pe_c0_r0.const_val.out 0:pe_c0_r0.crossbar.in6 
0x58345579fc70:0:pe_c2_r2.crossbar.mux_5.in6 0:pe_c2_r2.crossbar.mux_5.mux 0:pe_c2_r2.regb.m_in 0:pe_c2_r2.regb.in 0:pe_c2_r2.crossbar.out5 0:pe_c2_r2.crossbar.mux_5.out 0:pe_c2_r2.ALU.in_b 0:pe_c2_r2.const_val.out 0:pe_c2_r2.crossbar.in6 0:pe_c2_r2.regb.reg 0:pe_c2_r2.regb.out 0:pe_c2_r2.regb.m_out 
0x58345579fdf0:0:pe_c0_r2.out3 0:pe_c0_r2.crossbar.mux_3.mux 0:pe_c0_r2.crossbar.out3 0:pe_c0_r2.crossbar.mux_3.out 0:pe_c0_r2.crossbar.mux_3.in1 0:mem_2.mux_addr.in2 0:mem_2.mux_addr.out 0:mem_2.mux_addr.mux 0:mem_2.mem_unit.addr 0:mem_2.in2 0:pe_c2_r2.crossbar.in5 0:pe_c2_r2.crossbar.mux_3.in5 0:pe_c2_r2.crossbar.mux_3.mux 0:pe_c2_r2.out3 0:pe_c1_r2.in1 0:pe_c2_r2.crossbar.out3 0:pe_c2_r2.crossbar.mux_3.out 0:pe_c1_r2.crossbar.mux_3.in1 0:pe_c1_r2.crossbar.mux_3.mux 0:pe_c1_r2.out3 0:pe_c0_r2.in1 0:pe_c1_r2.crossbar.out3 0:pe_c1_r2.crossbar.mux_3.out 0:pe_c2_r2.ALU.out 0:pe_c2_r2.RES.in 0:pe_c2_r2.RES.m_in 0:pe_c2_r2.RES.reg 0:pe_c2_r2.RES.out 0:pe_c2_r2.RES.m_out 0:pe_c1_r2.mux_1.in1 0:pe_c1_r2.mux_1.mux 0:pe_c1_r2.mux_1.out 0:pe_c1_r2.crossbar.in1 0:pe_c1_r2.reg1.in 0:pe_c1_r2.reg1.m_in 0:pe_c1_r2.reg1.reg 0:pe_c1_r2.reg1.out 0:pe_c1_r2.reg1.m_out 0:pe_c0_r2.reg1.in 0:pe_c0_r2.reg1.m_in 0:pe_c0_r2.mux_1.in1 0:pe_c0_r2.mux_1.mux 0:pe_c0_r2.mux_1.out 0:pe_c0_r2.crossbar.in1 0:pe_c0_r2.reg1.reg 0:pe_c0_r2.reg1.out 0:pe_c0_r2.reg1.m_out 
0x58345579ffc0:0:pe_c2_r1.ALU.in_b 0:pe_c2_r1.const_val.out 0:pe_c2_r1.crossbar.in6 0:pe_c2_r1.crossbar.mux_5.in6 0:pe_c2_r1.crossbar.mux_5.mux 0:pe_c2_r1.regb.m_in 0:pe_c2_r1.regb.in 0:pe_c2_r1.crossbar.out5 0:pe_c2_r1.crossbar.mux_5.out 0:pe_c2_r1.regb.reg 0:pe_c2_r1.regb.out 0:pe_c2_r1.regb.m_out 
0x5834557a0190:0:pe_c2_r1.ALU.out 0:pe_c2_r1.crossbar.in4 0:pe_c2_r1.crossbar.mux_2.in4 0:pe_c2_r1.crossbar.mux_2.mux 0:pe_c2_r2.in0 0:pe_c2_r1.out2 0:pe_c2_r1.crossbar.out2 0:pe_c2_r1.crossbar.mux_2.out 0:pe_c2_r2.crossbar.mux_4.in0 0:pe_c2_r2.crossbar.mux_4.mux 0:pe_c2_r2.rega.m_in 0:pe_c2_r2.crossbar.out4 0:pe_c2_r2.rega.in 0:pe_c2_r2.crossbar.mux_4.out 0:pe_c2_r2.mux_0.in0 0:pe_c2_r2.mux_0.mux 0:pe_c2_r2.mux_0.out 0:pe_c2_r2.crossbar.in0 0:pe_c2_r2.ALU.in_a 0:pe_c2_r2.rega.reg 0:pe_c2_r2.rega.out 0:pe_c2_r2.rega.m_out 
0x5834557a0310:0:pe_c0_r3.mux_1.in0 0:pe_c0_r3.mux_1.mux 0:pe_c0_r3.mux_1.out 0:pe_c0_r3.crossbar.in1 0:pe_c1_r1.crossbar.mux_2.in4 0:pe_c1_r1.crossbar.mux_2.mux 0:pe_c1_r2.in0 0:pe_c1_r1.out2 0:pe_c1_r1.crossbar.out2 0:pe_c1_r1.crossbar.mux_2.out 0:pe_c0_r3.crossbar.mux_3.mux 0:pe_c0_r3.out3 0:pe_c0_r3.crossbar.out3 0:pe_c0_r3.crossbar.mux_3.out 0:mem_1.mux_addr.in3 0:mem_1.mux_addr.out 0:mem_1.mux_addr.mux 0:mem_1.mem_unit.addr 0:mem_1.in3 0:pe_c1_r1.ALU.out 0:pe_c1_r1.crossbar.in4 0:pe_c1_r3.crossbar.mux_3.mux 0:pe_c1_r3.out3 0:pe_c0_r3.in1 0:pe_c1_r3.crossbar.out3 0:pe_c1_r3.crossbar.mux_3.out 0:pe_c1_r3.mux_0.in0 0:pe_c1_r3.crossbar.mux_3.in0 0:pe_c1_r2.crossbar.mux_2.in0 0:pe_c1_r2.crossbar.mux_2.mux 0:pe_c1_r3.in0 0:pe_c1_r2.out2 0:pe_c1_r2.crossbar.out2 0:pe_c1_r2.crossbar.mux_2.out 0:pe_c1_r2.mux_0.in0 0:pe_c1_r2.mux_0.mux 0:pe_c1_r2.mux_0.out 0:pe_c1_r2.crossbar.in0 0:pe_c1_r3.mux_0.mux 0:pe_c1_r3.mux_0.out 0:pe_c1_r3.crossbar.in0 0:pe_c0_r3.crossbar.mux_3.in1 
0x5834557a0a00:0:pe_c2_r0.regb.reg 0:pe_c2_r0.regb.out 0:pe_c2_r0.regb.m_out 0:pe_c2_r0.ALU.in_b 0:pe_c2_r0.const_val.out 0:pe_c2_r0.crossbar.in6 0:pe_c2_r0.crossbar.mux_5.in6 0:pe_c2_r0.crossbar.mux_5.mux 0:pe_c2_r0.regb.m_in 0:pe_c2_r0.regb.in 0:pe_c2_r0.crossbar.out5 0:pe_c2_r0.crossbar.mux_5.out 
0x5834557a0b90:0:pe_c1_r1.crossbar.mux_4.in1 0:pe_c1_r1.crossbar.mux_4.mux 0:pe_c1_r1.rega.in 0:pe_c1_r1.crossbar.out4 0:pe_c1_r1.rega.m_in 0:pe_c1_r1.crossbar.mux_4.out 0:pe_c1_r1.ALU.in_a 0:pe_c2_r0.ALU.out 0:pe_c2_r0.crossbar.in4 0:pe_c2_r0.crossbar.mux_2.in4 0:pe_c2_r0.crossbar.mux_2.mux 0:pe_c2_r1.in0 0:pe_c2_r0.out2 0:pe_c2_r0.crossbar.out2 0:pe_c2_r0.crossbar.mux_2.out 0:pe_c1_r1.mux_1.in0 0:pe_c1_r1.mux_1.mux 0:pe_c1_r1.mux_1.out 0:pe_c1_r1.crossbar.in1 0:pe_c2_r1.mux_0.in0 0:pe_c2_r1.mux_0.mux 0:pe_c2_r1.mux_0.out 0:pe_c2_r1.crossbar.in0 0:pe_c2_r1.crossbar.mux_3.in0 0:pe_c2_r1.crossbar.mux_3.mux 0:pe_c2_r1.out3 0:pe_c1_r1.in1 0:pe_c2_r1.crossbar.out3 0:pe_c2_r1.crossbar.mux_3.out 0:pe_c1_r1.rega.reg 0:pe_c1_r1.rega.out 0:pe_c1_r1.rega.m_out 
0x5834557a0d10:0:pe_c0_r2.crossbar.mux_4.in0 0:pe_c0_r2.ALU.in_a 0:pe_c0_r2.in0 0:pe_c0_r1.crossbar.mux_2.mux 0:pe_c0_r1.out2 0:pe_c0_r1.crossbar.out2 0:pe_c0_r1.crossbar.mux_2.out 0:pe_c0_r2.rega.m_in 0:pe_c0_r2.rega.in 0:pe_c0_r2.crossbar.mux_4.mux 0:pe_c0_r2.crossbar.out4 0:pe_c0_r2.crossbar.mux_4.out 0:pe_c0_r2.mux_0.in0 0:pe_c0_r2.mux_0.mux 0:pe_c0_r2.mux_0.out 0:pe_c0_r2.crossbar.in0 0:pe_c0_r1.crossbar.mux_2.in3 0:mem_1.mem_unit.data_out 0:pe_c0_r1.in3 0:mem_1.out 0:pe_c0_r2.rega.reg 0:pe_c0_r2.rega.out 0:pe_c0_r2.rega.m_out 0:pe_c0_r1.mux_3.mux 0:pe_c0_r1.mux_3.out 0:pe_c0_r1.crossbar.in3 0:pe_c0_r1.mux_3.in0 
0x5834557a0ea0:0:pe_c0_r2.crossbar.mux_0.in4 0:pe_c0_r2.out0 0:pe_c0_r1.in2 0:pe_c0_r2.crossbar.mux_0.mux 0:pe_c0_r2.crossbar.out0 0:pe_c0_r2.crossbar.mux_0.out 0:pe_c0_r2.crossbar.in4 0:pe_c0_r2.ALU.out 0:pe_c0_r1.regb.reg 0:pe_c0_r1.regb.out 0:pe_c0_r1.regb.m_out 0:pe_c0_r1.regb.m_in 0:pe_c0_r1.regb.in 0:pe_c0_r1.crossbar.mux_5.mux 0:pe_c0_r1.crossbar.out5 0:pe_c0_r1.crossbar.mux_5.out 0:pe_c0_r1.ALU.in_b 0:pe_c0_r1.mux_2.in0 0:pe_c0_r1.mux_2.mux 0:pe_c0_r1.mux_2.out 0:pe_c0_r1.crossbar.in2 0:pe_c0_r1.crossbar.mux_5.in2 
0x5834557a1120:0:pe_c2_r0.rega.reg 0:pe_c2_r0.rega.out 0:pe_c2_r0.rega.m_out 0:pe_c2_r1.ALU.in_a 0:pe_c2_r0.ALU.in_a 0:pe_c2_r0.crossbar.mux_4.in2 0:pe_c2_r0.crossbar.mux_4.mux 0:pe_c2_r0.rega.m_in 0:pe_c2_r0.crossbar.out4 0:pe_c2_r0.rega.in 0:pe_c2_r0.crossbar.mux_4.out 0:pe_c2_r1.crossbar.mux_4.mux 0:pe_c2_r1.rega.m_in 0:pe_c2_r1.crossbar.out4 0:pe_c2_r1.rega.in 0:pe_c2_r1.crossbar.mux_4.out 0:pe_c2_r1.mux_1.in0 0:pe_c2_r1.mux_1.mux 0:pe_c2_r1.mux_1.out 0:pe_c2_r1.crossbar.in1 0:pe_c2_r1.crossbar.mux_0.in1 0:pe_c2_r1.crossbar.mux_0.mux 0:pe_c2_r1.out0 0:pe_c2_r0.in2 0:pe_c2_r1.crossbar.out0 0:pe_c2_r1.crossbar.mux_0.out 0:pe_c2_r1.crossbar.mux_4.in1 0:pe_c2_r0.mux_2.in0 0:pe_c2_r0.mux_2.mux 0:pe_c2_r0.mux_2.out 0:pe_c2_r0.crossbar.in2 0:pe_c2_r1.rega.reg 0:pe_c2_r1.rega.out 0:pe_c2_r1.rega.m_out 0:pe_c3_r0.ALU.in_a 0:pe_c3_r0.crossbar.mux_4.in2 0:pe_c3_r0.crossbar.mux_4.mux 0:pe_c3_r0.rega.m_in 0:pe_c3_r0.crossbar.out4 0:pe_c3_r0.rega.in 0:pe_c3_r0.crossbar.mux_4.out 0:pe_c3_r0.mux_2.in0 0:pe_c3_r0.mux_2.mux 0:pe_c3_r0.mux_2.out 0:pe_c3_r0.crossbar.in2 0:pe_c3_r0.rega.reg 0:pe_c3_r0.rega.out 0:pe_c3_r0.rega.m_out 0:pe_c3_r1.ALU.in_a 0:pe_c3_r1.ALU.out 0:pe_c3_r1.crossbar.in4 0:pe_c3_r1.crossbar.mux_0.in4 0:pe_c3_r1.crossbar.mux_0.mux 0:pe_c3_r1.out0 0:pe_c3_r0.in2 0:pe_c3_r1.crossbar.out0 0:pe_c3_r1.crossbar.mux_0.out 0:pe_c3_r1.crossbar.mux_3.in4 0:pe_c3_r1.crossbar.mux_3.mux 0:pe_c3_r1.out3 0:pe_c2_r1.in1 0:pe_c3_r1.crossbar.out3 0:pe_c3_r1.crossbar.mux_3.out 0:pe_c3_r1.crossbar.mux_4.in4 0:pe_c3_r1.crossbar.mux_4.mux 0:pe_c3_r1.rega.m_in 0:pe_c3_r1.crossbar.out4 0:pe_c3_r1.rega.in 0:pe_c3_r1.crossbar.mux_4.out 0:pe_c3_r1.rega.reg 0:pe_c3_r1.rega.out 0:pe_c3_r1.rega.m_out 
0x5834557a1380:0:mem_0.mux_addr.mux 0:mem_0.mux_addr.out 0:mem_0.mem_unit.addr 0:mem_0.mux_addr.in0 0:mem_0.in0 0:pe_c0_r0.crossbar.mux_3.in1 0:pe_c1_r0.crossbar.mux_3.mux 0:pe_c1_r0.out3 0:pe_c0_r0.in1 0:pe_c1_r0.crossbar.out3 0:pe_c1_r0.crossbar.mux_3.out 0:pe_c1_r0.ALU.out 0:pe_c0_r0.crossbar.mux_3.mux 0:pe_c0_r0.out3 0:pe_c0_r0.crossbar.out3 0:pe_c0_r0.crossbar.mux_3.out 0:pe_c0_r0.mux_1.in0 0:pe_c0_r0.mux_1.mux 0:pe_c0_r0.mux_1.out 0:pe_c0_r0.crossbar.in1 0:pe_c1_r0.crossbar.mux_3.in4 0:pe_c1_r0.crossbar.in4 
0x58345579b860:0:pe_c3_r0.ALU.in_b 0:pe_c3_r0.const_val.out 0:pe_c3_r0.crossbar.in6 0:pe_c3_r0.crossbar.mux_5.in6 0:pe_c3_r0.crossbar.mux_5.mux 0:pe_c3_r0.regb.m_in 0:pe_c3_r0.regb.in 0:pe_c3_r0.crossbar.out5 0:pe_c3_r0.crossbar.mux_5.out 0:pe_c3_r0.regb.reg 0:pe_c3_r0.regb.out 0:pe_c3_r0.regb.m_out 
0x58345579ba30:0:pe_c1_r0.rega.reg 0:pe_c1_r0.rega.out 0:pe_c1_r0.rega.m_out 0:pe_c2_r0.crossbar.mux_3.in1 0:pe_c2_r0.crossbar.mux_3.mux 0:pe_c2_r0.out3 0:pe_c1_r0.in1 0:pe_c2_r0.crossbar.out3 0:pe_c2_r0.crossbar.mux_3.out 0:pe_c1_r0.mux_1.in0 0:pe_c1_r0.mux_1.mux 0:pe_c1_r0.mux_1.out 0:pe_c1_r0.crossbar.in1 0:pe_c2_r0.mux_1.in0 0:pe_c2_r0.mux_1.mux 0:pe_c2_r0.mux_1.out 0:pe_c2_r0.crossbar.in1 0:pe_c1_r0.crossbar.mux_4.in1 0:pe_c1_r0.crossbar.mux_4.mux 0:pe_c1_r0.rega.m_in 0:pe_c1_r0.crossbar.out4 0:pe_c1_r0.rega.in 0:pe_c1_r0.crossbar.mux_4.out 0:pe_c1_r0.ALU.in_a 0:pe_c3_r0.ALU.out 0:pe_c3_r0.crossbar.in4 0:pe_c3_r0.crossbar.mux_3.in4 0:pe_c3_r0.crossbar.mux_3.mux 0:pe_c3_r0.out3 0:pe_c2_r0.in1 0:pe_c3_r0.crossbar.out3 0:pe_c3_r0.crossbar.mux_3.out 
0x58345579bb90:0:pe_c0_r0.ALU.in_a 0:pe_c0_r0.rega.reg 0:pe_c0_r0.rega.out 0:pe_c0_r0.rega.m_out 0:pe_c0_r0.crossbar.mux_4.mux 0:pe_c0_r0.rega.m_in 0:pe_c0_r0.rega.in 0:pe_c0_r0.crossbar.out4 0:pe_c0_r0.crossbar.mux_4.out 0:mem_0.mem_unit.data_out 0:pe_c0_r0.in3 0:mem_0.out 0:pe_c0_r0.mux_3.in0 0:pe_c0_r0.mux_3.mux 0:pe_c0_r0.mux_3.out 0:pe_c0_r0.crossbar.in3 0:pe_c0_r0.crossbar.mux_4.in3 
0x58345579bd20:0:pe_c0_r0.crossbar.in4 0:pe_c0_r0.ALU.out 0:pe_c0_r1.rega.reg 0:pe_c0_r1.rega.out 0:pe_c0_r1.rega.m_out 0:pe_c0_r1.crossbar.mux_4.in0 0:pe_c0_r1.mux_0.in0 0:pe_c0_r1.mux_0.mux 0:pe_c0_r1.mux_0.out 0:pe_c0_r1.crossbar.in0 0:pe_c0_r1.ALU.in_a 0:pe_c0_r1.rega.m_in 0:pe_c0_r1.rega.in 0:pe_c0_r1.crossbar.mux_4.mux 0:pe_c0_r1.crossbar.out4 0:pe_c0_r1.crossbar.mux_4.out 0:pe_c0_r0.crossbar.mux_2.mux 0:pe_c0_r1.in0 0:pe_c0_r0.out2 0:pe_c0_r0.crossbar.out2 0:pe_c0_r0.crossbar.mux_2.out 0:pe_c0_r0.crossbar.mux_2.in4 
0x58345579beb0:0:pe_c0_r1.crossbar.mux_3.in4 0:mem_2.mux_data.mux 0:mem_2.mux_data.out 0:mem_2.mem_unit.data_in 0:mem_2.mux_data.in1 0:pe_c0_r1.crossbar.mux_3.mux 0:pe_c0_r1.out3 0:pe_c0_r1.crossbar.out3 0:pe_c0_r1.crossbar.mux_3.out 0:mem_2.in1 0:pe_c0_r1.ALU.out 0:pe_c0_r1.crossbar.in4 
BitStream {
IOPinConfig: {0}
RegInConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
RegInConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
RegInConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
RegInConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
RegInConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
RegInConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
RegInConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
RegInConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
RegInConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
RegInConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
RegInConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
RegInConfig: {x}
RegOutConfig: {x}
MuxAddr: {00}
MuxData: {xx}
WriteRq: {0}
MuxAddr: {11}
MuxData: {xx}
WriteRq: {0}
MuxAddr: {10}
MuxData: {01}
WriteRq: {1}
MuxAddr: {xx}
MuxData: {xx}
WriteRq: {0}
ALUconfig: {0010}
Mux0config: {x}
Mux1config: {0}
Mux2config: {x}
Mux3config: {0}
RESConfig: {x}
Reg0config: {x}
Reg1config: {x}
Reg2config: {x}
Reg3config: {x}
RegAConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000010100}
Mux0config: {xxx}
Mux1config: {xxx}
Mux2config: {100}
Mux3config: {001}
Mux4config: {011}
Mux5config: {110}
ALUconfig: {0000}
Mux0config: {0}
Mux1config: {x}
Mux2config: {0}
Mux3config: {0}
RESConfig: {x}
Reg0config: {x}
Reg1config: {x}
Reg2config: {x}
Reg3config: {x}
RegAConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux1config: {xxx}
Mux2config: {011}
Mux3config: {100}
Mux4config: {000}
Mux5config: {010}
ALUconfig: {0010}
Mux0config: {0}
Mux1config: {1}
Mux2config: {x}
Mux3config: {x}
RESConfig: {x}
Reg0config: {x}
Reg1config: {1}
Reg2config: {x}
Reg3config: {x}
RegAConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000001010}
Mux0config: {100}
Mux1config: {xxx}
Mux2config: {xxx}
Mux3config: {001}
Mux4config: {000}
Mux5config: {110}
ALUconfig: {xxxx}
Mux0config: {x}
Mux1config: {0}
Mux2config: {x}
Mux3config: {x}
RESConfig: {x}
Reg0config: {x}
Reg1config: {x}
Reg2config: {x}
Reg3config: {x}
RegAConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux3config: {001}
Mux4config: {xxx}
Mux5config: {xxx}
ALUconfig: {0000}
Mux0config: {x}
Mux1config: {0}
Mux2config: {x}
Mux3config: {x}
RESConfig: {x}
Reg0config: {x}
Reg1config: {x}
Reg2config: {x}
Reg3config: {x}
RegAConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000101000000100}
Mux0config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux3config: {100}
Mux4config: {001}
Mux5config: {110}
ALUconfig: {0000}
Mux0config: {x}
Mux1config: {0}
Mux2config: {x}
Mux3config: {x}
RESConfig: {x}
Reg0config: {x}
Reg1config: {x}
Reg2config: {x}
Reg3config: {x}
RegAConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000101000000000}
Mux0config: {xxx}
Mux1config: {xxx}
Mux2config: {100}
Mux3config: {xxx}
Mux4config: {001}
Mux5config: {110}
ALUconfig: {xxxx}
Mux0config: {0}
Mux1config: {1}
Mux2config: {x}
Mux3config: {x}
RESConfig: {x}
Reg0config: {x}
Reg1config: {1}
Reg2config: {x}
Reg3config: {x}
RegAConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux1config: {xxx}
Mux2config: {000}
Mux3config: {001}
Mux4config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
Mux0config: {0}
Mux1config: {x}
Mux2config: {x}
Mux3config: {x}
RESConfig: {x}
Reg0config: {x}
Reg1config: {x}
Reg2config: {x}
Reg3config: {x}
RegAConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux3config: {000}
Mux4config: {xxx}
Mux5config: {xxx}
ALUconfig: {0010}
Mux0config: {x}
Mux1config: {0}
Mux2config: {0}
Mux3config: {x}
RESConfig: {x}
Reg0config: {x}
Reg1config: {x}
Reg2config: {x}
Reg3config: {x}
RegAConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000100}
Mux0config: {xxx}
Mux1config: {xxx}
Mux2config: {100}
Mux3config: {001}
Mux4config: {010}
Mux5config: {110}
ALUconfig: {0010}
Mux0config: {0}
Mux1config: {0}
Mux2config: {x}
Mux3config: {x}
RESConfig: {x}
Reg0config: {x}
Reg1config: {x}
Reg2config: {x}
Reg3config: {x}
RegAConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000100}
Mux0config: {001}
Mux1config: {xxx}
Mux2config: {100}
Mux3config: {000}
Mux4config: {001}
Mux5config: {110}
ALUconfig: {0000}
Mux0config: {0}
Mux1config: {x}
Mux2config: {x}
Mux3config: {x}
RESConfig: {1}
Reg0config: {x}
Reg1config: {x}
Reg2config: {x}
Reg3config: {x}
RegAConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000101100000000}
Mux0config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux3config: {101}
Mux4config: {000}
Mux5config: {110}
ALUconfig: {xxxx}
Mux0config: {x}
Mux1config: {x}
Mux2config: {x}
Mux3config: {x}
RESConfig: {x}
Reg0config: {x}
Reg1config: {x}
Reg2config: {x}
Reg3config: {x}
RegAConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
ALUconfig: {0010}
Mux0config: {x}
Mux1config: {x}
Mux2config: {0}
Mux3config: {x}
RESConfig: {x}
Reg0config: {x}
Reg1config: {x}
Reg2config: {x}
Reg3config: {x}
RegAConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000100}
Mux0config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux3config: {100}
Mux4config: {010}
Mux5config: {110}
ALUconfig: {0000}
Mux0config: {x}
Mux1config: {x}
Mux2config: {x}
Mux3config: {x}
RESConfig: {x}
Reg0config: {x}
Reg1config: {x}
Reg2config: {x}
Reg3config: {x}
RegAConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000001}
Mux0config: {100}
Mux1config: {xxx}
Mux2config: {xxx}
Mux3config: {100}
Mux4config: {100}
Mux5config: {110}
ALUconfig: {xxxx}
Mux0config: {x}
Mux1config: {x}
Mux2config: {x}
Mux3config: {x}
RESConfig: {x}
Reg0config: {x}
Reg1config: {x}
Reg2config: {x}
Reg3config: {x}
RegAConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux1config: {x}
Mux2config: {x}
Mux3config: {x}
RESConfig: {x}
Reg0config: {x}
Reg1config: {x}
Reg2config: {x}
Reg3config: {x}
RegAConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
}start of CGRA-ME +0.000000 @0.000000
     create MRRG +0.010188 @0.010188
         mapping +0.254722 @0.264910
  end of CGRA-ME +0.010393 @0.275303
