$date
	Thu Sep  3 15:56:13 2009
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Laboratorio $end
$var wire 1 ! EntradaLab $end
$var reg 2 " SalidaLab[1:0] $end
$scope module InstanciaCompuertaXor $end
$var wire 2 # Entrada[1:0] $end
$var wire 1 ! Salida $end
$upscope $end
$scope module InstanciaCompuertaXor2 $end
$var wire 2 $ Entrada[1:0] $end
$var wire 1 ! Salida $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
0!
$end
#1
1!
b1 "
b1 #
b1 $
#2
b10 "
b10 #
b10 $
#3
0!
b11 "
b11 #
b11 $
#4
b0 "
b0 #
b0 $
