#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jun 23 16:39:36 2025
# Process ID: 80588
# Current directory: C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.runs/design_1_paillier_fl_kernel_0_0_synth_1
# Command line: vivado.exe -log design_1_paillier_fl_kernel_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_paillier_fl_kernel_0_0.tcl
# Log file: C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.runs/design_1_paillier_fl_kernel_0_0_synth_1/design_1_paillier_fl_kernel_0_0.vds
# Journal file: C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.runs/design_1_paillier_fl_kernel_0_0_synth_1\vivado.jou
# Running On: CHINAMI-A709ULQ, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
source design_1_paillier_fl_kernel_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 999.895 ; gain = 116.027
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_paillier_fl_kernel_0_0
Command: synth_design -top design_1_paillier_fl_kernel_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 88024
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1845.293 ; gain = 407.992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_paillier_fl_kernel_0_0' [c:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.gen/sources_1/bd/design_1/ip/design_1_paillier_fl_kernel_0_0/synth/design_1_paillier_fl_kernel_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'paillier_fl_kernel' [c:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.gen/sources_1/bd/design_1/ipshared/0167/hdl/verilog/paillier_fl_kernel.v:10]
INFO: [Synth 8-6157] synthesizing module 'paillier_fl_kernel_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' [c:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.gen/sources_1/bd/design_1/ipshared/0167/hdl/verilog/paillier_fl_kernel_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'paillier_fl_kernel_flow_control_loop_pipe_sequential_init' [c:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.gen/sources_1/bd/design_1/ipshared/0167/hdl/verilog/paillier_fl_kernel_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'paillier_fl_kernel_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.gen/sources_1/bd/design_1/ipshared/0167/hdl/verilog/paillier_fl_kernel_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'paillier_fl_kernel_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' (0#1) [c:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.gen/sources_1/bd/design_1/ipshared/0167/hdl/verilog/paillier_fl_kernel_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'paillier_fl_kernel_control_s_axi' [c:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.gen/sources_1/bd/design_1/ipshared/0167/hdl/verilog/paillier_fl_kernel_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.gen/sources_1/bd/design_1/ipshared/0167/hdl/verilog/paillier_fl_kernel_control_s_axi.v:207]
INFO: [Synth 8-6155] done synthesizing module 'paillier_fl_kernel_control_s_axi' (0#1) [c:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.gen/sources_1/bd/design_1/ipshared/0167/hdl/verilog/paillier_fl_kernel_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'paillier_fl_kernel_regslice_both' [c:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.gen/sources_1/bd/design_1/ipshared/0167/hdl/verilog/paillier_fl_kernel_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'paillier_fl_kernel_regslice_both' (0#1) [c:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.gen/sources_1/bd/design_1/ipshared/0167/hdl/verilog/paillier_fl_kernel_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'paillier_fl_kernel' (0#1) [c:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.gen/sources_1/bd/design_1/ipshared/0167/hdl/verilog/paillier_fl_kernel.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_paillier_fl_kernel_0_0' (0#1) [c:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.gen/sources_1/bd/design_1/ip/design_1_paillier_fl_kernel_0_0/synth/design_1_paillier_fl_kernel_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.gen/sources_1/bd/design_1/ipshared/0167/hdl/verilog/paillier_fl_kernel_control_s_axi.v:272]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1944.746 ; gain = 507.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1944.746 ; gain = 507.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1944.746 ; gain = 507.445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1944.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.gen/sources_1/bd/design_1/ip/design_1_paillier_fl_kernel_0_0/constraints/paillier_fl_kernel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.gen/sources_1/bd/design_1/ip/design_1_paillier_fl_kernel_0_0/constraints/paillier_fl_kernel_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.runs/design_1_paillier_fl_kernel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.runs/design_1_paillier_fl_kernel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2028.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2029.352 ; gain = 1.234
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2029.352 ; gain = 592.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2029.352 ; gain = 592.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.runs/design_1_paillier_fl_kernel_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2029.352 ; gain = 592.051
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'paillier_fl_kernel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'paillier_fl_kernel_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'paillier_fl_kernel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'paillier_fl_kernel_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 2029.352 ; gain = 592.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 7     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port grad_stream_TDATA[127] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[126] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[125] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[124] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[123] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[122] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[121] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[120] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[119] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[118] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[117] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[116] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[115] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[114] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[113] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[112] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[111] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[110] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[109] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[108] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[107] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[106] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[105] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[104] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[103] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[102] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[101] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[100] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[99] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[98] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[97] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[96] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[95] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[94] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[93] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[92] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[91] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[90] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[89] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[88] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[87] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[86] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[85] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[84] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[83] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[82] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[81] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[80] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[79] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[78] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[77] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[76] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[75] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[74] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[73] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[72] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[71] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[70] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[69] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[68] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[67] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[66] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[65] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[64] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[63] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[62] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[61] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[60] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[59] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[58] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[57] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[56] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[55] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[54] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[53] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[52] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[51] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[50] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[49] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[48] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[47] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[46] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[45] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[44] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[43] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[42] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[41] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[40] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[39] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[38] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[37] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[36] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[35] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[34] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[33] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[32] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[31] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[30] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[29] in module paillier_fl_kernel is either unconnected or has no load
WARNING: [Synth 8-7129] Port grad_stream_TDATA[28] in module paillier_fl_kernel is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module paillier_fl_kernel.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module paillier_fl_kernel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2029.352 ; gain = 592.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 2029.352 ; gain = 592.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 2029.352 ; gain = 592.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 2029.352 ; gain = 592.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 2029.352 ; gain = 592.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 2029.352 ; gain = 592.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 2029.352 ; gain = 592.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 2029.352 ; gain = 592.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 2029.352 ; gain = 592.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 2029.352 ; gain = 592.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     1|
|3     |LUT2   |    37|
|4     |LUT3   |   367|
|5     |LUT4   |    46|
|6     |LUT5   |    17|
|7     |LUT6   |    54|
|8     |FDRE   |   840|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 2029.352 ; gain = 592.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 131 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:35 . Memory (MB): peak = 2029.352 ; gain = 507.445
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:01:43 . Memory (MB): peak = 2029.352 ; gain = 592.051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2029.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2029.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 832e2c81
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:02:15 . Memory (MB): peak = 2029.352 ; gain = 991.066
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.runs/design_1_paillier_fl_kernel_0_0_synth_1/design_1_paillier_fl_kernel_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_paillier_fl_kernel_0_0, cache-ID = 6279b854d0161221
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/VivadoProjects/Fl-pailler_fpga2/Fl-pailler_fpga2.runs/design_1_paillier_fl_kernel_0_0_synth_1/design_1_paillier_fl_kernel_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_paillier_fl_kernel_0_0_utilization_synth.rpt -pb design_1_paillier_fl_kernel_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 23 16:42:32 2025...
