Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Aug 17 13:00:19 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             153 |           42 |
| Yes          | No                    | No                     |             447 |           94 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------+--------------------+------------------+----------------+
| Clock Signal |             Enable Signal            |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm5/fsm5_write_en                   |                    |                1 |              2 |
|  clk         | fsm2/fsm2_write_en                   |                    |                1 |              2 |
|  clk         | fsm8/fsm8_write_en                   |                    |                1 |              2 |
|  clk         | fsm3/fsm3_write_en                   |                    |                1 |              3 |
|  clk         | fsm0/fsm0_write_en                   |                    |                2 |              3 |
|  clk         | fsm1/fsm1_write_en                   |                    |                2 |              3 |
|  clk         | fsm6/fsm6_write_en                   |                    |                2 |              3 |
|  clk         | fsm9/fsm9_write_en                   |                    |                1 |              3 |
|  clk         | fsm7/fsm7_write_en                   |                    |                2 |              3 |
|  clk         | fsm4/fsm4_write_en                   |                    |                2 |              3 |
|  clk         | fsm3/E[0]                            |                    |                2 |              4 |
|  clk         | fsm1/E[0]                            |                    |                1 |              4 |
|  clk         | fsm9/E[0]                            |                    |                1 |              4 |
|  clk         | fsm9/done_reg[0]                     |                    |                1 |              4 |
|  clk         | fsm9/out_reg[1]_0[0]                 |                    |                1 |              4 |
|  clk         | fsm7/E[0]                            |                    |                2 |              4 |
|  clk         | fsm6/E[0]                            |                    |                2 |              4 |
|  clk         | fsm4/E[0]                            |                    |                2 |              4 |
|  clk         | fsm0/E[0]                            |                    |                2 |              4 |
|  clk         | par_done_reg5/F_int_read0_0_write_en |                    |                7 |             32 |
|  clk         | fsm0/bin_read0_0_write_en            |                    |                9 |             32 |
|  clk         | fsm3/bin_read1_0_write_en            |                    |               13 |             32 |
|  clk         | fsm0/v_0_write_en                    |                    |                8 |             32 |
|  clk         | fsm3/v_1_write_en                    |                    |               12 |             32 |
|  clk         | par_done_reg2/C_int_read0_0_write_en |                    |                7 |             32 |
|  clk         | par_done_reg1/B_int_read0_0_write_en |                    |                9 |             32 |
|  clk         | par_done_reg0/A_int_read0_0_write_en |                    |                6 |             32 |
|  clk         | par_done_reg4/E_int_read0_0_write_en |                    |                6 |             32 |
|  clk         | fsm6/v_2_write_en                    |                    |                9 |             32 |
|  clk         | fsm6/bin_read2_0_write_en            |                    |                9 |             32 |
|  clk         | par_done_reg3/D_int_read0_0_write_en |                    |                9 |             32 |
|  clk         |                                      | fsm0/mult_pipe0_go |               13 |             51 |
|  clk         |                                      | fsm3/mult_pipe1_go |               15 |             51 |
|  clk         |                                      | fsm6/mult_pipe2_go |               14 |             51 |
|  clk         |                                      |                    |               34 |             60 |
+--------------+--------------------------------------+--------------------+------------------+----------------+


