{
    "Abdullah Muzahid": {
        "affiliation": "University of Texas at San Antonio",
        "citedby": {
            "2017-09-30": 229
        },
        "email": "@cs.utsa.edu",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 6,
        "i10index5y": 6,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 19
    },
    "Abdullah-al Mamun": "",
    "Abhinav Agrawal": {
        "citedby": {
            "2018-04-05": 1
        },
        "email": "@ncsu.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Compiler",
            "Fault Tolerance"
        ],
        "npubs": 5
    },
    "Ahmed E. Helal": {
        "citedby": {
            "2017-09-30": 7
        },
        "email": "@vt.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "High Performance Computing",
            "Electronic Design Automation",
            "Real-time Systems"
        ],
        "npubs": 8
    },
    "Alexander V Veidenbaum": "",
    "Alexandru Nicolau": "",
    "Amrita Mazumdar": {
        "citedby": {
            "2017-09-30": 13
        },
        "email": "@cs.washington.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Science",
            "Computer Engineering"
        ],
        "npubs": 5
    },
    "Amro Awad": {
        "affiliation": "Sandia National Lab",
        "citedby": {
            "2017-09-30": 41
        },
        "email": "@sandia.gov",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "Computer Architecture",
            "Hardware Security"
        ],
        "npubs": 11
    },
    "Anand Sivasubramaniam": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-09-30": 10496
        },
        "email": "@cse.psu.edu",
        "hindex": 56,
        "hindex5y": 35,
        "i10index": 156,
        "i10index5y": 96,
        "interests": [
            "Computer Architecture",
            "Computer Systems",
            "Operating Systems",
            "Performance Evaluation",
            "Datacenters"
        ],
        "npubs": 329
    },
    "Andreas Moshovos": {
        "affiliation": "University of Toronto",
        "citedby": {
            "2017-09-30": 4356
        },
        "email": "@eecg.toronto.edu",
        "hindex": 32,
        "hindex5y": 22,
        "i10index": 56,
        "i10index5y": 41,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 121
    },
    "Andreas Sembrant": {
        "citedby": {
            "2017-09-30": 166
        },
        "email": "@it.uu.se",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 7,
        "i10index5y": 7,
        "interests": [
            "Computer Architecture",
            "Computer Science"
        ],
        "npubs": 27
    },
    "Antonia Zhai": "",
    "Armin Alaghi": {
        "citedby": {
            "2017-09-30": 578
        },
        "email": "@cs.washington.edu",
        "hindex": 12,
        "hindex5y": 9,
        "i10index": 12,
        "i10index5y": 9,
        "interests": [
            "Computer Architecture",
            "VLSI",
            "Stochastic Computing"
        ],
        "npubs": 34
    },
    "Bagus Wibowo": {
        "citedby": {
            "2017-09-30": 0
        },
        "email": "@ncsu.edu",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Reliability"
        ],
        "npubs": 2
    },
    "Bahar Asgari": {
        "citedby": {
            "2017-09-30": 22
        },
        "email": "@gatech.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "Memory Systems"
        ],
        "npubs": 5
    },
    "Berkin Ilbeyi": {
        "affiliation": "Cornell University",
        "citedby": {
            "2017-09-30": 20
        },
        "email": "@cornell.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "Just-In-Time Compilers"
        ],
        "npubs": 7
    },
    "Boris Grot": {
        "affiliation": "University of Edinburgh",
        "citedby": {
            "2017-09-30": 1574
        },
        "email": "@ed.ac.uk",
        "hindex": 18,
        "hindex5y": 16,
        "i10index": 20,
        "i10index5y": 20,
        "interests": [
            "Computer architecture",
            "memory systems",
            "interconnection networks"
        ],
        "npubs": 49
    },
    "Brent Swartz": "",
    "Burhan Ahmad Mudassar": {
        "citedby": {
            "2017-09-30": 8
        },
        "email": "@gatech.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Accelerators for deep learning models"
        ],
        "npubs": 5
    },
    "Carl Friedrich Bolz-Tereick": {
        "affiliation": "Heinrich-Heine-Universität Düsseldorf",
        "citedby": {
            "2017-09-30": 608
        },
        "email": "@kcl.ac.uk",
        "hindex": 12,
        "hindex5y": 11,
        "i10index": 15,
        "i10index5y": 13,
        "interests": [
            "Virtual Machines",
            "Dynamic Languages",
            "Implementation",
            "Tracing JIT",
            "Partial Evaluation"
        ],
        "npubs": 42
    },
    "Carole-Jean Wu": {
        "affiliation": "Arizona State",
        "citedby": {
            "2017-09-30": 510
        },
        "email": "@asu.edu",
        "hindex": 12,
        "hindex5y": 12,
        "i10index": 13,
        "i10index5y": 13,
        "interests": [
            "Computer Architecture",
            "Cache Design",
            "Energy and Power Management",
            "Shared Resource Management"
        ],
        "npubs": 35
    },
    "Changhee Jung": {
        "affiliation": "Virginia Tech",
        "citedby": {
            "2017-09-30": 296
        },
        "email": "@cs.vt.edu",
        "hindex": 10,
        "hindex5y": 9,
        "i10index": 10,
        "i10index5y": 8,
        "interests": [
            "Compilers",
            "Computer Architecture",
            "Runtime Systems"
        ],
        "npubs": 28
    },
    "Chita R. Das": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-09-30": 8896
        },
        "email": "@cse.psu.edu",
        "hindex": 49,
        "hindex5y": 36,
        "i10index": 151,
        "i10index5y": 82,
        "interests": [
            "Computer Architecture",
            "Interconnection Networks",
            "Fault Tolerance",
            "Heterogeneous Architectures"
        ],
        "npubs": 371
    },
    "Christina Delimitrou": {
        "affiliation": "Cornell University",
        "citedby": {
            "2017-09-30": 773
        },
        "email": "@cornell.edu",
        "hindex": 12,
        "hindex5y": 11,
        "i10index": 12,
        "i10index5y": 12,
        "interests": [
            "Computer Architecture",
            "Datacenter Systems"
        ],
        "npubs": 32
    },
    "Christopher Batten": {
        "affiliation": "Cornell University",
        "citedby": {
            "2017-09-30": 1786
        },
        "email": "@cornell.edu",
        "hindex": 17,
        "hindex5y": 16,
        "i10index": 22,
        "i10index5y": 19,
        "interests": [
            "Computer Architecture",
            "VLSI"
        ],
        "npubs": 32
    },
    "Crefeda Faviola Rodrigues": {
        "citedby": {
            "2018-04-05": 0
        },
        "email": "@postgrad.manchester.ac.uk",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Convolutional Neural Networks",
            "Heterogeneous Computing",
            "energy efficiency",
            "Scheduling"
        ],
        "npubs": 4
    },
    "Daejin Jung": {
        "citedby": {
            "2017-09-30": 155
        },
        "email": "@daejin.ac.kr",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Power electronics"
        ],
        "npubs": 9
    },
    "Daniel Lustig": {
        "affiliation": "NVIDIA",
        "citedby": {
            "2017-09-30": 344
        },
        "email": "@nvidia.com",
        "hindex": 9,
        "hindex5y": 9,
        "i10index": 8,
        "i10index5y": 8,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 20
    },
    "David Black-Schaffer": {
        "affiliation": "Uppsala University",
        "citedby": {
            "2017-09-30": 1809
        },
        "email": "@it.uu.se",
        "hindex": 15,
        "hindex5y": 14,
        "i10index": 22,
        "i10index5y": 20,
        "interests": [
            "Computer Architecture",
            "Runtime Systems",
            "Resource Sharing",
            "Energy Efficiency"
        ],
        "npubs": 70
    },
    "David C. Wong": {
        "affiliation": "Intel",
        "citedby": {
            "2017-09-30": 860
        },
        "email": "@i2r.a-star.edu.sg",
        "hindex": 15,
        "hindex5y": 7,
        "i10index": 23,
        "i10index5y": 6,
        "interests": [
            "Wireless Networks",
            "Medium Access Control"
        ],
        "npubs": 116
    },
    "David Donofrio": "",
    "David J. Lilja": "",
    "David Padua": {
        "affiliation": "UIUC",
        "citedby": {
            "2017-09-30": 12876
        },
        "email": "@illinois.edu",
        "hindex": 60,
        "hindex5y": 31,
        "i10index": 146,
        "i10index5y": 71,
        "interests": [
            "Compilers",
            "Parallel Computing"
        ],
        "npubs": 359
    },
    "David R. Kaeli": {
        "affiliation": "Northeastern University",
        "citedby": {
            "2017-09-30": 9399
        },
        "email": "@ece.neu.edu",
        "hindex": 33,
        "hindex5y": 26,
        "i10index": 111,
        "i10index5y": 64,
        "interests": [
            "Computer Architecture",
            "Security",
            "Compilers",
            "Reliability",
            "Simulators"
        ],
        "npubs": 511
    },
    "Dennis Abts": {
        "affiliation": "Google",
        "citedby": {
            "2017-09-30": 2390
        },
        "email": "@acm.org",
        "hindex": 17,
        "hindex5y": 16,
        "i10index": 24,
        "i10index5y": 21,
        "interests": [
            "Computer Architecture",
            "Parallel Computing"
        ],
        "npubs": 83
    },
    "Devesh Tiwari": "",
    "Di Wang": {
        "affiliation": "Microsoft",
        "citedby": {
            "2017-09-30": 564
        },
        "email": "@microsoft.com",
        "hindex": 10,
        "hindex5y": 10,
        "i10index": 11,
        "i10index5y": 11,
        "interests": [
            "Datacenters",
            "Power Management",
            "Storage Systems",
            "Computer Architecture"
        ],
        "npubs": 35
    },
    "Dimitris Gizopoulos": {
        "affiliation": "University of Athensk",
        "citedby": {
            "2017-09-30": 2552
        },
        "email": "@di.uoa.gr",
        "hindex": 28,
        "hindex5y": 18,
        "i10index": 68,
        "i10index5y": 42,
        "interests": [
            "Computer Architecture",
            "Hardware",
            "Fault Tolerance",
            "Dependability"
        ],
        "npubs": 233
    },
    "Dong H. Ahn": "",
    "Drew Hilton": {
        "affiliation": "Duke University",
        "citedby": {
            "2017-09-30": 187
        },
        "email": "@ee.duke.edu",
        "hindex": 7,
        "hindex5y": 6,
        "i10index": 6,
        "i10index5y": 3,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 34
    },
    "Eojin Lee": {
        "citedby": {
            "2018-04-04": 0
        },
        "email": "@snu.ac.kr",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Memory system"
        ],
        "npubs": 4
    },
    "Erik Hagersten": {
        "citedby": {
            "2018-01-04": 4714
        },
        "email": "@it.uu.se",
        "hindex": 39,
        "hindex5y": 18,
        "i10index": 102,
        "i10index5y": 38,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 237
    },
    "Fang-Hsiang Su": "",
    "Ganesh Gopalakrishnan": {
        "affiliation": "University of Utah",
        "citedby": {
            "2017-09-30": 4516
        },
        "email": "@cs.utah.edu",
        "hindex": 36,
        "hindex5y": 23,
        "i10index": 128,
        "i10index5y": 59,
        "interests": [
            "Formal Analysis",
            "Verification tools for Concurrency"
        ],
        "npubs": 443
    },
    "Geof Sawaya": "",
    "Gerald DeJong": "",
    "German Ceballos": {
        "citedby": {
            "2017-09-30": 4
        },
        "email": "@it.uu.se",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Scheduling",
            "Resource Sharing",
            "Multicores",
            "Manycores",
            "Modeling"
        ],
        "npubs": 8
    },
    "Graham Riley": {
        "citedby": {
            "2017-09-30": 682
        },
        "email": "@manchester.ac.uk",
        "hindex": 15,
        "hindex5y": 7,
        "i10index": 19,
        "i10index5y": 7,
        "interests": [
            "parallel computing",
            "high performance computing",
            "flexible coupling"
        ],
        "npubs": 72
    },
    "Gyuyoung Park": "",
    "Haibo Zhang": {
        "citedby": {
            "2017-09-30": 9
        },
        "email": "@psu.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 3
    },
    "Hao Wang": {
        "affiliation": "Virginia Tech",
        "citedby": {
            "2017-07-23": 942,
            "2017-08-14": 971
        },
        "email": "@vt.edu",
        "hindex": 16,
        "hindex5y": 16,
        "i10index": 22,
        "i10index5y": 21,
        "interests": [
            "Parallel Computing",
            "Distributed System",
            "MPI",
            "GPU Computing",
            "Bioinformatics"
        ],
        "npubs": 43
    },
    "Hiroshi Sasaki": "",
    "Hosam Fathy": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-09-30": 3393
        },
        "email": "@psu.edu",
        "hindex": 30,
        "hindex5y": 26,
        "i10index": 68,
        "i10index5y": 56,
        "interests": [],
        "npubs": 143
    },
    "Hosein Mohammadi Makrani": {
        "citedby": {
            "2018-04-05": 1
        },
        "email": "@gmu.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Big Data",
            "Computer Architecture",
            "Memory System",
            "Fault Tolerant"
        ],
        "npubs": 4
    },
    "Houman Homayoun": {
        "affiliation": "George Mason University",
        "citedby": {
            "2017-09-30": 1003
        },
        "email": "@gmu.edu",
        "hindex": 17,
        "hindex5y": 13,
        "i10index": 30,
        "i10index5y": 25,
        "interests": [
            "Heterogeneous Computing",
            "Big Data Computing",
            "Hardware Security and Trust",
            "Biomedical Computing"
        ],
        "npubs": 127
    },
    "Huyen Nguyen": "",
    "Hyesoon Kim": {
        "affiliation": "Georgia Tech",
        "citedby": {
            "2017-09-30": 7130
        },
        "email": "@cc.gatech.edu",
        "hindex": 32,
        "hindex5y": 28,
        "i10index": 80,
        "i10index5y": 49,
        "interests": [
            "Computer Architecture",
            "Compiler"
        ],
        "npubs": 243
    },
    "Hyunyoon Cho": {
        "affiliation": "Samsung Electronics)",
        "citedby": {
            "2017-09-30": 282
        },
        "email": "@snu.ac.kr",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "memory architecture",
            "analog circuit design"
        ],
        "npubs": 5
    },
    "I-Ting Angelina Lee": {
        "affiliation": "Washington University in St. Louis",
        "citedby": {
            "2017-09-30": 240
        },
        "email": "@wustl.edu",
        "hindex": 8,
        "hindex5y": 7,
        "i10index": 8,
        "i10index5y": 6,
        "interests": [
            "runtime system",
            "parallel computing",
            "parallel programming",
            "software systems"
        ],
        "npubs": 23
    },
    "Ian Briggs": {
        "citedby": {
            "2017-09-30": 33
        },
        "email": "@qub.ac.uk",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [],
        "npubs": 7
    },
    "Iyswarya Narayanan": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-09-30": 78
        },
        "email": "@cse.psu.edu",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Datacenters",
            "Reliability",
            "Cyber Physical Systems",
            "Power Management"
        ],
        "npubs": 17
    },
    "Jagadish Kotra": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-09-30": 31
        },
        "email": "@cse.psu.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 8
    },
    "James Tuck": {
        "citedby": {
            "2018-03-29": 1970
        },
        "email": "@ncsu.edu",
        "hindex": 17,
        "hindex5y": 12,
        "i10index": 22,
        "i10index5y": 16,
        "interests": [
            "Computer Architecture",
            "Compilers",
            "Programming Languages"
        ],
        "npubs": 62
    },
    "Jie Zhang": {
        "affiliation": "KAIST",
        "citedby": {
            "2020-07-09": 165
        },
        "email": "@camelab.org",
        "hindex": 8,
        "hindex5y": 8,
        "i10index": 7,
        "i10index5y": 7,
        "interests": [
            "Computer Architecture",
            "Storage",
            "GPU"
        ],
        "npubs": 36
    },
    "Jieming Yin": {
        "affiliation": "AMD",
        "citedby": {
            "2017-09-30": 49
        },
        "email": "@amd.com",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Computer Architecture",
            "NoC",
            "SoC"
        ],
        "npubs": 8
    },
    "Jishen Zhao": {
        "affiliation": "UCSC",
        "citedby": {
            "2017-09-30": 657
        },
        "email": "@ucsc.edu",
        "hindex": 16,
        "hindex5y": 16,
        "i10index": 17,
        "i10index5y": 17,
        "interests": [
            "Computer Architecture",
            "Computer Systems",
            "Electrical Design Automation"
        ],
        "npubs": 44
    },
    "John Shalf": {
        "affiliation": "Lawrence Berkeley Lab LBNL",
        "citedby": {
            "2017-09-30": 11952
        },
        "email": "@lbl.gov",
        "hindex": 50,
        "hindex5y": 36,
        "i10index": 116,
        "i10index5y": 83,
        "interests": [
            "computer architecture",
            "supercomputing",
            "HPC",
            "programming models",
            "high performance networking"
        ],
        "npubs": 271
    },
    "Johnathan Alsop": {
        "citedby": {
            "2017-09-30": 52
        },
        "email": "@illinois.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [],
        "npubs": 8
    },
    "Jongwook Chung": "",
    "Josep Torrellas": {
        "citedby": {
            "2017-09-30": 11299
        },
        "email": "@illinois.edu",
        "hindex": 58,
        "hindex5y": 36,
        "i10index": 155,
        "i10index5y": 101,
        "interests": [
            "Computer architecture",
            "parallel computing",
            "shared-memory architectures"
        ],
        "npubs": 339
    },
    "José F. Martínez": {
        "affiliation": "Cornell University",
        "citedby": {
            "2017-09-30": 3302
        },
        "email": "@cornell.edu",
        "hindex": 23,
        "hindex5y": 21,
        "i10index": 27,
        "i10index5y": 23,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 41
    },
    "Jung Ho Ahn": {
        "citedby": {
            "2017-09-30": 6058
        },
        "email": "@snu.ac.kr",
        "hindex": 28,
        "hindex5y": 25,
        "i10index": 38,
        "i10index5y": 36,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 96
    },
    "Jungyeon Yoon": "",
    "Justin Josef Szaday": "",
    "Kaixi Hou": {
        "citedby": {
            "2017-09-30": 74
        },
        "email": "@vt.edu",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "High Performance Computing",
            "GPU",
            "CPU",
            "Xeon Phi",
            "Vector"
        ],
        "npubs": 13
    },
    "Kamesh Madduri": {
        "citedby": {
            "2017-09-30": 2480
        },
        "email": "@cse.psu.edu",
        "hindex": 26,
        "hindex5y": 22,
        "i10index": 38,
        "i10index5y": 35,
        "interests": [
            "High-performance Computing",
            "Scientific Computing",
            "Network Science",
            "Graph Analysis"
        ],
        "npubs": 124
    },
    "Lei Liu": "",
    "Leiming Yu": {
        "citedby": {
            "2017-09-30": 44
        },
        "email": "@ece.neu.edu",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "GPGPU",
            "High Performance Computing",
            "Machine Learning",
            "Performance Modeling"
        ],
        "npubs": 15
    },
    "Lizhong Chen": {
        "affiliation": "Oregon State University",
        "citedby": {
            "2017-09-30": 287
        },
        "email": "@oregonstate.edu",
        "hindex": 9,
        "hindex5y": 9,
        "i10index": 9,
        "i10index5y": 9,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 25
    },
    "Luis Ceze": {
        "citedby": {
            "2017-09-30": 6716
        },
        "email": "@cs.washington.edu",
        "hindex": 38,
        "hindex5y": 32,
        "i10index": 77,
        "i10index5y": 72,
        "interests": [
            "Computer Architecture",
            "Programming Languages",
            "Operating Systems"
        ],
        "npubs": 196
    },
    "Luiz DeRose": "",
    "Mahmut T. Kandemir": {
        "affiliation": "Pennstate University, USA",
        "citedby": {
            "2017-10-02": 17718,
            "2017-10-20": 17783
        },
        "email": "@cse.psu.edu",
        "hindex": 60,
        "hindex5y": 40,
        "i10index": 354,
        "i10index5y": 186,
        "interests": [
            "Compilers",
            "High Performance Computing",
            "Storage",
            "Architecture"
        ],
        "npubs": 787
    },
    "Maria Malik": {
        "citedby": {
            "2017-09-30": 114
        },
        "email": "@gmu.edu",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 5,
        "i10index5y": 5,
        "interests": [],
        "npubs": 19
    },
    "Mark Oskin": {
        "citedby": {
            "2017-09-30": 3077
        },
        "email": "@cs.washington.edu",
        "hindex": 25,
        "hindex5y": 20,
        "i10index": 47,
        "i10index5y": 31,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 122
    },
    "Matthew D. Sinclair": {
        "citedby": {
            "2017-09-30": 132
        },
        "email": "@illinois.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 5,
        "i10index5y": 5,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 15
    },
    "Michael Bentley": "",
    "Michela Becchi": {
        "affiliation": "North Carolina State University",
        "citedby": {
            "2017-09-30": 2049
        },
        "email": "@ncsu.edu",
        "hindex": 21,
        "hindex5y": 20,
        "i10index": 28,
        "i10index5y": 28,
        "interests": [
            "parallel computing",
            "heterogeneous computing",
            "runtime systems",
            "networking systems",
            "algorithm acceleration"
        ],
        "npubs": 71
    },
    "Mikel Luján": {
        "affiliation": "The University of Manchester",
        "citedby": {
            "2017-09-30": 1954
        },
        "email": "@manchester.ac.uk",
        "hindex": 22,
        "hindex5y": 17,
        "i10index": 40,
        "i10index5y": 26,
        "interests": [
            "Many-core Architectures",
            "Parallel Programming",
            "Virtualization",
            "Managed Runtime Environments"
        ],
        "npubs": 127
    },
    "Miryeong Kwon": "",
    "Mohammad Arjomand": {
        "affiliation": "Georgia Tech",
        "citedby": {
            "2017-09-30": 366
        },
        "email": "@gatech.edu",
        "hindex": 10,
        "hindex5y": 10,
        "i10index": 12,
        "i10index5y": 11,
        "interests": [
            "Computer Architecture",
            "Memory Systems",
            "SSD"
        ],
        "npubs": 51
    },
    "Morteza Ramezani": "",
    "Myoungsoo Jung": {
        "affiliation": "Yonsei University",
        "citedby": {
            "2017-09-30": 366
        },
        "email": "@yonsei.ac.kr",
        "hindex": 10,
        "hindex5y": 10,
        "i10index": 10,
        "i10index5y": 10,
        "interests": [
            "Computer Architecture",
            "Non-Volatile Memory",
            "Solid State Disks",
            "Accelerators"
        ],
        "npubs": 44
    },
    "Nachiappan Chidambaram Nachiappan": {
        "citedby": {
            "2017-09-30": 299
        },
        "email": "@apple.com",
        "hindex": 7,
        "hindex5y": 6,
        "i10index": 5,
        "i10index5y": 5,
        "interests": [
            "Computer Architecture",
            "System-On-Chip (SoC) Platforms",
            "Heterogeneous Architectures",
            "Memory System"
        ],
        "npubs": 16
    },
    "Nam Sung Kim": {
        "affiliation": "UIUC",
        "citedby": {
            "2017-09-30": 7574
        },
        "email": "@illinois.edu",
        "hindex": 37,
        "hindex5y": 28,
        "i10index": 64,
        "i10index5y": 58,
        "interests": [
            "Computer Architecture",
            "Digital Design",
            "Electronic Design Automation",
            "Low-power design"
        ],
        "npubs": 197
    },
    "Neftali Watkinson": {
        "affiliation": "UC Irvine",
        "citedby": {
            "2017-09-30": 0
        },
        "email": "@uci.edu",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Machine Leaning",
            "Artificial Intelligence",
            "Compilers",
            "Vectorization"
        ],
        "npubs": 1
    },
    "Nima Elyasi": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-09-30": 1
        },
        "email": "@psu.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Storage Systems",
            "Computer Systems"
        ],
        "npubs": 2
    },
    "Norm Rubin": {
        "affiliation": "NVIDIA Research",
        "citedby": {
            "2017-09-30": 1003
        },
        "email": "@nvidia.com",
        "hindex": 14,
        "hindex5y": 11,
        "i10index": 17,
        "i10index5y": 13,
        "interests": [
            "compilers",
            "architecture",
            "gpgpu"
        ],
        "npubs": 49
    },
    "Omer Khan": {
        "affiliation": "University of Connecticut",
        "citedby": {
            "2017-09-30": 745
        },
        "email": "@uconn.edu",
        "hindex": 15,
        "hindex5y": 14,
        "i10index": 24,
        "i10index5y": 21,
        "interests": [
            "Computer Architecture",
            "System Design",
            "Embedded Systems",
            "Many Core Architecture",
            "Dependable Architecture"
        ],
        "npubs": 84
    },
    "Pingqiang Zhou": {
        "affiliation": "ShanghaiTech University",
        "citedby": {
            "2017-09-30": 346
        },
        "email": "@shanghaitech.edu.cn",
        "hindex": 10,
        "hindex5y": 10,
        "i10index": 11,
        "i10index5y": 11,
        "interests": [
            "CAD of VLSI Circuits",
            "3D integrated circuits",
            "multicore processors",
            "network-on-chip"
        ],
        "npubs": 26
    },
    "Prasanna Venkatesh Rengasamy": {
        "citedby": {
            "2018-04-05": 13
        },
        "email": "@psu.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 6
    },
    "Qianqian Fang": "",
    "Ramyad Hadidi": {
        "citedby": {
            "2017-09-30": 4
        },
        "email": "@gatech.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 3
    },
    "Riad Akram": "",
    "Rui Hou": {
        "affiliation": "Chinese Academy of Sciences",
        "citedby": {
            "2017-09-30": 0
        },
        "email": "@ict.ac.cn",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Processor",
            "Security",
            "Data Center",
            "AI"
        ],
        "npubs": 1
    },
    "Ruidong Gu": "",
    "Saibal Mukhopadhyay": {
        "citedby": {
            "2017-09-30": 7682
        },
        "email": "@ece.gatech.edu",
        "hindex": 40,
        "hindex5y": 30,
        "i10index": 112,
        "i10index5y": 90,
        "interests": [
            "Circuit design",
            "low power"
        ],
        "npubs": 294
    },
    "Sandeep R. Agrawal": {
        "affiliation": "Oracle",
        "citedby": {
            "2017-09-30": 25
        },
        "email": "@oracle.com",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Machine Learning",
            "Computer Architecture"
        ],
        "npubs": 7
    },
    "Sarita V. Adve": {
        "citedby": {
            "2018-02-15": 13074
        },
        "email": "@illinois.edu",
        "hindex": 57,
        "hindex5y": 33,
        "i10index": 106,
        "i10index5y": 69,
        "interests": [
            "Computer architecture",
            "parallel computing",
            "computer systems",
            "reliability",
            "energy"
        ],
        "npubs": 216
    },
    "Sean James": "",
    "Seongbeom Kim": {
        "affiliation": "Google",
        "citedby": {
            "2017-09-30": 423
        },
        "email": "@buffalo.edu",
        "hindex": 8,
        "hindex5y": 8,
        "i10index": 6,
        "i10index5y": 6,
        "interests": [],
        "npubs": 12
    },
    "Shay Galon": "",
    "Sheng Li": {
        "affiliation": "Intel",
        "citedby": {
            "2017-09-30": 2326
        },
        "email": "@intel.com",
        "hindex": 12,
        "hindex5y": 10,
        "i10index": 13,
        "i10index5y": 10,
        "interests": [
            "Big data",
            "Deep Learning",
            "Cloud",
            "Computer Architecture and Systems"
        ],
        "npubs": 41
    },
    "Shin-Ying Lee": "",
    "Shuang1 Chen": {
        "citedby": {
            "2017-09-30": 7
        },
        "email": "@cornell.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture and Systems",
            "Dadacenters"
        ],
        "npubs": 4
    },
    "Shulin Zhao": {
        "citedby": {
            "2017-09-30": 17
        },
        "email": "@psu.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "CS"
        ],
        "npubs": 7
    },
    "Simha Sethumadhavan": "",
    "Srilatha Manne": "",
    "Sruthikesh Surineni": "",
    "Sudhakar Yalamanchili": "",
    "Sukhan Lee": "",
    "Sung Kim": "",
    "Sungjoon Koh": "",
    "Teruo Tanimoto": {
        "affiliation": "Kyushu University",
        "citedby": {
            "2017-09-30": 42
        },
        "email": "@cpc.ait.kyushu-u.ac.jp",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "Hardware Software Co-design"
        ],
        "npubs": 8
    },
    "Thierry Moreau": "",
    "Trevor E. Carlson": {
        "citedby": {
            "2017-09-30": 860
        },
        "email": "@comp.nus.edu.sg",
        "hindex": 12,
        "hindex5y": 12,
        "i10index": 12,
        "i10index5y": 12,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 58
    },
    "Trevor E. Carlsson": {
        "citedby": {
            "2017-09-30": 860
        },
        "email": "@comp.nus.edu.sg",
        "hindex": 12,
        "hindex5y": 12,
        "i10index": 12,
        "i10index5y": 12,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 58
    },
    "Ulya R. Karpuzcu": {
        "affiliation": "University of Minnesota",
        "citedby": {
            "2017-09-30": 455
        },
        "email": "@umn.edu",
        "hindex": 9,
        "hindex5y": 9,
        "i10index": 9,
        "i10index5y": 9,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 22
    },
    "Vignyan Reddy": {
        "affiliation": "Qualcomm Research",
        "citedby": {
            "2017-09-30": 49
        },
        "email": "@qti.qualcomm.com",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 8
    },
    "Visvesh Sathe": {
        "affiliation": "University of Washington",
        "citedby": {
            "2017-09-30": 657
        },
        "email": "@uw.edu",
        "hindex": 14,
        "hindex5y": 11,
        "i10index": 18,
        "i10index5y": 11,
        "interests": [
            "Energy-efficient VLSI Design",
            "Clocking",
            "Circuit and System co-optimization"
        ],
        "npubs": 59
    },
    "Weihua Zhang": {
        "affiliation": "Fudan University",
        "citedby": {
            "2017-09-30": 160
        },
        "email": "@fudan.edu.cn",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Computer Architecture",
            "Compiler Optimization",
            "Parallelization"
        ],
        "npubs": 41
    },
    "Wenwen Wang": {
        "affiliation": "Unversity of Minnesota",
        "citedby": {
            "2017-09-30": 14
        },
        "email": "@cs.umn.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Compiler",
            "Parallel Programming",
            "Software Security"
        ],
        "npubs": 10
    },
    "Wonil Choi": "",
    "Wu Feng": {
        "affiliation": "Virginia Tech",
        "citedby": {
            "2017-09-30": 8365
        },
        "email": "@vt.edu",
        "hindex": 46,
        "hindex5y": 34,
        "i10index": 155,
        "i10index5y": 99,
        "interests": [
            "Parallel Computing",
            "Green Supercomputing",
            "Heterogeneous Computing",
            "Run-Time Systems",
            "Bioinformatics"
        ],
        "npubs": 386
    },
    "Xiaodong Yu": {
        "citedby": {
            "2017-09-30": 51
        },
        "email": "@cs.vt.edu",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Parallel Computing",
            "Reconfigurable Computing",
            "Automata Processing",
            "Algorithm Refactoring",
            "Application Acceleration"
        ],
        "npubs": 10
    },
    "Xun Gong": "",
    "Yasser Y. Hanafy": "",
    "Yectli A. Huerta": "",
    "Yifan Sun": {
        "citedby": {
            "2017-09-30": 82
        },
        "email": "@coe.neu.edu",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 6,
        "i10index5y": 6,
        "interests": [
            "Computer Architecture",
            "General Purpose GPU"
        ],
        "npubs": 10
    },
    "Ying-Ju Yu": "",
    "Young Hoon Son": {
        "citedby": {
            "2017-09-30": 77
        },
        "email": "@nxp.com",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "CMOS high speed I/O"
        ],
        "npubs": 5
    },
    "Yuhwan Ro": {
        "affiliation": "Seoul National University",
        "citedby": {
            "2017-09-30": 1053
        },
        "email": "@snu.ac.kr",
        "hindex": 11,
        "hindex5y": 10,
        "i10index": 11,
        "i10index5y": 10,
        "interests": [
            "Computer Architecture",
            "Memory Systems",
            "Storage Systems"
        ],
        "npubs": 24
    },
    "Yungang Bao": {
        "affiliation": "Chinese Academy of Sciences",
        "citedby": {
            "2017-09-30": 505
        },
        "email": "@ict.ac.cn",
        "hindex": 10,
        "hindex5y": 10,
        "i10index": 11,
        "i10index5y": 11,
        "interests": [
            "Computer Architecture",
            "Computer System"
        ],
        "npubs": 40
    },
    "Zehra Sura": "",
    "Zhangxiaowen Gong": "",
    "Zhenman Fang": {
        "affiliation": "UCLA",
        "citedby": {
            "2017-09-30": 132
        },
        "email": "@cs.ucla.edu",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 7,
        "i10index5y": 7,
        "interests": [
            "Computer Architecture",
            "Cloud Computing",
            "Customized Acceleration",
            "Performance Evaluation",
            "Compilers"
        ],
        "npubs": 20
    },
    "Zhi Chen": {
        "affiliation": "UC Irvine",
        "citedby": {
            "2017-09-30": 183
        },
        "email": "@ics.uci.edu",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 7,
        "i10index5y": 7,
        "interests": [
            "Compilers",
            "computer architecture"
        ],
        "npubs": 13
    },
    "cheng wang": ""
}
