--Isaac's Final Project ERG3083 
--VHDL Top Level Entity

library ieee;
use ieee.std_logic_1164.all;
library altera;
use altera.altera_syn_attributes.all;

entity bit2vector is
	port
	(
		in0 : in std_logic;
		in1 : in std_logic;
		in2 : in std_logic;
		in3 : in std_logic;
		in4 : in std_logic;
		in5 : in std_logic;
		
		clock : in std_logic;
		
		vector_out : out std_logic_vector(5 DOWNTO 0)
	);
end bit2vector;

architecture arc of bit2vector is


begin

	end;