=====
SETUP
25.415
12.513
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s16
2.283
2.800
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s29
3.524
3.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s92
5.304
5.859
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s74
6.552
7.069
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s42
7.482
8.037
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s18
9.216
9.765
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s9
9.766
10.283
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s7
11.400
11.970
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s6
12.142
12.513
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0
12.513
=====
SETUP
25.761
12.167
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s16
2.283
2.800
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s29
3.524
3.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s92
5.304
5.859
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s74
6.552
7.069
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s42
7.482
8.037
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s18
9.216
9.765
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s9
9.766
10.283
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s10
11.075
11.624
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s7
11.796
12.167
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0
12.167
=====
SETUP
25.784
12.144
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s16
2.283
2.800
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s29
3.524
3.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s92
5.304
5.859
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s74
6.552
7.069
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s42
7.482
8.037
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s18
9.216
9.765
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s9
9.766
10.283
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s8
10.832
11.402
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s6
11.574
12.144
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0
12.144
=====
SETUP
25.789
12.139
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s16
2.283
2.800
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s29
3.524
3.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s92
5.304
5.859
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s74
6.552
7.069
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s42
7.482
8.037
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s18
9.216
9.765
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s9
9.766
10.283
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s9
11.040
11.589
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s6
11.590
12.139
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0
12.139
=====
SETUP
25.929
11.999
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s16
2.283
2.800
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s29
3.524
3.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s92
5.304
5.859
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s74
6.552
7.069
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s42
7.482
8.037
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s18
9.216
9.765
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s9
9.766
10.283
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s9
11.075
11.446
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s7
11.450
11.999
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0
11.999
=====
SETUP
26.128
11.800
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s16
2.283
2.800
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s29
3.524
3.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s92
5.304
5.859
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s74
6.552
7.069
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s42
7.482
8.037
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s18
9.216
9.765
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s9
9.766
10.283
u_interfaces_top/i2c_config_m0/n125_s8
10.727
11.098
u_interfaces_top/i2c_config_m0/i2c_write_req_s4
11.107
11.656
u_interfaces_top/i2c_config_m0/i2c_write_req_s0
11.800
=====
SETUP
26.133
11.794
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s16
2.283
2.800
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s29
3.524
3.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s92
5.304
5.859
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s74
6.552
7.069
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s42
7.482
8.037
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s18
9.216
9.765
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s9
9.766
10.283
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s7
11.246
11.795
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0
11.795
=====
SETUP
26.178
11.750
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s16
2.283
2.800
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s29
3.524
3.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s92
5.304
5.859
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s74
6.552
7.069
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s42
7.482
8.037
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s18
9.216
9.765
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s9
9.766
10.283
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s6
11.379
11.750
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_7_s0
11.750
=====
SETUP
26.264
11.664
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.573
2.143
u_uart_sfr/u_sfr00/n10_s5
2.144
2.699
u_uart_sfr/u_sfr10/n11_s2
3.647
4.018
u_uart_sfr/u_sfr1F/io_ad_data_7_s21
5.031
5.484
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
6.407
6.962
u_uart_sfr/u_sfr1F/io_ad_data_2_s10
7.375
7.930
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
8.448
9.003
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.643
10.014
u_uart_sfr/u_sfr14/o_contain_2_s0
11.664
=====
SETUP
26.300
11.628
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s16
2.283
2.800
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s29
3.524
3.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s92
5.304
5.859
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s74
6.552
7.069
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s42
7.482
8.037
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s18
9.216
9.765
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s9
9.766
10.283
u_interfaces_top/i2c_config_m0/n125_s8
10.727
11.098
u_interfaces_top/i2c_config_m0/i2c_write_req_s0
11.628
=====
SETUP
26.329
11.599
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.573
2.143
u_uart_sfr/u_sfr00/n10_s5
2.144
2.699
u_uart_sfr/u_sfr10/n11_s2
3.647
4.018
u_uart_sfr/u_sfr1F/io_ad_data_7_s21
5.031
5.484
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
6.407
6.962
u_uart_sfr/u_sfr1F/io_ad_data_2_s10
7.375
7.930
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
8.448
9.003
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.643
10.014
u_uart_sfr/u_sfr00/o_contain_2_s0
11.599
=====
SETUP
26.378
11.549
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.573
2.143
u_uart_sfr/u_sfr00/n10_s5
2.144
2.699
u_uart_sfr/u_sfr10/n11_s2
3.647
4.018
u_uart_sfr/u_sfr1F/io_ad_data_7_s21
5.031
5.484
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
6.407
6.962
u_uart_sfr/u_sfr1F/io_ad_data_2_s10
7.375
7.930
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
8.448
9.003
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.643
10.014
u_uart_sfr/u_sfr01/o_contain_2_s0
11.549
=====
SETUP
26.414
11.514
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.573
2.143
u_uart_sfr/u_sfr00/n10_s5
2.144
2.699
u_uart_sfr/u_sfr10/n11_s2
3.647
4.018
u_uart_sfr/u_sfr1F/io_ad_data_7_s21
5.031
5.484
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
6.407
6.962
u_uart_sfr/u_sfr1F/io_ad_data_2_s10
7.375
7.930
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
8.448
9.003
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.643
10.014
u_uart_sfr/u_sfr06/o_contain_2_s0
11.514
=====
SETUP
26.449
11.478
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.573
2.143
u_uart_sfr/u_sfr00/n10_s5
2.144
2.699
u_uart_sfr/u_sfr10/n11_s2
3.647
4.018
u_uart_sfr/u_sfr1F/io_ad_data_7_s21
5.031
5.484
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
6.407
6.962
u_uart_sfr/u_sfr1F/io_ad_data_2_s10
7.375
7.930
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
8.448
9.003
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.643
10.014
u_uart_sfr/u_sfr0E/o_contain_2_s0
11.478
=====
SETUP
26.503
11.425
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s16
2.283
2.800
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s29
3.524
3.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s92
5.304
5.859
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s74
6.552
7.069
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s42
7.482
8.037
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s18
9.216
9.765
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s9
9.766
10.315
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s9
10.500
10.871
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s7
10.876
11.425
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_5_s0
11.425
=====
SETUP
26.528
11.399
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.573
2.143
u_uart_sfr/u_sfr00/n10_s5
2.144
2.699
u_uart_sfr/u_sfr10/n11_s2
3.647
4.018
u_uart_sfr/u_sfr1F/io_ad_data_7_s21
5.031
5.484
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
6.407
6.962
u_uart_sfr/u_sfr1F/io_ad_data_2_s10
7.375
7.930
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
8.448
9.003
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.643
10.014
u_uart_sfr/u_sfr02/o_contain_2_s0
11.399
=====
SETUP
26.533
11.395
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.573
2.143
u_uart_sfr/u_sfr00/n10_s5
2.144
2.699
u_uart_sfr/u_sfr10/n11_s2
3.647
4.018
u_uart_sfr/u_sfr1F/io_ad_data_7_s21
5.031
5.484
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
6.407
6.962
u_uart_sfr/u_sfr1F/io_ad_data_2_s10
7.375
7.930
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
8.448
9.003
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.643
10.014
u_uart_sfr/u_sfr10/o_contain_2_s0
11.395
=====
SETUP
26.542
11.385
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.573
2.143
u_uart_sfr/u_sfr00/n10_s5
2.144
2.699
u_uart_sfr/u_sfr10/n11_s2
3.647
4.018
u_uart_sfr/u_sfr1F/io_ad_data_7_s21
5.031
5.484
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
6.407
6.962
u_uart_sfr/u_sfr1F/io_ad_data_2_s10
7.375
7.930
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
8.448
9.003
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.643
10.014
u_uart_sfr/u_sfr03/o_contain_2_s0
11.385
=====
SETUP
26.548
11.380
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.573
2.143
u_uart_sfr/u_sfr00/n10_s5
2.144
2.699
u_uart_sfr/u_sfr10/n11_s2
3.647
4.018
u_uart_sfr/u_sfr1F/io_ad_data_7_s21
5.031
5.484
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
6.407
6.962
u_uart_sfr/u_sfr1F/io_ad_data_2_s10
7.375
7.930
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
8.448
9.003
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.643
10.014
u_uart_sfr/u_sfr0B/o_contain_2_s0
11.380
=====
SETUP
26.553
11.375
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.573
2.143
u_uart_sfr/u_sfr00/n10_s5
2.144
2.699
u_uart_sfr/u_sfr10/n11_s2
3.647
4.018
u_uart_sfr/u_sfr1F/io_ad_data_7_s21
5.031
5.484
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
6.407
6.962
u_uart_sfr/u_sfr1F/io_ad_data_2_s10
7.375
7.930
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
8.448
9.003
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.643
10.014
u_uart_sfr/u_sfr09/o_contain_2_s0
11.375
=====
SETUP
26.555
11.372
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.573
2.143
u_uart_sfr/u_sfr00/n10_s5
2.144
2.699
u_uart_sfr/u_sfr10/n11_s2
3.647
4.018
u_uart_sfr/u_sfr1F/io_ad_data_7_s21
5.031
5.484
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
6.407
6.962
u_uart_sfr/u_sfr1F/io_ad_data_2_s10
7.375
7.930
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
8.448
9.003
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.643
10.014
u_uart_sfr/u_sfr11/o_contain_2_s0
11.372
=====
SETUP
26.561
11.366
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.573
2.143
u_uart_sfr/u_sfr00/n10_s5
2.144
2.699
u_uart_sfr/u_sfr10/n11_s2
3.647
4.018
u_uart_sfr/u_sfr1F/io_ad_data_7_s21
5.031
5.484
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
6.407
6.962
u_uart_sfr/u_sfr1F/io_ad_data_2_s10
7.375
7.930
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
8.448
9.003
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.643
10.014
u_uart_sfr/u_sfr0C/o_contain_2_s0
11.366
=====
SETUP
26.565
11.362
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.573
2.143
u_uart_sfr/u_sfr00/n10_s5
2.144
2.699
u_uart_sfr/u_sfr10/n11_s2
3.647
4.018
u_uart_sfr/u_sfr1F/io_ad_data_7_s21
5.031
5.484
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
6.407
6.962
u_uart_sfr/u_sfr1F/io_ad_data_2_s10
7.375
7.930
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
8.448
9.003
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.643
10.014
u_uart_sfr/u_sfr16/o_contain_2_s0
11.362
=====
SETUP
26.582
11.346
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.573
2.143
u_uart_sfr/u_sfr00/n10_s5
2.144
2.699
u_uart_sfr/u_sfr10/n11_s2
3.647
4.018
u_uart_sfr/u_sfr1F/io_ad_data_7_s21
5.031
5.484
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
6.407
6.962
u_uart_sfr/u_sfr1F/io_ad_data_2_s10
7.375
7.930
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
8.448
9.003
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.643
10.014
u_uart_sfr/u_sfr15/o_contain_2_s0
11.346
=====
SETUP
26.608
11.319
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.573
2.143
u_uart_sfr/u_sfr00/n10_s5
2.144
2.699
u_uart_sfr/u_sfr10/n11_s2
3.647
4.018
u_uart_sfr/u_sfr1F/io_ad_data_7_s21
5.031
5.484
u_uart_sfr/u_sfr1F/io_ad_data_2_s21
6.407
6.962
u_uart_sfr/u_sfr1F/io_ad_data_2_s10
7.375
7.930
u_uart_sfr/u_sfr1F/io_ad_data_2_s4
8.448
9.003
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.643
10.014
u_uart_sfr/u_sfr1A/o_contain_2_s0
11.319
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s3
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n140_s5
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s3
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_14_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n92_s3
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_7_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n75_s3
1.064
1.296
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_7_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_9_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n73_s1
1.064
1.296
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_9_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n68_s1
1.064
1.296
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n744_s0
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_8_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_13_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n739_s0
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_13_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n737_s0
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n586_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n540_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_8_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n537_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_8_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_18_s0
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n479_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_18_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n152_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n42_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n38_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n36_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n32_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n30_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
1.296
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_2_s1
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n139_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_2_s1
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n96_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_1_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n81_s2
1.065
1.297
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_1_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_1_s3
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n544_s5
1.065
1.297
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_1_s3
1.297
