// Seed: 3477838779
module module_0 ();
  wire id_1;
  assign id_2 = (id_1);
  assign module_1.type_1 = 0;
  wire id_3, id_4;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input wor id_4,
    output tri1 id_5,
    output wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    input uwire id_9,
    output wire id_10,
    output tri1 id_11,
    input wire id_12,
    input wire id_13,
    output supply1 id_14,
    input tri1 id_15
);
  wire id_17;
  wire id_18;
  id_19(
      .id_0(1), .id_1(id_11), .id_2(1), .id_3(-1), .id_4(-1), .id_5(), .id_6(~id_5)
  );
  module_0 modCall_1 ();
  wire id_20;
endmodule
