Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Sun Nov  5 15:23:39 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file I2C_EXTERNAL_ACCESS_control_sets_placed.rpt
| Design       : I2CDEMO
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    56 |
|    Minimum number of control sets                        |    56 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    56 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1448 |          499 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------------+---------------------+------------------+----------------+--------------+
|   Clock Signal  |         Enable Signal         |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-------------------------------+---------------------+------------------+----------------+--------------+
|  MCLK_IBUF_BUFG | I_I2CITF/next_state0          |                     |                1 |              4 |         4.00 |
|  MCLK_IBUF_BUFG | I_I2CITF/state[3]_i_1_n_0     |                     |                2 |              4 |         2.00 |
|  MCLK_IBUF_BUFG | p_0_in[23]                    | BUFFER_813_out      |                5 |              8 |         1.60 |
|  MCLK_IBUF_BUFG | I_I2CITF/shiftreg             |                     |                2 |              8 |         4.00 |
|  MCLK_IBUF_BUFG | I_I2CITF/address_i[7]_i_1_n_0 |                     |                3 |              8 |         2.67 |
|  MCLK_IBUF_BUFG | I_I2CITF/WR13_out             |                     |                1 |              8 |         8.00 |
|  MCLK_IBUF_BUFG | p_0_in[31]                    | BUFFER_813_out      |                3 |              8 |         2.67 |
|  MCLK_IBUF_BUFG | p_0_in[7]                     | BUFFER_813_out      |                8 |              8 |         1.00 |
|  MCLK_IBUF_BUFG | DATA_IN[7]_i_1_n_0            |                     |                3 |              8 |         2.67 |
|  MCLK_IBUF_BUFG | BUFFER_8[7]_i_2_n_0           | BUFFER_8[7]_i_1_n_0 |                1 |              8 |         8.00 |
|  MCLK_IBUF_BUFG | p_0_in[15]                    | BUFFER_813_out      |                3 |              8 |         2.67 |
|  MCLK_IBUF_BUFG |                               |                     |               15 |             27 |         1.80 |
|  MCLK_IBUF_BUFG | ram[7][31]_i_1_n_0            |                     |               15 |             32 |         2.13 |
|  MCLK_IBUF_BUFG | ram[36][31]_i_1_n_0           |                     |                7 |             32 |         4.57 |
|  MCLK_IBUF_BUFG | ram[38][31]_i_1_n_0           |                     |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | ram[9][31]_i_1_n_0            |                     |               17 |             32 |         1.88 |
|  MCLK_IBUF_BUFG | ram[2][31]_i_1_n_0            |                     |               14 |             32 |         2.29 |
|  MCLK_IBUF_BUFG | ram[29][31]_i_1_n_0           |                     |                8 |             32 |         4.00 |
|  MCLK_IBUF_BUFG | ram[28][31]_i_1_n_0           |                     |               14 |             32 |         2.29 |
|  MCLK_IBUF_BUFG | ram[27][31]_i_1_n_0           |                     |               14 |             32 |         2.29 |
|  MCLK_IBUF_BUFG | ram[43][31]_i_1_n_0           |                     |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | ram[44][31]_i_1_n_0           |                     |               21 |             32 |         1.52 |
|  MCLK_IBUF_BUFG | ram[10][31]_i_1_n_0           |                     |               11 |             32 |         2.91 |
|  MCLK_IBUF_BUFG | ram[34][31]_i_1_n_0           |                     |               13 |             32 |         2.46 |
|  MCLK_IBUF_BUFG | ram[6][31]_i_1_n_0            |                     |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | ram[8][31]_i_1_n_0            |                     |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | ram[12][31]_i_1_n_0           |                     |               12 |             32 |         2.67 |
|  MCLK_IBUF_BUFG | ram[13][31]_i_1_n_0           |                     |                8 |             32 |         4.00 |
|  MCLK_IBUF_BUFG | ram[14][31]_i_1_n_0           |                     |                6 |             32 |         5.33 |
|  MCLK_IBUF_BUFG | ram[16][31]_i_1_n_0           |                     |                8 |             32 |         4.00 |
|  MCLK_IBUF_BUFG | ram[40][31]_i_1_n_0           |                     |                6 |             32 |         5.33 |
|  MCLK_IBUF_BUFG | ram[41][31]_i_1_n_0           |                     |                7 |             32 |         4.57 |
|  MCLK_IBUF_BUFG | ram[3][31]_i_1_n_0            |                     |               11 |             32 |         2.91 |
|  MCLK_IBUF_BUFG | ram[15][31]_i_1_n_0           |                     |               11 |             32 |         2.91 |
|  MCLK_IBUF_BUFG | ram[0][31]_i_1_n_0            |                     |               13 |             32 |         2.46 |
|  MCLK_IBUF_BUFG | ram[23][31]_i_1_n_0           |                     |               14 |             32 |         2.29 |
|  MCLK_IBUF_BUFG | ram[24][31]_i_1_n_0           |                     |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | ram[25][31]_i_1_n_0           |                     |               12 |             32 |         2.67 |
|  MCLK_IBUF_BUFG | ram[5][31]_i_1_n_0            |                     |                7 |             32 |         4.57 |
|  MCLK_IBUF_BUFG | ram[17][31]_i_1_n_0           |                     |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | ram[42][31]_i_1_n_0           |                     |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | ram[4][31]_i_1_n_0            |                     |                7 |             32 |         4.57 |
|  MCLK_IBUF_BUFG | ram[21][31]_i_1_n_0           |                     |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | ram[37][31]_i_1_n_0           |                     |               10 |             32 |         3.20 |
|  MCLK_IBUF_BUFG | ram[39][31]_i_1_n_0           |                     |                8 |             32 |         4.00 |
|  MCLK_IBUF_BUFG | ram[35][31]_i_1_n_0           |                     |               14 |             32 |         2.29 |
|  MCLK_IBUF_BUFG | ram[20][31]_i_1_n_0           |                     |               12 |             32 |         2.67 |
|  MCLK_IBUF_BUFG | ram[1][31]_i_1_n_0            |                     |               14 |             32 |         2.29 |
|  MCLK_IBUF_BUFG | ram[18][31]_i_1_n_0           |                     |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | ram[11][31]_i_1_n_0           |                     |                6 |             32 |         5.33 |
|  MCLK_IBUF_BUFG | ram[19][31]_i_1_n_0           |                     |                8 |             32 |         4.00 |
|  MCLK_IBUF_BUFG | ram[30][31]_i_1_n_0           |                     |               19 |             32 |         1.68 |
|  MCLK_IBUF_BUFG | ram[31][31]_i_1_n_0           |                     |               22 |             32 |         1.45 |
|  MCLK_IBUF_BUFG | ram[32][31]_i_1_n_0           |                     |               12 |             32 |         2.67 |
|  MCLK_IBUF_BUFG | ram[33][31]_i_1_n_0           |                     |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG | ram[22][31]_i_1_n_0           |                     |               13 |             32 |         2.46 |
+-----------------+-------------------------------+---------------------+------------------+----------------+--------------+


