{"vcs1":{"timestamp_begin":1739192041.699898573, "rt":0.27, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739192042.054322962, "rt":0.25, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739192042.365032412, "rt":0.14, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739192041.470659793}
{"VCS_COMP_START_TIME": 1739192041.470659793}
{"VCS_COMP_END_TIME": 1739192042.580123308}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150348}}
