<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/delayed_sfunc.v.html" target="file-frame">third_party/tests/ivtest/ivltests/delayed_sfunc.v</a>
defines: 
time_elapsed: 1.884s
ram usage: 52228 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpjbxww2i8/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/delayed_sfunc.v.html" target="file-frame">third_party/tests/ivtest/ivltests/delayed_sfunc.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/delayed_sfunc.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/delayed_sfunc.v:19</a>: Compile module &#34;work@lwr&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/delayed_sfunc.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/delayed_sfunc.v:3</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/delayed_sfunc.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/delayed_sfunc.v:3</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpjbxww2i8/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpjbxww2i8/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpjbxww2i8/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@lwr, file:<a href="../../../../third_party/tests/ivtest/ivltests/delayed_sfunc.v.html" target="file-frame">third_party/tests/ivtest/ivltests/delayed_sfunc.v</a>, line:19, parent:work@top
   |vpiDefName:work@lwr
   |vpiFullName:work@lwr
   |vpiPort:
   \_port: (out), line:19
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:22
         |vpiName:out
         |vpiFullName:work@lwr.out
         |vpiNetType:1
   |vpiPort:
   \_port: (in), line:19
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:22
         |vpiName:in
         |vpiFullName:work@lwr.in
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:24
     |vpiRhs:
     \_sys_func_call: ($clog2), line:24
       |vpiName:$clog2
       |vpiArgument:
       \_ref_obj: (in), line:24
         |vpiName:in
     |vpiLhs:
     \_ref_obj: (out), line:24
       |vpiName:out
       |vpiFullName:work@lwr.out
   |vpiNet:
   \_logic_net: (out), line:22
   |vpiNet:
   \_logic_net: (in), line:22
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/ivtest/ivltests/delayed_sfunc.v.html" target="file-frame">third_party/tests/ivtest/ivltests/delayed_sfunc.v</a>, line:3, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:12
       |vpiFullName:work@top
       |vpiStmt:
       \_sys_func_call: ($monitor), line:13
         |vpiName:$monitor
         |vpiArgument:
         \_sys_func_call: ($realtime), line:13
           |vpiName:$realtime
         |vpiArgument:
         \_ref_obj: (rtm), line:13
           |vpiName:rtm
         |vpiArgument:
         \_ref_obj: (res1), line:13
           |vpiName:res1
         |vpiArgument:
         \_ref_obj: (res2), line:13
           |vpiName:res2
         |vpiArgument:
         \_ref_obj: (a), line:13
           |vpiName:a
       |vpiStmt:
       \_delay_control: , line:14
         |#5
         |vpiStmt:
         \_assignment: , line:14
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (a), line:14
             |vpiName:a
             |vpiFullName:work@top.a
           |vpiRhs:
           \_constant: , line:14
             |vpiConstType:7
             |vpiDecompile:20
             |vpiSize:32
             |INT:20
   |vpiContAssign:
   \_cont_assign: , line:8
     |vpiDelay:
     \_constant: , line:8
       |vpiConstType:7
       |vpiDecompile:#1
       |vpiSize:32
       |INT:0
     |vpiRhs:
     \_sys_func_call: ($realtime), line:8
       |vpiName:$realtime
     |vpiLhs:
     \_ref_obj: (rtm), line:8
       |vpiName:rtm
       |vpiFullName:work@top.rtm
   |vpiContAssign:
   \_cont_assign: , line:9
     |vpiDelay:
     \_constant: , line:9
       |vpiConstType:7
       |vpiDecompile:#1
       |vpiSize:32
       |INT:0
     |vpiRhs:
     \_sys_func_call: ($clog2), line:9
       |vpiName:$clog2
       |vpiArgument:
       \_ref_obj: (a), line:9
         |vpiName:a
     |vpiLhs:
     \_ref_obj: (res1), line:9
       |vpiName:res1
       |vpiFullName:work@top.res1
   |vpiNet:
   \_logic_net: (rtm), line:4
     |vpiName:rtm
     |vpiFullName:work@top.rtm
   |vpiNet:
   \_logic_net: (res1), line:5
     |vpiName:res1
     |vpiFullName:work@top.res1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (res2), line:5
     |vpiName:res2
     |vpiFullName:work@top.res2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (a), line:6
     |vpiName:a
     |vpiFullName:work@top.a
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/delayed_sfunc.v.html" target="file-frame">third_party/tests/ivtest/ivltests/delayed_sfunc.v</a>, line:3
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@lwr (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/delayed_sfunc.v.html" target="file-frame">third_party/tests/ivtest/ivltests/delayed_sfunc.v</a>, line:10, parent:work@top
     |vpiDefName:work@lwr
     |vpiName:dut
     |vpiFullName:work@top.dut
     |vpiPort:
     \_port: (out), line:19, parent:dut
       |vpiName:out
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (res2)
         |vpiName:res2
         |vpiActual:
         \_logic_net: (res2), line:5, parent:work@top
           |vpiName:res2
           |vpiFullName:work@top.res2
           |vpiNetType:1
           |vpiRange:
           \_range: , line:5
             |vpiLeftRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:22, parent:dut
           |vpiName:out
           |vpiFullName:work@top.dut.out
           |vpiNetType:1
           |vpiRange:
           \_range: , line:22
             |vpiLeftRange:
             \_constant: , line:22
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:22
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in), line:19, parent:dut
       |vpiName:in
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a)
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:6, parent:work@top
           |vpiName:a
           |vpiFullName:work@top.a
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in), line:22, parent:dut
           |vpiName:in
           |vpiFullName:work@top.dut.in
           |vpiNetType:1
           |vpiRange:
           \_range: , line:22
             |vpiLeftRange:
             \_constant: , line:22
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:22
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (out), line:22, parent:dut
     |vpiNet:
     \_logic_net: (in), line:22, parent:dut
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/delayed_sfunc.v.html" target="file-frame">third_party/tests/ivtest/ivltests/delayed_sfunc.v</a>, line:3
   |vpiNet:
   \_logic_net: (rtm), line:4, parent:work@top
     |vpiName:rtm
     |vpiFullName:work@top.rtm
   |vpiNet:
   \_logic_net: (res1), line:5, parent:work@top
     |vpiName:res1
     |vpiFullName:work@top.res1
     |vpiNetType:1
     |vpiRange:
     \_range: , line:5
       |vpiLeftRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (res2), line:5, parent:work@top
   |vpiNet:
   \_logic_net: (a), line:6, parent:work@top
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \dut of type 32
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rtm of type 36
Object: \res1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \res2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 36
Object: \work_lwr of type 32
Object: \out of type 44
Object: \in of type 44
Object:  of type 8
Object: \out of type 608
Object: \$clog2 of type 56
Object: \in of type 608
Object: \out of type 36
Object: \in of type 36
Object: \work_top of type 32
Object:  of type 8
Object: \rtm of type 608
Object: \$realtime of type 56
Object:  of type 8
Object: \res1 of type 608
Object: \$clog2 of type 56
Object: \a of type 608
Object:  of type 24
Object:  of type 4
Object: \$monitor of type 56
Object: \$realtime of type 56
Object: \rtm of type 608
Object: \res1 of type 608
Object: \res2 of type 608
Object: \a of type 608
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>