Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Mar  8 13:32:04 2024
| Host         : Jorbis-Zenbook running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4_timing_summary_routed.rpt -pb lab4_timing_summary_routed.pb -rpx lab4_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.983        0.000                      0                   21        0.274        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              2.983        0.000                      0                   21        0.274        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        2.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 3.994ns (56.736%)  route 3.046ns (43.264%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  displayInterface/count_reg[4]/Q
                         net (fo=2, routed)           0.747     6.305    displayInterface/count_reg_n_0_[4]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     7.002 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.002    displayInterface/count1_carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  displayInterface/count1_carry__0/O[1]
                         net (fo=2, routed)           0.888     8.224    displayInterface/count1[6]
    SLICE_X61Y24         LUT1 (Prop_lut1_I0_O)        0.303     8.527 r  displayInterface/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.527    displayInterface/count0_carry__0_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.925 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.934    displayInterface/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  displayInterface/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.048    displayInterface/count0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.287 r  displayInterface/count0_carry__2/O[2]
                         net (fo=2, routed)           0.602     9.889    displayInterface/count0_carry__2_n_5
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835    10.724 r  displayInterface/count0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.724    displayInterface/count0__37_carry__2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.047 r  displayInterface/count0__37_carry__3/O[1]
                         net (fo=1, routed)           0.800    11.847    displayInterface/count0__37_carry__3_n_6
    SLICE_X62Y28         LUT3 (Prop_lut3_I0_O)        0.332    12.179 r  displayInterface/count[18]_i_1/O
                         net (fo=1, routed)           0.000    12.179    displayInterface/count[18]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  displayInterface/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.507    14.848    displayInterface/CLK
    SLICE_X62Y28         FDRE                                         r  displayInterface/count_reg[18]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.075    15.162    displayInterface/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -12.179    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 3.878ns (55.398%)  route 3.122ns (44.602%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  displayInterface/count_reg[4]/Q
                         net (fo=2, routed)           0.747     6.305    displayInterface/count_reg_n_0_[4]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     7.002 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.002    displayInterface/count1_carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  displayInterface/count1_carry__0/O[1]
                         net (fo=2, routed)           0.888     8.224    displayInterface/count1[6]
    SLICE_X61Y24         LUT1 (Prop_lut1_I0_O)        0.303     8.527 r  displayInterface/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.527    displayInterface/count0_carry__0_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.925 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.934    displayInterface/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  displayInterface/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.048    displayInterface/count0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.287 r  displayInterface/count0_carry__2/O[2]
                         net (fo=2, routed)           0.602     9.889    displayInterface/count0_carry__2_n_5
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835    10.724 r  displayInterface/count0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.724    displayInterface/count0__37_carry__2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.953 r  displayInterface/count0__37_carry__3/CO[2]
                         net (fo=18, routed)          0.876    11.829    displayInterface/count0__37_carry__3_n_1
    SLICE_X62Y25         LUT3 (Prop_lut3_I1_O)        0.310    12.139 r  displayInterface/count[1]_i_1/O
                         net (fo=1, routed)           0.000    12.139    displayInterface/count[1]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502    14.843    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[1]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.029    15.133    displayInterface/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.013ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 3.904ns (55.563%)  route 3.122ns (44.437%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  displayInterface/count_reg[4]/Q
                         net (fo=2, routed)           0.747     6.305    displayInterface/count_reg_n_0_[4]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     7.002 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.002    displayInterface/count1_carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  displayInterface/count1_carry__0/O[1]
                         net (fo=2, routed)           0.888     8.224    displayInterface/count1[6]
    SLICE_X61Y24         LUT1 (Prop_lut1_I0_O)        0.303     8.527 r  displayInterface/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.527    displayInterface/count0_carry__0_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.925 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.934    displayInterface/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  displayInterface/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.048    displayInterface/count0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.287 r  displayInterface/count0_carry__2/O[2]
                         net (fo=2, routed)           0.602     9.889    displayInterface/count0_carry__2_n_5
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835    10.724 r  displayInterface/count0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.724    displayInterface/count0__37_carry__2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.953 r  displayInterface/count0__37_carry__3/CO[2]
                         net (fo=18, routed)          0.876    11.829    displayInterface/count0__37_carry__3_n_1
    SLICE_X62Y25         LUT3 (Prop_lut3_I1_O)        0.336    12.165 r  displayInterface/count[2]_i_1/O
                         net (fo=1, routed)           0.000    12.165    displayInterface/count[2]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502    14.843    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[2]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.075    15.179    displayInterface/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                  3.013    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 3.878ns (55.867%)  route 3.064ns (44.133%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  displayInterface/count_reg[4]/Q
                         net (fo=2, routed)           0.747     6.305    displayInterface/count_reg_n_0_[4]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     7.002 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.002    displayInterface/count1_carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  displayInterface/count1_carry__0/O[1]
                         net (fo=2, routed)           0.888     8.224    displayInterface/count1[6]
    SLICE_X61Y24         LUT1 (Prop_lut1_I0_O)        0.303     8.527 r  displayInterface/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.527    displayInterface/count0_carry__0_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.925 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.934    displayInterface/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  displayInterface/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.048    displayInterface/count0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.287 r  displayInterface/count0_carry__2/O[2]
                         net (fo=2, routed)           0.602     9.889    displayInterface/count0_carry__2_n_5
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835    10.724 r  displayInterface/count0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.724    displayInterface/count0__37_carry__2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.953 r  displayInterface/count0__37_carry__3/CO[2]
                         net (fo=18, routed)          0.818    11.771    displayInterface/count0__37_carry__3_n_1
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.310    12.081 r  displayInterface/count[11]_i_1/O
                         net (fo=1, routed)           0.000    12.081    displayInterface/count[11]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  displayInterface/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.504    14.845    displayInterface/CLK
    SLICE_X62Y26         FDRE                                         r  displayInterface/count_reg[11]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.031    15.115    displayInterface/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 3.882ns (55.719%)  route 3.085ns (44.281%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  displayInterface/count_reg[4]/Q
                         net (fo=2, routed)           0.747     6.305    displayInterface/count_reg_n_0_[4]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     7.002 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.002    displayInterface/count1_carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  displayInterface/count1_carry__0/O[1]
                         net (fo=2, routed)           0.888     8.224    displayInterface/count1[6]
    SLICE_X61Y24         LUT1 (Prop_lut1_I0_O)        0.303     8.527 r  displayInterface/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.527    displayInterface/count0_carry__0_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.925 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.934    displayInterface/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.173 f  displayInterface/count0_carry__1/O[2]
                         net (fo=2, routed)           0.447     9.620    displayInterface/count0_carry__1_n_5
    SLICE_X60Y26         LUT1 (Prop_lut1_I0_O)        0.302     9.922 r  displayInterface/count0__37_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.922    displayInterface/count0__37_carry__1_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.455 r  displayInterface/count0__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.455    displayInterface/count0__37_carry__1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.778 r  displayInterface/count0__37_carry__2/O[1]
                         net (fo=1, routed)           0.994    11.772    displayInterface/count0__37_carry__2_n_6
    SLICE_X62Y27         LUT3 (Prop_lut3_I0_O)        0.334    12.106 r  displayInterface/count[14]_i_1/O
                         net (fo=1, routed)           0.000    12.106    displayInterface/count[14]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  displayInterface/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.846    displayInterface/CLK
    SLICE_X62Y27         FDRE                                         r  displayInterface/count_reg[14]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)        0.075    15.160    displayInterface/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 3.853ns (55.805%)  route 3.051ns (44.195%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  displayInterface/count_reg[4]/Q
                         net (fo=2, routed)           0.747     6.305    displayInterface/count_reg_n_0_[4]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     7.002 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.002    displayInterface/count1_carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  displayInterface/count1_carry__0/O[1]
                         net (fo=2, routed)           0.888     8.224    displayInterface/count1[6]
    SLICE_X61Y24         LUT1 (Prop_lut1_I0_O)        0.303     8.527 r  displayInterface/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.527    displayInterface/count0_carry__0_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.925 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.934    displayInterface/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  displayInterface/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.048    displayInterface/count0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.287 r  displayInterface/count0_carry__2/O[2]
                         net (fo=2, routed)           0.602     9.889    displayInterface/count0_carry__2_n_5
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835    10.724 r  displayInterface/count0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.724    displayInterface/count0__37_carry__2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.943 r  displayInterface/count0__37_carry__3/O[0]
                         net (fo=1, routed)           0.806    11.749    displayInterface/count0__37_carry__3_n_7
    SLICE_X62Y28         LUT3 (Prop_lut3_I0_O)        0.295    12.044 r  displayInterface/count[17]_i_1/O
                         net (fo=1, routed)           0.000    12.044    displayInterface/count[17]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  displayInterface/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.507    14.848    displayInterface/CLK
    SLICE_X62Y28         FDRE                                         r  displayInterface/count_reg[17]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.029    15.116    displayInterface/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -12.044    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 3.873ns (55.835%)  route 3.064ns (44.165%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  displayInterface/count_reg[4]/Q
                         net (fo=2, routed)           0.747     6.305    displayInterface/count_reg_n_0_[4]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     7.002 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.002    displayInterface/count1_carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  displayInterface/count1_carry__0/O[1]
                         net (fo=2, routed)           0.888     8.224    displayInterface/count1[6]
    SLICE_X61Y24         LUT1 (Prop_lut1_I0_O)        0.303     8.527 r  displayInterface/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.527    displayInterface/count0_carry__0_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.925 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.934    displayInterface/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  displayInterface/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.048    displayInterface/count0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.287 r  displayInterface/count0_carry__2/O[2]
                         net (fo=2, routed)           0.602     9.889    displayInterface/count0_carry__2_n_5
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835    10.724 r  displayInterface/count0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.724    displayInterface/count0__37_carry__2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.953 r  displayInterface/count0__37_carry__3/CO[2]
                         net (fo=18, routed)          0.818    11.771    displayInterface/count0__37_carry__3_n_1
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.305    12.076 r  displayInterface/count[12]_i_1/O
                         net (fo=1, routed)           0.000    12.076    displayInterface/count[12]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  displayInterface/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.504    14.845    displayInterface/CLK
    SLICE_X62Y26         FDRE                                         r  displayInterface/count_reg[12]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.075    15.159    displayInterface/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 3.878ns (56.631%)  route 2.970ns (43.369%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  displayInterface/count_reg[4]/Q
                         net (fo=2, routed)           0.747     6.305    displayInterface/count_reg_n_0_[4]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     7.002 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.002    displayInterface/count1_carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  displayInterface/count1_carry__0/O[1]
                         net (fo=2, routed)           0.888     8.224    displayInterface/count1[6]
    SLICE_X61Y24         LUT1 (Prop_lut1_I0_O)        0.303     8.527 r  displayInterface/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.527    displayInterface/count0_carry__0_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.925 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.934    displayInterface/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  displayInterface/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.048    displayInterface/count0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.287 r  displayInterface/count0_carry__2/O[2]
                         net (fo=2, routed)           0.602     9.889    displayInterface/count0_carry__2_n_5
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835    10.724 r  displayInterface/count0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.724    displayInterface/count0__37_carry__2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.953 r  displayInterface/count0__37_carry__3/CO[2]
                         net (fo=18, routed)          0.724    11.677    displayInterface/count0__37_carry__3_n_1
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.310    11.987 r  displayInterface/count[13]_i_1/O
                         net (fo=1, routed)           0.000    11.987    displayInterface/count[13]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  displayInterface/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.846    displayInterface/CLK
    SLICE_X62Y27         FDRE                                         r  displayInterface/count_reg[13]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)        0.029    15.114    displayInterface/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 3.878ns (57.248%)  route 2.896ns (42.752%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  displayInterface/count_reg[4]/Q
                         net (fo=2, routed)           0.747     6.305    displayInterface/count_reg_n_0_[4]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     7.002 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.002    displayInterface/count1_carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  displayInterface/count1_carry__0/O[1]
                         net (fo=2, routed)           0.888     8.224    displayInterface/count1[6]
    SLICE_X61Y24         LUT1 (Prop_lut1_I0_O)        0.303     8.527 r  displayInterface/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.527    displayInterface/count0_carry__0_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.925 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.934    displayInterface/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  displayInterface/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.048    displayInterface/count0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.287 r  displayInterface/count0_carry__2/O[2]
                         net (fo=2, routed)           0.602     9.889    displayInterface/count0_carry__2_n_5
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835    10.724 r  displayInterface/count0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.724    displayInterface/count0__37_carry__2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.953 r  displayInterface/count0__37_carry__3/CO[2]
                         net (fo=18, routed)          0.650    11.603    displayInterface/count0__37_carry__3_n_1
    SLICE_X62Y25         LUT3 (Prop_lut3_I1_O)        0.310    11.913 r  displayInterface/count[3]_i_1/O
                         net (fo=1, routed)           0.000    11.913    displayInterface/count[3]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502    14.843    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[3]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.031    15.135    displayInterface/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.226ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 3.878ns (57.469%)  route 2.870ns (42.531%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  displayInterface/count_reg[4]/Q
                         net (fo=2, routed)           0.747     6.305    displayInterface/count_reg_n_0_[4]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     7.002 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.002    displayInterface/count1_carry_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  displayInterface/count1_carry__0/O[1]
                         net (fo=2, routed)           0.888     8.224    displayInterface/count1[6]
    SLICE_X61Y24         LUT1 (Prop_lut1_I0_O)        0.303     8.527 r  displayInterface/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.527    displayInterface/count0_carry__0_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.925 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.934    displayInterface/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  displayInterface/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.048    displayInterface/count0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.287 r  displayInterface/count0_carry__2/O[2]
                         net (fo=2, routed)           0.602     9.889    displayInterface/count0_carry__2_n_5
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835    10.724 r  displayInterface/count0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.724    displayInterface/count0__37_carry__2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.953 r  displayInterface/count0__37_carry__3/CO[2]
                         net (fo=18, routed)          0.624    11.577    displayInterface/count0__37_carry__3_n_1
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.310    11.887 r  displayInterface/count[10]_i_1/O
                         net (fo=1, routed)           0.000    11.887    displayInterface/count[10]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  displayInterface/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.504    14.845    displayInterface/CLK
    SLICE_X62Y26         FDRE                                         r  displayInterface/count_reg[10]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.029    15.113    displayInterface/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -11.887    
  -------------------------------------------------------------------
                         slack                                  3.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.466    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displayInterface/index_reg[0]/Q
                         net (fo=7, routed)           0.179     1.786    displayInterface/index[0]
    SLICE_X63Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.831 r  displayInterface/index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    displayInterface/index[0]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.851     1.978    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.091     1.557    displayInterface/index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.466    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displayInterface/index_reg[0]/Q
                         net (fo=7, routed)           0.181     1.788    displayInterface/index[0]
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  displayInterface/index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    displayInterface/index[1]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.851     1.978    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.092     1.558    displayInterface/index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 displayInterface/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    displayInterface/CLK
    SLICE_X61Y23         FDRE                                         r  displayInterface/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  displayInterface/count_reg[0]/Q
                         net (fo=5, routed)           0.168     1.774    displayInterface/count_reg_n_0_[0]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.889 r  displayInterface/count0_carry/O[0]
                         net (fo=1, routed)           0.000     1.889    displayInterface/count0_carry_n_7
    SLICE_X61Y23         FDRE                                         r  displayInterface/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.849     1.976    displayInterface/CLK
    SLICE_X61Y23         FDRE                                         r  displayInterface/count_reg[0]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.105     1.570    displayInterface/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 displayInterface/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.387ns (44.907%)  route 0.475ns (55.093%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    displayInterface/CLK
    SLICE_X61Y23         FDRE                                         r  displayInterface/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  displayInterface/count_reg[0]/Q
                         net (fo=5, routed)           0.168     1.774    displayInterface/count_reg_n_0_[0]
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.042     1.816 r  displayInterface/count0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.816    displayInterface/count1[0]
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.913 r  displayInterface/count0_carry/O[1]
                         net (fo=2, routed)           0.306     2.220    displayInterface/count0_carry_n_6
    SLICE_X62Y25         LUT3 (Prop_lut3_I2_O)        0.107     2.327 r  displayInterface/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.327    displayInterface/count[1]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.850     1.977    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[1]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.091     1.590    displayInterface/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 displayInterface/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.476ns (53.498%)  route 0.414ns (46.502%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    displayInterface/CLK
    SLICE_X61Y23         FDRE                                         r  displayInterface/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  displayInterface/count_reg[0]/Q
                         net (fo=5, routed)           0.168     1.774    displayInterface/count_reg_n_0_[0]
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.042     1.816 r  displayInterface/count0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.816    displayInterface/count1[0]
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.948 r  displayInterface/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.948    displayInterface/count0_carry_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.002 r  displayInterface/count0_carry__0/O[0]
                         net (fo=2, routed)           0.245     2.248    displayInterface/count0_carry__0_n_7
    SLICE_X62Y25         LUT3 (Prop_lut3_I2_O)        0.107     2.355 r  displayInterface/count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.355    displayInterface/count[4]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.850     1.977    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[4]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.107     1.606    displayInterface/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 displayInterface/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.569ns (61.817%)  route 0.351ns (38.183%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    displayInterface/CLK
    SLICE_X61Y23         FDRE                                         r  displayInterface/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  displayInterface/count_reg[0]/Q
                         net (fo=5, routed)           0.168     1.774    displayInterface/count_reg_n_0_[0]
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.042     1.816 r  displayInterface/count0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.816    displayInterface/count1[0]
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.948 r  displayInterface/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.948    displayInterface/count0_carry_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.996    displayInterface/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.035 r  displayInterface/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.035    displayInterface/count0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.100 r  displayInterface/count0_carry__2/O[2]
                         net (fo=2, routed)           0.174     2.275    displayInterface/count0_carry__2_n_5
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.111     2.386 r  displayInterface/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.386    displayInterface/count[14]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  displayInterface/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    displayInterface/CLK
    SLICE_X62Y27         FDRE                                         r  displayInterface/count_reg[14]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.107     1.609    displayInterface/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 displayInterface/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.512ns (55.292%)  route 0.414ns (44.708%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    displayInterface/CLK
    SLICE_X61Y23         FDRE                                         r  displayInterface/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  displayInterface/count_reg[0]/Q
                         net (fo=5, routed)           0.168     1.774    displayInterface/count_reg_n_0_[0]
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.042     1.816 r  displayInterface/count0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.816    displayInterface/count1[0]
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.948 r  displayInterface/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.948    displayInterface/count0_carry_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.996    displayInterface/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.050 r  displayInterface/count0_carry__1/O[0]
                         net (fo=2, routed)           0.237     2.287    displayInterface/count0_carry__1_n_7
    SLICE_X62Y25         LUT3 (Prop_lut3_I2_O)        0.104     2.391 r  displayInterface/count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.391    displayInterface/count[8]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.850     1.977    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[8]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.107     1.606    displayInterface/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 displayInterface/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.608ns (63.375%)  route 0.351ns (36.625%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    displayInterface/CLK
    SLICE_X61Y23         FDRE                                         r  displayInterface/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  displayInterface/count_reg[0]/Q
                         net (fo=5, routed)           0.168     1.774    displayInterface/count_reg_n_0_[0]
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.042     1.816 r  displayInterface/count0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.816    displayInterface/count1[0]
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.948 r  displayInterface/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.948    displayInterface/count0_carry_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.996    displayInterface/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.035 r  displayInterface/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.035    displayInterface/count0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.074 r  displayInterface/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.074    displayInterface/count0_carry__2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.139 r  displayInterface/count0_carry__3/O[2]
                         net (fo=2, routed)           0.174     2.313    displayInterface/count0_carry__3_n_5
    SLICE_X62Y28         LUT3 (Prop_lut3_I2_O)        0.111     2.424 r  displayInterface/count[18]_i_1/O
                         net (fo=1, routed)           0.000     2.424    displayInterface/count[18]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  displayInterface/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.854     1.981    displayInterface/CLK
    SLICE_X62Y28         FDRE                                         r  displayInterface/count_reg[18]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.107     1.610    displayInterface/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 displayInterface/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.439ns (44.428%)  route 0.549ns (55.572%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    displayInterface/CLK
    SLICE_X61Y23         FDRE                                         r  displayInterface/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  displayInterface/count_reg[0]/Q
                         net (fo=5, routed)           0.168     1.774    displayInterface/count_reg_n_0_[0]
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.042     1.816 r  displayInterface/count0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.816    displayInterface/count1[0]
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.146     1.962 r  displayInterface/count0_carry/O[3]
                         net (fo=2, routed)           0.381     2.343    displayInterface/count0_carry_n_4
    SLICE_X62Y25         LUT3 (Prop_lut3_I2_O)        0.110     2.453 r  displayInterface/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.453    displayInterface/count[3]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.850     1.977    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[3]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.092     1.591    displayInterface/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 displayInterface/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayInterface/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.415ns (40.428%)  route 0.612ns (59.572%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    displayInterface/CLK
    SLICE_X61Y23         FDRE                                         r  displayInterface/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  displayInterface/count_reg[0]/Q
                         net (fo=5, routed)           0.168     1.774    displayInterface/count_reg_n_0_[0]
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.042     1.816 r  displayInterface/count0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.816    displayInterface/count1[0]
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     1.941 r  displayInterface/count0_carry/O[2]
                         net (fo=2, routed)           0.443     2.385    displayInterface/count0_carry_n_5
    SLICE_X62Y25         LUT3 (Prop_lut3_I2_O)        0.107     2.492 r  displayInterface/count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.492    displayInterface/count[2]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.850     1.977    displayInterface/CLK
    SLICE_X62Y25         FDRE                                         r  displayInterface/count_reg[2]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.107     1.606    displayInterface/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.886    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   displayInterface/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   displayInterface/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   displayInterface/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   displayInterface/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   displayInterface/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   displayInterface/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   displayInterface/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   displayInterface/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28   displayInterface/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   displayInterface/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   displayInterface/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   displayInterface/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   displayInterface/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   displayInterface/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   displayInterface/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   displayInterface/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   displayInterface/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   displayInterface/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   displayInterface/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   displayInterface/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   displayInterface/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   displayInterface/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   displayInterface/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   displayInterface/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   displayInterface/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   displayInterface/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   displayInterface/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   displayInterface/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   displayInterface/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.361ns  (logic 4.084ns (55.485%)  route 3.277ns (44.515%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.141    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  displayInterface/index_reg[1]/Q
                         net (fo=6, routed)           0.682     6.280    displayInterface/index[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.404 r  displayInterface/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           2.595     8.998    segs_n_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.503 r  segs_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.503    segs_n[1]
    V5                                                                r  segs_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.237ns  (logic 4.100ns (56.654%)  route 3.137ns (43.346%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.141    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  displayInterface/index_reg[1]/Q
                         net (fo=6, routed)           0.682     6.280    displayInterface/index[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.404 r  displayInterface/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           2.455     8.858    segs_n_OBUF[1]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.378 r  segs_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.378    segs_n[2]
    U5                                                                r  segs_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.958ns  (logic 4.116ns (59.147%)  route 2.843ns (40.853%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.141    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  displayInterface/index_reg[1]/Q
                         net (fo=6, routed)           0.682     6.280    displayInterface/index[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.404 r  displayInterface/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           2.160     8.564    segs_n_OBUF[1]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.099 r  segs_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.099    segs_n[3]
    V8                                                                r  segs_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.873ns  (logic 4.333ns (63.042%)  route 2.540ns (36.958%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.141    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  displayInterface/index_reg[1]/Q
                         net (fo=6, routed)           0.682     6.280    displayInterface/index[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.150     6.430 r  displayInterface/an_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.858     8.287    an_n_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727    12.014 r  an_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.014    an_n[0]
    U2                                                                r  an_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.808ns  (logic 4.115ns (60.447%)  route 2.693ns (39.553%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.141    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  displayInterface/index_reg[1]/Q
                         net (fo=6, routed)           0.682     6.280    displayInterface/index[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.404 r  displayInterface/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           2.010     8.414    segs_n_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.949 r  segs_n_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.949    segs_n[4]
    U8                                                                r  segs_n[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.684ns  (logic 4.331ns (64.795%)  route 2.353ns (35.205%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.141    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  displayInterface/index_reg[1]/Q
                         net (fo=6, routed)           0.684     6.282    displayInterface/index[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.148     6.430 r  displayInterface/an_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.669     8.098    an_n_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    11.825 r  an_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.825    an_n[2]
    V4                                                                r  an_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.652ns  (logic 4.109ns (61.773%)  route 2.543ns (38.227%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.141    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  displayInterface/index_reg[1]/Q
                         net (fo=6, routed)           0.682     6.280    displayInterface/index[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.404 r  displayInterface/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           1.860     8.264    segs_n_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.793 r  segs_n_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.793    segs_n[5]
    W6                                                                r  segs_n[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.598ns  (logic 4.090ns (61.996%)  route 2.507ns (38.004%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.141    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  displayInterface/index_reg[1]/Q
                         net (fo=6, routed)           0.833     6.431    displayInterface/index[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.555 r  displayInterface/an_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.229    an_n_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    11.739 r  an_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.739    an_n[3]
    W4                                                                r  an_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 4.079ns (62.076%)  route 2.492ns (37.924%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.141    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  displayInterface/index_reg[1]/Q
                         net (fo=6, routed)           0.684     6.282    displayInterface/index[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.406 r  displayInterface/an_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.213    an_n_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.712 r  an_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.712    an_n[1]
    U4                                                                r  an_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.484ns  (logic 4.091ns (63.093%)  route 2.393ns (36.907%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.141    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  displayInterface/index_reg[1]/Q
                         net (fo=6, routed)           0.682     6.280    displayInterface/index[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.404 r  displayInterface/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           1.711     8.114    segs_n_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.625 r  segs_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.625    segs_n[6]
    W7                                                                r  segs_n[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.397ns (75.054%)  route 0.464ns (24.946%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.466    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  displayInterface/index_reg[0]/Q
                         net (fo=7, routed)           0.140     1.748    displayInterface/index[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.793 r  displayInterface/an_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.117    an_n_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.328 r  an_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.328    an_n[3]
    W4                                                                r  an_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.398ns (69.722%)  route 0.607ns (30.278%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.466    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displayInterface/index_reg[0]/Q
                         net (fo=7, routed)           0.225     1.833    displayInterface/index[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.878 r  displayInterface/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           0.382     2.259    segs_n_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.471 r  segs_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.471    segs_n[6]
    W7                                                                r  segs_n[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.386ns (69.125%)  route 0.619ns (30.875%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.466    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  displayInterface/index_reg[0]/Q
                         net (fo=7, routed)           0.226     1.834    displayInterface/index[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  displayInterface/an_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.271    an_n_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.472 r  an_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.472    an_n[1]
    U4                                                                r  an_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.477ns (72.355%)  route 0.564ns (27.645%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.466    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displayInterface/index_reg[0]/Q
                         net (fo=7, routed)           0.226     1.834    displayInterface/index[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.046     1.880 r  displayInterface/an_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.338     2.217    an_n_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     3.507 r  an_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.507    an_n[2]
    V4                                                                r  an_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.416ns (67.885%)  route 0.670ns (32.115%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.466    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displayInterface/index_reg[0]/Q
                         net (fo=7, routed)           0.225     1.833    displayInterface/index[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.878 r  displayInterface/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           0.444     2.322    segs_n_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.552 r  segs_n_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.552    segs_n[5]
    W6                                                                r  segs_n[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.465ns (69.655%)  route 0.638ns (30.345%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.466    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displayInterface/index_reg[0]/Q
                         net (fo=7, routed)           0.225     1.833    displayInterface/index[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.047     1.880 r  displayInterface/an_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.292    an_n_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     3.569 r  an_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.569    an_n[0]
    U2                                                                r  an_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.422ns (65.991%)  route 0.733ns (34.009%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.466    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displayInterface/index_reg[0]/Q
                         net (fo=7, routed)           0.225     1.833    displayInterface/index[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.878 r  displayInterface/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           0.507     2.385    segs_n_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.621 r  segs_n_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.621    segs_n[4]
    U8                                                                r  segs_n[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.422ns (64.126%)  route 0.796ns (35.874%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.466    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displayInterface/index_reg[0]/Q
                         net (fo=7, routed)           0.225     1.833    displayInterface/index[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.878 r  displayInterface/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           0.570     2.448    segs_n_OBUF[1]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.684 r  segs_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.684    segs_n[3]
    V8                                                                r  segs_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.407ns (60.489%)  route 0.919ns (39.511%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.466    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displayInterface/index_reg[0]/Q
                         net (fo=7, routed)           0.225     1.833    displayInterface/index[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.878 r  displayInterface/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           0.694     2.571    segs_n_OBUF[1]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.792 r  segs_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.792    segs_n[2]
    U5                                                                r  segs_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.392ns (58.875%)  route 0.972ns (41.125%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.466    displayInterface/CLK
    SLICE_X63Y26         FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displayInterface/index_reg[0]/Q
                         net (fo=7, routed)           0.225     1.833    displayInterface/index[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.878 r  displayInterface/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           0.747     2.624    segs_n_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.830 r  segs_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.830    segs_n[1]
    V5                                                                r  segs_n[1] (OUT)
  -------------------------------------------------------------------    -------------------





