                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)
	------                  ----------                            -----------------
	ClockDomain2            u_audio_dac_reg_lrck_1x/regout        6.975 (143.369 MHz)  
	ClockDomain1            aud_bclk                              1.381 (724.113 MHz)  
	ClockDomain0            clock_27                              7.667 (130.429 MHz) *

*  DLL/PLL clocks present in this clock domain. Estimated frequencies are shown.

Setup Slack Path Summary

               Data                                                                                                                Data
       Setup   Path                                  Dest.                                                                 Data    End 
Index  Slack   Delay          Source Clock           Clock                         Data Start Pin                        End Pin   Edge
-----  ------  -----  ----------------------------  --------  ---------------------------------------------------------  --------  ----
  1    -2.533  2.800  u_audio_dac_p1_altpll/clk(1)  clock_27  u_audio_dac_p1_altpll/clk(1)                               aud_xck   Fall
  2    -2.444  5.061  clock_27                      clock_27  u_i2c_av_config/u0/modgen_counter_sd_counter/reg_q(3)/clk  i2c_sclk  Rise
  3    -2.381  4.998  clock_27                      clock_27  u_i2c_av_config/u0/modgen_counter_sd_counter/reg_q(1)/clk  i2c_sclk  Rise
  4    -2.201  4.818  clock_27                      clock_27  u_i2c_av_config/u0/modgen_counter_sd_counter/reg_q(0)/clk  i2c_sclk  Rise
  5    -2.100  4.717  clock_27                      clock_27  u_i2c_av_config/u0/modgen_counter_sd_counter/reg_q(4)/clk  i2c_sclk  Rise

-- Device: Altera - Cyclone II : EP2C35F672C : 7
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
