{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613799185722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613799185722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 20 11:03:05 2021 " "Processing started: Sat Feb 20 11:03:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613799185722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613799185722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FourbitComp -c FourbitComp " "Command: quartus_map --read_settings_files=on --write_settings_files=off FourbitComp -c FourbitComp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613799185722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613799186085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613799186085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobyonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwobyOneMux-twobyOneMux_behaviour " "Found design unit 1: TwobyOneMux-twobyOneMux_behaviour" {  } { { "TwoByOneMux.vhd" "" { Text "C:/iitb/dld-vhdl/4/TwoByOneMux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613799198071 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwobyOneMux " "Found entity 1: TwobyOneMux" {  } { { "TwoByOneMux.vhd" "" { Text "C:/iitb/dld-vhdl/4/TwoByOneMux.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613799198071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613799198071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcomptest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcomptest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-tb " "Found design unit 1: TestBench-tb" {  } { { "FourbitCompTest.vhd" "" { Text "C:/iitb/dld-vhdl/4/FourbitCompTest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613799198072 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "FourbitCompTest.vhd" "" { Text "C:/iitb/dld-vhdl/4/FourbitCompTest.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613799198072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613799198072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourbitComp-structure " "Found design unit 1: FourbitComp-structure" {  } { { "FourbitComp.vhd" "" { Text "C:/iitb/dld-vhdl/4/FourbitComp.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613799198073 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourbitComp " "Found entity 1: FourbitComp" {  } { { "FourbitComp.vhd" "" { Text "C:/iitb/dld-vhdl/4/FourbitComp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613799198073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613799198073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_gates.vhd 6 3 " "Found 6 design units, including 3 entities, in source file basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-and_behaviour " "Found design unit 1: and_gate-and_behaviour" {  } { { "basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/4/basic_gates.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613799198075 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 or_gate-or_behaviour " "Found design unit 2: or_gate-or_behaviour" {  } { { "basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/4/basic_gates.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613799198075 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 not_gate-not_behaviour " "Found design unit 3: not_gate-not_behaviour" {  } { { "basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/4/basic_gates.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613799198075 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/4/basic_gates.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613799198075 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_gate " "Found entity 2: or_gate" {  } { { "basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/4/basic_gates.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613799198075 ""} { "Info" "ISGN_ENTITY_NAME" "3 not_gate " "Found entity 3: not_gate" {  } { { "basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/4/basic_gates.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613799198075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613799198075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FourbitComp " "Elaborating entity \"FourbitComp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613799198148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwobyOneMux TwobyOneMux:mux_not1 " "Elaborating entity \"TwobyOneMux\" for hierarchy \"TwobyOneMux:mux_not1\"" {  } { { "FourbitComp.vhd" "mux_not1" { Text "C:/iitb/dld-vhdl/4/FourbitComp.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613799198164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate TwobyOneMux:mux_not1\|not_gate:notgate " "Elaborating entity \"not_gate\" for hierarchy \"TwobyOneMux:mux_not1\|not_gate:notgate\"" {  } { { "TwoByOneMux.vhd" "notgate" { Text "C:/iitb/dld-vhdl/4/TwoByOneMux.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613799198180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate TwobyOneMux:mux_not1\|and_gate:andgate1 " "Elaborating entity \"and_gate\" for hierarchy \"TwobyOneMux:mux_not1\|and_gate:andgate1\"" {  } { { "TwoByOneMux.vhd" "andgate1" { Text "C:/iitb/dld-vhdl/4/TwoByOneMux.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613799198202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate TwobyOneMux:mux_not1\|or_gate:orgate " "Elaborating entity \"or_gate\" for hierarchy \"TwobyOneMux:mux_not1\|or_gate:orgate\"" {  } { { "TwoByOneMux.vhd" "orgate" { Text "C:/iitb/dld-vhdl/4/TwoByOneMux.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613799198217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613799199069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613799199475 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613799199475 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613799199671 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613799199671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613799199671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613799199671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "732 " "Peak virtual memory: 732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613799199868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 20 11:03:19 2021 " "Processing ended: Sat Feb 20 11:03:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613799199868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613799199868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613799199868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613799199868 ""}
