
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 1213.09

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: is_left (input port clocked by clk)
Endpoint: result[99] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
   679  361.00    0.00    0.00 1000.00 ^ is_left (in)
                                         is_left (net)
                  0.00    0.00 1000.00 ^ _8853_/A1 (OAI22x1_ASAP7_75t_R)
     1    0.00    3.14    3.05 1003.05 v _8853_/Y (OAI22x1_ASAP7_75t_R)
                                         result[99] (net)
                  3.14    0.00 1003.05 v result[99] (out)
                               1003.05   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -1000.00 -1000.00   output external delay
                               -1000.00   data required time
-----------------------------------------------------------------------------
                               -1000.00   data required time
                               -1003.05   data arrival time
-----------------------------------------------------------------------------
                               2003.05   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_left (input port clocked by clk)
Endpoint: result[90] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
   679  483.90    0.00    0.00 1000.00 v is_left (in)
                                         is_left (net)
                  0.00    0.00 1000.00 v _8856_/A (INVx1_ASAP7_75t_R)
   606  427.63 2526.46 1118.63 2118.63 ^ _8856_/Y (INVx1_ASAP7_75t_R)
                                         _2907_ (net)
               2526.46    0.00 2118.63 ^ _9173_/A1 (AOI22x1_ASAP7_75t_R)
    18   18.84  450.04  322.24 2440.87 v _9173_/Y (AOI22x1_ASAP7_75t_R)
                                         _4566_ (net)
                450.04    0.00 2440.87 v _5084_/B (OA211x2_ASAP7_75t_R)
     2    1.25   22.16  109.71 2550.58 v _5084_/Y (OA211x2_ASAP7_75t_R)
                                         _0605_ (net)
                 22.16    0.00 2550.58 v _5085_/A2 (OA21x2_ASAP7_75t_R)
     2    1.65    8.87   22.15 2572.73 v _5085_/Y (OA21x2_ASAP7_75t_R)
                                         _0606_ (net)
                  8.87    0.00 2572.73 v _5433_/A2 (OA211x2_ASAP7_75t_R)
     1    1.33   11.48   23.06 2595.79 v _5433_/Y (OA211x2_ASAP7_75t_R)
                                         _0953_ (net)
                 11.48    0.00 2595.79 v _5435_/A2 (OAI22x1_ASAP7_75t_R)
     4    3.62   33.79   17.09 2612.88 ^ _5435_/Y (OAI22x1_ASAP7_75t_R)
                                         _0955_ (net)
                 33.79    0.00 2612.88 ^ _7526_/A2 (AOI221x1_ASAP7_75t_R)
     4    2.78  102.88   26.54 2639.42 v _7526_/Y (AOI221x1_ASAP7_75t_R)
                                         _3002_ (net)
                102.88    0.00 2639.42 v _7579_/B (AND2x2_ASAP7_75t_R)
     8    5.55   66.03   45.79 2685.21 v _7579_/Y (AND2x2_ASAP7_75t_R)
                                         _3060_ (net)
                 66.03    0.00 2685.21 v _7612_/A (OR3x1_ASAP7_75t_R)
     4    2.91   22.61   43.23 2728.44 v _7612_/Y (OR3x1_ASAP7_75t_R)
                                         _3095_ (net)
                 22.61    0.00 2728.44 v _7662_/A2 (AO21x1_ASAP7_75t_R)
     1    0.57    7.80   17.51 2745.95 v _7662_/Y (AO21x1_ASAP7_75t_R)
                                         _3148_ (net)
                  7.80    0.00 2745.95 v _7671_/A2 (OA211x2_ASAP7_75t_R)
     2    1.22   12.12   22.56 2768.52 v _7671_/Y (OA211x2_ASAP7_75t_R)
                                         _3158_ (net)
                 12.12    0.00 2768.52 v _8836_/B2 (OA22x2_ASAP7_75t_R)
     1    0.00    5.66   18.39 2786.91 v _8836_/Y (OA22x2_ASAP7_75t_R)
                                         result[90] (net)
                  5.66    0.00 2786.91 v result[90] (out)
                               2786.91   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -2786.91   data arrival time
-----------------------------------------------------------------------------
                               1213.09   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_left (input port clocked by clk)
Endpoint: result[90] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
   679  483.90    0.00    0.00 1000.00 v is_left (in)
                                         is_left (net)
                  0.00    0.00 1000.00 v _8856_/A (INVx1_ASAP7_75t_R)
   606  427.63 2526.46 1118.63 2118.63 ^ _8856_/Y (INVx1_ASAP7_75t_R)
                                         _2907_ (net)
               2526.46    0.00 2118.63 ^ _9173_/A1 (AOI22x1_ASAP7_75t_R)
    18   18.84  450.04  322.24 2440.87 v _9173_/Y (AOI22x1_ASAP7_75t_R)
                                         _4566_ (net)
                450.04    0.00 2440.87 v _5084_/B (OA211x2_ASAP7_75t_R)
     2    1.25   22.16  109.71 2550.58 v _5084_/Y (OA211x2_ASAP7_75t_R)
                                         _0605_ (net)
                 22.16    0.00 2550.58 v _5085_/A2 (OA21x2_ASAP7_75t_R)
     2    1.65    8.87   22.15 2572.73 v _5085_/Y (OA21x2_ASAP7_75t_R)
                                         _0606_ (net)
                  8.87    0.00 2572.73 v _5433_/A2 (OA211x2_ASAP7_75t_R)
     1    1.33   11.48   23.06 2595.79 v _5433_/Y (OA211x2_ASAP7_75t_R)
                                         _0953_ (net)
                 11.48    0.00 2595.79 v _5435_/A2 (OAI22x1_ASAP7_75t_R)
     4    3.62   33.79   17.09 2612.88 ^ _5435_/Y (OAI22x1_ASAP7_75t_R)
                                         _0955_ (net)
                 33.79    0.00 2612.88 ^ _7526_/A2 (AOI221x1_ASAP7_75t_R)
     4    2.78  102.88   26.54 2639.42 v _7526_/Y (AOI221x1_ASAP7_75t_R)
                                         _3002_ (net)
                102.88    0.00 2639.42 v _7579_/B (AND2x2_ASAP7_75t_R)
     8    5.55   66.03   45.79 2685.21 v _7579_/Y (AND2x2_ASAP7_75t_R)
                                         _3060_ (net)
                 66.03    0.00 2685.21 v _7612_/A (OR3x1_ASAP7_75t_R)
     4    2.91   22.61   43.23 2728.44 v _7612_/Y (OR3x1_ASAP7_75t_R)
                                         _3095_ (net)
                 22.61    0.00 2728.44 v _7662_/A2 (AO21x1_ASAP7_75t_R)
     1    0.57    7.80   17.51 2745.95 v _7662_/Y (AO21x1_ASAP7_75t_R)
                                         _3148_ (net)
                  7.80    0.00 2745.95 v _7671_/A2 (OA211x2_ASAP7_75t_R)
     2    1.22   12.12   22.56 2768.52 v _7671_/Y (OA211x2_ASAP7_75t_R)
                                         _3158_ (net)
                 12.12    0.00 2768.52 v _8836_/B2 (OA22x2_ASAP7_75t_R)
     1    0.00    5.66   18.39 2786.91 v _8836_/Y (OA22x2_ASAP7_75t_R)
                                         result[90] (net)
                  5.66    0.00 2786.91 v result[90] (out)
                               2786.91   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -2786.91   data arrival time
-----------------------------------------------------------------------------
                               1213.09   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.16e-04   8.89e-05   3.76e-07   2.05e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.16e-04   8.89e-05   3.76e-07   2.05e-04 100.0%
                          56.4%      43.4%       0.2%
