{
  "Top": "system_top",
  "RtlTop": "system_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "system_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "points": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<96>*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "port",
          "interface": "points_address0",
          "name": "points_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "points_ce0",
          "name": "points_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "points_q0",
          "name": "points_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "points_address1",
          "name": "points_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "points_ce1",
          "name": "points_ce1",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "points_q1",
          "name": "points_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "num_points": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "num_points_address0",
          "name": "num_points_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "num_points_ce0",
          "name": "num_points_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "num_points_q0",
          "name": "num_points_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "num_points_address1",
          "name": "num_points_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "num_points_ce1",
          "name": "num_points_ce1",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "num_points_q1",
          "name": "num_points_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "patch_stream": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<ap_uint<96>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "patch_stream_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "system_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "system_top",
    "Version": "1.0",
    "DisplayName": "System_top",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_system_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/src\/types.cpp",
      "..\/src\/system.cpp",
      "..\/src\/patch_buffer.cpp",
      "..\/src\/file_reader.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/system_top_alignedtoline_per_layer_loop3.vhd",
      "impl\/vhdl\/system_top_alignedtoline_per_layer_loop3_get_radiiradii.vhd",
      "impl\/vhdl\/system_top_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/system_top_faddfsub_32ns_32ns_32_3_full_dsp_1.vhd",
      "impl\/vhdl\/system_top_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/system_top_fifo_w3_d2_S.vhd",
      "impl\/vhdl\/system_top_fifo_w26_d2_S.vhd",
      "impl\/vhdl\/system_top_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/system_top_fsub_32ns_32ns_32_3_full_dsp_1.vhd",
      "impl\/vhdl\/system_top_mul_25ns_46ns_70_1_1.vhd",
      "impl\/vhdl\/system_top_mul_70ns_72ns_141_1_1.vhd",
      "impl\/vhdl\/system_top_p_find_boundaries_and_starting_index_and_value4.vhd",
      "impl\/vhdl\/system_top_p_find_boundaries_and_starting_index_and_value_entry26.vhd",
      "impl\/vhdl\/system_top_p_find_left_and_right_boundaries6.vhd",
      "impl\/vhdl\/system_top_p_find_left_and_right_boundaries6_get_trapezoid_edgestrapezoid_edges.vhd",
      "impl\/vhdl\/system_top_p_find_starting_index_and_value5.vhd",
      "impl\/vhdl\/system_top_p_shadowquilt_main_loop_make_verticle_strip.vhd",
      "impl\/vhdl\/system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V.vhd",
      "impl\/vhdl\/system_top_patch_buffer_0_0.vhd",
      "impl\/vhdl\/system_top_patch_buffer_add_patch.vhd",
      "impl\/vhdl\/system_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/system_top_alignedtoline_per_layer_loop3.v",
      "impl\/verilog\/system_top_alignedtoline_per_layer_loop3_get_radiiradii.v",
      "impl\/verilog\/system_top_alignedtoline_per_layer_loop3_get_radiiradii_rom.dat",
      "impl\/verilog\/system_top_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/system_top_faddfsub_32ns_32ns_32_3_full_dsp_1.v",
      "impl\/verilog\/system_top_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/system_top_fifo_w3_d2_S.v",
      "impl\/verilog\/system_top_fifo_w26_d2_S.v",
      "impl\/verilog\/system_top_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/system_top_fsub_32ns_32ns_32_3_full_dsp_1.v",
      "impl\/verilog\/system_top_mul_25ns_46ns_70_1_1.v",
      "impl\/verilog\/system_top_mul_70ns_72ns_141_1_1.v",
      "impl\/verilog\/system_top_p_find_boundaries_and_starting_index_and_value4.v",
      "impl\/verilog\/system_top_p_find_boundaries_and_starting_index_and_value_entry26.v",
      "impl\/verilog\/system_top_p_find_left_and_right_boundaries6.v",
      "impl\/verilog\/system_top_p_find_left_and_right_boundaries6_get_trapezoid_edgestrapezoid_edges.v",
      "impl\/verilog\/system_top_p_find_left_and_right_boundaries6_get_trapezoid_edgestrapezoid_edges_rom.dat",
      "impl\/verilog\/system_top_p_find_starting_index_and_value5.v",
      "impl\/verilog\/system_top_p_shadowquilt_main_loop_make_verticle_strip.v",
      "impl\/verilog\/system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V.v",
      "impl\/verilog\/system_top_patch_buffer_0_0.v",
      "impl\/verilog\/system_top_patch_buffer_add_patch.v",
      "impl\/verilog\/system_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/system_top_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/system_top_ap_faddfsub_1_full_dsp_32_ip.tcl",
      "impl\/misc\/system_top_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/system_top_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/system_top_ap_fsub_1_full_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/system_top.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["D:\/VITIS_HLS_Git\/ParticleCoverHLS\/solution_opt1\/.debug\/system_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "system_top_ap_dcmp_0_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name system_top_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "system_top_ap_faddfsub_1_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name system_top_ap_faddfsub_1_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "system_top_ap_fcmp_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name system_top_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "system_top_ap_fpext_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name system_top_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "system_top_ap_fsub_1_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name system_top_ap_fsub_1_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "num_points_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"num_points_address0": "DATA"},
      "ports": ["num_points_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "num_points"
        }]
    },
    "num_points_address1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"num_points_address1": "DATA"},
      "ports": ["num_points_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "num_points"
        }]
    },
    "num_points_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"num_points_q0": "DATA"},
      "ports": ["num_points_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "num_points"
        }]
    },
    "num_points_q1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"num_points_q1": "DATA"},
      "ports": ["num_points_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "num_points"
        }]
    },
    "patch_stream_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "96",
      "portPrefix": "patch_stream_V_",
      "portMap": {
        "patch_stream_V_din": "WR_DATA",
        "patch_stream_V_full_n": "FULL_N",
        "patch_stream_V_write": "WR_EN"
      },
      "ports": [
        "patch_stream_V_din",
        "patch_stream_V_full_n",
        "patch_stream_V_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "patch_stream"
        }]
    },
    "points_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"points_address0": "DATA"},
      "ports": ["points_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "points"
        }]
    },
    "points_address1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"points_address1": "DATA"},
      "ports": ["points_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "points"
        }]
    },
    "points_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "128",
      "portMap": {"points_q0": "DATA"},
      "ports": ["points_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "points"
        }]
    },
    "points_q1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "128",
      "portMap": {"points_q1": "DATA"},
      "ports": ["points_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "points"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "points_address0": {
      "dir": "out",
      "width": "12"
    },
    "points_ce0": {
      "dir": "out",
      "width": "1"
    },
    "points_q0": {
      "dir": "in",
      "width": "128"
    },
    "points_address1": {
      "dir": "out",
      "width": "12"
    },
    "points_ce1": {
      "dir": "out",
      "width": "1"
    },
    "points_q1": {
      "dir": "in",
      "width": "128"
    },
    "num_points_address0": {
      "dir": "out",
      "width": "3"
    },
    "num_points_ce0": {
      "dir": "out",
      "width": "1"
    },
    "num_points_q0": {
      "dir": "in",
      "width": "32"
    },
    "num_points_address1": {
      "dir": "out",
      "width": "3"
    },
    "num_points_ce1": {
      "dir": "out",
      "width": "1"
    },
    "num_points_q1": {
      "dir": "in",
      "width": "32"
    },
    "patch_stream_V_din": {
      "dir": "out",
      "width": "96"
    },
    "patch_stream_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "patch_stream_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "system_top",
      "Instances": [{
          "ModuleName": "p_shadowquilt_main_loop_make_verticle_strip",
          "InstanceName": "grp_p_shadowquilt_main_loop_make_verticle_strip_fu_362",
          "Instances": [
            {
              "ModuleName": "alignedtoline_per_layer_loop3",
              "InstanceName": "grp_alignedtoline_per_layer_loop3_fu_284",
              "Instances": [{
                  "ModuleName": "p_find_boundaries_and_starting_index_and_value4",
                  "InstanceName": "grp_p_find_boundaries_and_starting_index_and_value4_fu_549",
                  "Instances": [
                    {
                      "ModuleName": "p_find_left_and_right_boundaries6",
                      "InstanceName": "p_find_left_and_right_boundaries6_U0"
                    },
                    {
                      "ModuleName": "p_find_starting_index_and_value5",
                      "InstanceName": "p_find_starting_index_and_value5_U0"
                    },
                    {
                      "ModuleName": "p_find_boundaries_and_starting_index_and_value_entry26",
                      "InstanceName": "p_find_boundaries_and_starting_index_and_value_entry26_U0"
                    }
                  ]
                }]
            },
            {
              "ModuleName": "patch_buffer_add_patch",
              "InstanceName": "grp_patch_buffer_add_patch_fu_308"
            }
          ]
        }]
    },
    "Info": {
      "p_find_boundaries_and_starting_index_and_value_entry26": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "p_find_left_and_right_boundaries6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_find_starting_index_and_value5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_find_boundaries_and_starting_index_and_value4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "alignedtoline_per_layer_loop3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "patch_buffer_add_patch": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_shadowquilt_main_loop_make_verticle_strip": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "system_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "p_find_boundaries_and_starting_index_and_value_entry26": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.102"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "38",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "p_find_left_and_right_boundaries6": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.674"
        },
        "Loops": [{
            "Name": "loop_find_left_and_right_boundaries",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "8",
            "PipelineDepth": "17"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "6",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "2713",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "17346",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "p_find_starting_index_and_value5": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [{
            "Name": "loop_find_starting_index_and_value",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "842",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "4014",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "p_find_boundaries_and_starting_index_and_value4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.674"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "8",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "3857",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "21646",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "alignedtoline_per_layer_loop3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.674"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "19",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "4406",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "24749",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "patch_buffer_add_patch": {
        "Latency": {
          "LatencyBest": "40",
          "LatencyAvg": "40",
          "LatencyWorst": "40",
          "PipelineII": "40",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.283"
        },
        "Area": {
          "FF": "43",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "627",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "p_shadowquilt_main_loop_make_verticle_strip": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.674"
        },
        "Loops": [{
            "Name": "loop_write_patch_stream_layer",
            "TripCount": "5",
            "Latency": "95",
            "PipelineII": "",
            "PipelineDepth": "19",
            "Loops": [{
                "Name": "loop_write_patch_stream_superpoint",
                "TripCount": "16",
                "Latency": "16",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "19",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "4605",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "25768",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "system_top": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.674"
        },
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "19",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "20003",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "26215",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-22 23:35:59 -0400",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
