{
  "module_name": "qcom,mmcc-msm8960.h",
  "hash_id": "a2ead75a6d43b507d210d54daaded66f53906a381cd5b520b47a5e1d9b9d5f93",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,mmcc-msm8960.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MSM_MMCC_8960_H\n#define _DT_BINDINGS_CLK_MSM_MMCC_8960_H\n\n#define MMSS_AHB_SRC\t\t\t\t\t0\n#define FAB_AHB_CLK\t\t\t\t\t1\n#define APU_AHB_CLK\t\t\t\t\t2\n#define TV_ENC_AHB_CLK\t\t\t\t\t3\n#define AMP_AHB_CLK\t\t\t\t\t4\n#define DSI2_S_AHB_CLK\t\t\t\t\t5\n#define JPEGD_AHB_CLK\t\t\t\t\t6\n#define GFX2D0_AHB_CLK\t\t\t\t\t7\n#define DSI_S_AHB_CLK\t\t\t\t\t8\n#define DSI2_M_AHB_CLK\t\t\t\t\t9\n#define VPE_AHB_CLK\t\t\t\t\t10\n#define SMMU_AHB_CLK\t\t\t\t\t11\n#define HDMI_M_AHB_CLK\t\t\t\t\t12\n#define VFE_AHB_CLK\t\t\t\t\t13\n#define ROT_AHB_CLK\t\t\t\t\t14\n#define VCODEC_AHB_CLK\t\t\t\t\t15\n#define MDP_AHB_CLK\t\t\t\t\t16\n#define DSI_M_AHB_CLK\t\t\t\t\t17\n#define CSI_AHB_CLK\t\t\t\t\t18\n#define MMSS_IMEM_AHB_CLK\t\t\t\t19\n#define IJPEG_AHB_CLK\t\t\t\t\t20\n#define HDMI_S_AHB_CLK\t\t\t\t\t21\n#define GFX3D_AHB_CLK\t\t\t\t\t22\n#define GFX2D1_AHB_CLK\t\t\t\t\t23\n#define MMSS_FPB_CLK\t\t\t\t\t24\n#define MMSS_AXI_SRC\t\t\t\t\t25\n#define MMSS_FAB_CORE\t\t\t\t\t26\n#define FAB_MSP_AXI_CLK\t\t\t\t\t27\n#define JPEGD_AXI_CLK\t\t\t\t\t28\n#define GMEM_AXI_CLK\t\t\t\t\t29\n#define MDP_AXI_CLK\t\t\t\t\t30\n#define MMSS_IMEM_AXI_CLK\t\t\t\t31\n#define IJPEG_AXI_CLK\t\t\t\t\t32\n#define GFX3D_AXI_CLK\t\t\t\t\t33\n#define VCODEC_AXI_CLK\t\t\t\t\t34\n#define VFE_AXI_CLK\t\t\t\t\t35\n#define VPE_AXI_CLK\t\t\t\t\t36\n#define ROT_AXI_CLK\t\t\t\t\t37\n#define VCODEC_AXI_A_CLK\t\t\t\t38\n#define VCODEC_AXI_B_CLK\t\t\t\t39\n#define MM_AXI_S3_FCLK\t\t\t\t\t40\n#define MM_AXI_S2_FCLK\t\t\t\t\t41\n#define MM_AXI_S1_FCLK\t\t\t\t\t42\n#define MM_AXI_S0_FCLK\t\t\t\t\t43\n#define MM_AXI_S2_CLK\t\t\t\t\t44\n#define MM_AXI_S1_CLK\t\t\t\t\t45\n#define MM_AXI_S0_CLK\t\t\t\t\t46\n#define CSI0_SRC\t\t\t\t\t47\n#define CSI0_CLK\t\t\t\t\t48\n#define CSI0_PHY_CLK\t\t\t\t\t49\n#define CSI1_SRC\t\t\t\t\t50\n#define CSI1_CLK\t\t\t\t\t51\n#define CSI1_PHY_CLK\t\t\t\t\t52\n#define CSI2_SRC\t\t\t\t\t53\n#define CSI2_CLK\t\t\t\t\t54\n#define CSI2_PHY_CLK\t\t\t\t\t55\n#define DSI_SRC\t\t\t\t\t\t56\n#define DSI_CLK\t\t\t\t\t\t57\n#define CSI_PIX_CLK\t\t\t\t\t58\n#define CSI_RDI_CLK\t\t\t\t\t59\n#define MDP_VSYNC_CLK\t\t\t\t\t60\n#define HDMI_DIV_CLK\t\t\t\t\t61\n#define HDMI_APP_CLK\t\t\t\t\t62\n#define CSI_PIX1_CLK\t\t\t\t\t63\n#define CSI_RDI2_CLK\t\t\t\t\t64\n#define CSI_RDI1_CLK\t\t\t\t\t65\n#define GFX2D0_SRC\t\t\t\t\t66\n#define GFX2D0_CLK\t\t\t\t\t67\n#define GFX2D1_SRC\t\t\t\t\t68\n#define GFX2D1_CLK\t\t\t\t\t69\n#define GFX3D_SRC\t\t\t\t\t70\n#define GFX3D_CLK\t\t\t\t\t71\n#define IJPEG_SRC\t\t\t\t\t72\n#define IJPEG_CLK\t\t\t\t\t73\n#define JPEGD_SRC\t\t\t\t\t74\n#define JPEGD_CLK\t\t\t\t\t75\n#define MDP_SRC\t\t\t\t\t\t76\n#define MDP_CLK\t\t\t\t\t\t77\n#define MDP_LUT_CLK\t\t\t\t\t78\n#define DSI2_PIXEL_SRC\t\t\t\t\t79\n#define DSI2_PIXEL_CLK\t\t\t\t\t80\n#define DSI2_SRC\t\t\t\t\t81\n#define DSI2_CLK\t\t\t\t\t82\n#define DSI1_BYTE_SRC\t\t\t\t\t83\n#define DSI1_BYTE_CLK\t\t\t\t\t84\n#define DSI2_BYTE_SRC\t\t\t\t\t85\n#define DSI2_BYTE_CLK\t\t\t\t\t86\n#define DSI1_ESC_SRC\t\t\t\t\t87\n#define DSI1_ESC_CLK\t\t\t\t\t88\n#define DSI2_ESC_SRC\t\t\t\t\t89\n#define DSI2_ESC_CLK\t\t\t\t\t90\n#define ROT_SRC\t\t\t\t\t\t91\n#define ROT_CLK\t\t\t\t\t\t92\n#define TV_ENC_CLK\t\t\t\t\t93\n#define TV_DAC_CLK\t\t\t\t\t94\n#define HDMI_TV_CLK\t\t\t\t\t95\n#define MDP_TV_CLK\t\t\t\t\t96\n#define TV_SRC\t\t\t\t\t\t97\n#define VCODEC_SRC\t\t\t\t\t98\n#define VCODEC_CLK\t\t\t\t\t99\n#define VFE_SRC\t\t\t\t\t\t100\n#define VFE_CLK\t\t\t\t\t\t101\n#define VFE_CSI_CLK\t\t\t\t\t102\n#define VPE_SRC\t\t\t\t\t\t103\n#define VPE_CLK\t\t\t\t\t\t104\n#define DSI_PIXEL_SRC\t\t\t\t\t105\n#define DSI_PIXEL_CLK\t\t\t\t\t106\n#define CAMCLK0_SRC\t\t\t\t\t107\n#define CAMCLK0_CLK\t\t\t\t\t108\n#define CAMCLK1_SRC\t\t\t\t\t109\n#define CAMCLK1_CLK\t\t\t\t\t110\n#define CAMCLK2_SRC\t\t\t\t\t111\n#define CAMCLK2_CLK\t\t\t\t\t112\n#define CSIPHYTIMER_SRC\t\t\t\t\t113\n#define CSIPHY2_TIMER_CLK\t\t\t\t114\n#define CSIPHY1_TIMER_CLK\t\t\t\t115\n#define CSIPHY0_TIMER_CLK\t\t\t\t116\n#define PLL1\t\t\t\t\t\t117\n#define PLL2\t\t\t\t\t\t118\n#define RGB_TV_CLK\t\t\t\t\t119\n#define NPL_TV_CLK\t\t\t\t\t120\n#define VCAP_AHB_CLK\t\t\t\t\t121\n#define VCAP_AXI_CLK\t\t\t\t\t122\n#define VCAP_SRC\t\t\t\t\t123\n#define VCAP_CLK\t\t\t\t\t124\n#define VCAP_NPL_CLK\t\t\t\t\t125\n#define PLL15\t\t\t\t\t\t126\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}