// Seed: 1877199274
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  uwire id_4 = (id_4 == 1) - 1;
  wire  id_5;
  id_6(
      .id_0(1), .id_1(1'b0), .id_2(id_3)
  );
  always @(negedge id_1) #1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output wor id_2,
    input tri id_3,
    output supply1 id_4
);
  assign id_4 = 1;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
  tri1 id_8;
  assign id_8 = 1'd0 ? 1 : id_3;
endmodule
