<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule bus request on port 'mat' (src/algo.c:71) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array." projectName="Peason" solutionName="solution1" date="2020-02-25T22:04:40.640+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule bus read on port 'mat' (src/algo.c:55) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array." projectName="Peason" solutionName="solution1" date="2020-02-25T22:04:38.791+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule bus request on port 'mat' (src/algo.c:39) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array." projectName="Peason" solutionName="solution1" date="2020-02-25T22:04:36.933+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'pearson/OUTPUT' to 'pearson/OUTPUT_r' to avoid the conflict with HDL keywords or other object names." projectName="Peason" solutionName="solution1" date="2020-02-25T22:04:36.066+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'pearson/INPUT' to 'pearson/INPUT_r' to avoid the conflict with HDL keywords or other object names." projectName="Peason" solutionName="solution1" date="2020-02-25T22:04:36.060+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Zynq-7000/Zynq-7000'." projectName="Peason" solutionName="solution1" date="2020-02-25T22:04:19.738+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/mnt/side_windows/Vivado_linux/Vivado/2019.1/common/technology/xilinx/Zynq-7000/Zynq-7000.lib'." projectName="Peason" solutionName="solution1" date="2020-02-25T22:04:18.909+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2451.992 ; gain = 546.887 ; free physical = 446 ; free virtual = 6443&#xA;Contents of report file './report/pearson_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019&#xA;| Date         : Tue Feb 25 22:17:07 2020&#xA;| Host         : port running 64-bit Ubuntu 18.04.4 LTS&#xA;| Command      : report_timing_summary -file ./report/pearson_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7z010i-clg225&#xA;| Speed File   : -1L  PRODUCTION 1.11 2014-09-11&#xA;------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 93 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 149 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      1.106        0.000                      0                26588        0.213        0.000                      0                26588        4.020        0.000                       0                 13172  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----   ------------       ----------      --------------&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              1.106        0.000                      0                26588        0.213        0.000                      0                26588        4.020        0.000                       0                 13172  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        1.106ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             1.106ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[179]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[0]/CE&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        8.641ns  (logic 1.777ns (20.565%)  route 6.864ns (79.435%))&#xA;  Logic Levels:           9  (LUT4=3 LUT5=2 LUT6=4)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=13182, unset)        0.973     0.973    bd_0_i/hls_inst/U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[179]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[179]/Q&#xA;                         net (fo=2, unplaced)         0.752     2.221    bd_0_i/hls_inst/U0/grp_moyenne_fu_111/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U1/data_p2[29]_i_44_0[114]&#xA;                         LUT4 (Prop_lut4_I1_O)        0.295     2.516 r  bd_0_i/hls_inst/U0/grp_moyenne_fu_111/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U1/data_p2[29]_i_105/O&#xA;                         net (fo=1, unplaced)         0.449     2.965    bd_0_i/hls_inst/U0/grp_moyenne_fu_111/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U1/data_p2[29]_i_105_n_0&#xA;                         LUT5 (Prop_lut5_I4_O)        0.124     3.089 r  bd_0_i/hls_inst/U0/grp_moyenne_fu_111/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U1/data_p2[29]_i_54/O&#xA;                         net (fo=1, unplaced)         1.111     4.200    bd_0_i/hls_inst/U0/grp_moyenne_fu_111/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U1/data_p2[29]_i_54_n_0&#xA;                         LUT6 (Prop_lut6_I1_O)        0.124     4.324 r  bd_0_i/hls_inst/U0/grp_moyenne_fu_111/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U1/data_p2[29]_i_14/O&#xA;                         net (fo=2, unplaced)         0.975     5.299    bd_0_i/hls_inst/U0/grp_moyenne_fu_111/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U1/ap_CS_fsm_reg[189]&#xA;                         LUT6 (Prop_lut6_I0_O)        0.124     5.423 r  bd_0_i/hls_inst/U0/grp_moyenne_fu_111/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U1/ce_r_i_6__0/O&#xA;                         net (fo=1, unplaced)         0.449     5.872    bd_0_i/hls_inst/U0/pearson_CONTROL_BUS_s_axi_U/mat_offset_read_reg_765_reg[29]_0&#xA;                         LUT4 (Prop_lut4_I0_O)        0.118     5.990 r  bd_0_i/hls_inst/U0/pearson_CONTROL_BUS_s_axi_U/ce_r_i_2__1/O&#xA;                         net (fo=56, unplaced)        0.534     6.524    bd_0_i/hls_inst/U0/grp_moyenne_fu_111/ap_ce12_out&#xA;                         LUT6 (Prop_lut6_I0_O)        0.124     6.648 r  bd_0_i/hls_inst/U0/grp_moyenne_fu_111/FSM_sequential_state[1]_i_9/O&#xA;                         net (fo=1, unplaced)         1.111     7.759    bd_0_i/hls_inst/U0/grp_moyenne_fu_111/m_axi_mat_RREADY1&#xA;                         LUT5 (Prop_lut5_I2_O)        0.124     7.883 r  bd_0_i/hls_inst/U0/grp_moyenne_fu_111/FSM_sequential_state[1]_i_5__0/O&#xA;                         net (fo=1, unplaced)         0.449     8.332    bd_0_i/hls_inst/U0/grp_moyenneXY_fu_121/s_ready_t_reg_2&#xA;                         LUT6 (Prop_lut6_I5_O)        0.124     8.456 r  bd_0_i/hls_inst/U0/grp_moyenneXY_fu_121/FSM_sequential_state[1]_i_2/O&#xA;                         net (fo=9, unplaced)         0.490     8.946    bd_0_i/hls_inst/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/I_RREADY&#xA;                         LUT4 (Prop_lut4_I1_O)        0.124     9.070 r  bd_0_i/hls_inst/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1/O&#xA;                         net (fo=32, unplaced)        0.544     9.614    bd_0_i/hls_inst/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[0]/CE&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xA;                         net (fo=13182, unset)        0.924    10.924    bd_0_i/hls_inst/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[0]/C&#xA;                         clock pessimism              0.000    10.924    &#xA;                         clock uncertainty           -0.035    10.889    &#xA;                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[0]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         10.720    &#xA;                         arrival time                          -9.614    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  1.106    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.213ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10/D&#xA;                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.299ns  (logic 0.158ns (52.880%)  route 0.141ns (47.120%))&#xA;  Logic Levels:           0  &#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=13182, unset)        0.410     0.410    bd_0_i/hls_inst/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/aclk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.158     0.568 r  bd_0_i/hls_inst/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q&#xA;                         net (fo=1, unplaced)         0.141     0.709    bd_0_i/hls_inst/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/first_q&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=13182, unset)        0.432     0.432    bd_0_i/hls_inst/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/aclk&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10/CLK&#xA;                         clock pessimism              0.000     0.432    &#xA;                         SRL16E (Hold_srl16e_CLK_D)&#xA;                                                      0.064     0.496    bd_0_i/hls_inst/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.496    &#xA;                         arrival time                           0.709    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.213    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK&#xA;Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/ap_CS_fsm_reg[137]_srl9___ap_CS_fsm_reg_r_7/CLK&#xA;High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/ap_CS_fsm_reg[137]_srl9___ap_CS_fsm_reg_r_7/CLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;HLS EXTRACTION: calculating BRAM count: (2 bram18) + 2 * (0 bram36)&#xA;HLS EXTRACTION: synth area_totals:  0 17600 35200 80 120 0 0&#xA;HLS EXTRACTION: synth area_current: 0 9825 12451 19 2 0 709 0 0 0&#xA;HLS EXTRACTION: generated /home/anis/A2/Hardware/HLS/Pearson_HLS/Peason/solution1/impl/report/vhdl/pearson_export.xml&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2019.1&#xA;Project:             Peason&#xA;Solution:            solution1&#xA;Device target:       xc7z010i-clg225-1L&#xA;Report date:         Tue Feb 25 22:17:07 CET 2020&#xA;&#xA;&#xA;#=== Post-Synthesis Resource usage ===&#xA;SLICE:            0&#xA;LUT:           9825&#xA;FF:           12451&#xA;DSP:             19&#xA;BRAM:             2&#xA;SRL:            709&#xA;#=== Final timing ===&#xA;CP required:    10.000&#xA;CP achieved post-synthesis:    8.894&#xA;Timing met&#xA;&#xA;&#xA;HLS EXTRACTION: generated /home/anis/A2/Hardware/HLS/Pearson_HLS/Peason/solution1/impl/report/vhdl/pearson_export.rpt" projectName="Peason" solutionName="solution1" date="2020-02-25T22:17:08.443+0100" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="Peason" solutionName="solution1" date="2020-02-25T22:16:11.720+0100" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1851.203 ; gain = 304.184 ; free physical = 818 ; free virtual = 6701&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1851.203 ; gain = 304.184 ; free physical = 672 ; free virtual = 6540&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1851.203 ; gain = 304.184 ; free physical = 685 ; free virtual = 6554&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1851.203 ; gain = 304.184 ; free physical = 684 ; free virtual = 6553&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1859.078 ; gain = 312.059 ; free physical = 668 ; free virtual = 6551&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1859.078 ; gain = 312.059 ; free physical = 667 ; free virtual = 6551&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1859.078 ; gain = 312.059 ; free physical = 668 ; free virtual = 6553&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1859.078 ; gain = 312.059 ; free physical = 676 ; free virtual = 6562&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1859.078 ; gain = 312.059 ; free physical = 679 ; free virtual = 6565&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1859.078 ; gain = 312.059 ; free physical = 679 ; free virtual = 6565&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+-----------------------+------+&#xA;|      |Cell                   |Count |&#xA;+------+-----------------------+------+&#xA;|1     |bd_0_hls_inst_0_bbox_0 |     1|&#xA;+------+-----------------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |   374|&#xA;|2     |  bd_0_i |bd_0   |   374|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1859.078 ; gain = 312.059 ; free physical = 676 ; free virtual = 6565&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1859.078 ; gain = 221.277 ; free physical = 753 ; free virtual = 6623&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 1859.086 ; gain = 312.059 ; free physical = 766 ; free virtual = 6638" projectName="Peason" solutionName="solution1" date="2020-02-25T22:16:07.567+0100" type="Warning"/>
        <logs message="CRITICAL WARNING: [BD 41-1265] Different slave segments &lt;/m_axi_OUTPUT_r/Reg> and &lt;/m_axi_INPUT_r/Reg> are mapped into related address spaces &lt;/hls_inst/Data_m_axi_OUTPUT_r> and &lt;/hls_inst/Data_m_axi_INPUT_r>, at the same offset 0x44A0_0000 [ 64K ].&#xA;VHDL Output written to : /home/anis/A2/Hardware/HLS/Pearson_HLS/Peason/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd&#xA;VHDL Output written to : /home/anis/A2/Hardware/HLS/Pearson_HLS/Peason/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd&#xA;VHDL Output written to : /home/anis/A2/Hardware/HLS/Pearson_HLS/Peason/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd" projectName="Peason" solutionName="solution1" date="2020-02-25T22:07:10.377+0100" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.&#xA;&#x9;CLK_DOMAIN=bd_0_ap_clk_0 " projectName="Peason" solutionName="solution1" date="2020-02-25T22:07:07.270+0100" type="Warning"/>
        <logs message="CRITICAL WARNING: [BD 41-1265] Different slave segments &lt;/m_axi_OUTPUT_r/Reg> and &lt;/m_axi_INPUT_r/Reg> are mapped into related address spaces &lt;/hls_inst/Data_m_axi_OUTPUT_r> and &lt;/hls_inst/Data_m_axi_INPUT_r>, at the same offset 0x44A0_0000 [ 64K ]." projectName="Peason" solutionName="solution1" date="2020-02-25T22:07:07.262+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'pearson_ap_fsub_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="Peason" solutionName="solution1" date="2020-02-25T22:06:37.468+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'pearson_ap_fsqrt_10_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="Peason" solutionName="solution1" date="2020-02-25T22:06:32.485+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'pearson_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xA;create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1424.207 ; gain = 5.938 ; free physical = 587 ; free virtual = 7164" projectName="Peason" solutionName="solution1" date="2020-02-25T22:06:27.500+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'pearson_ap_fdiv_14_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="Peason" solutionName="solution1" date="2020-02-25T22:06:21.049+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'pearson_ap_faddfsub_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="Peason" solutionName="solution1" date="2020-02-25T22:06:15.556+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'pearson_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xA;create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1403.426 ; gain = 42.137 ; free physical = 692 ; free virtual = 7194" projectName="Peason" solutionName="solution1" date="2020-02-25T22:06:09.701+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Zynq-7000/Zynq-7000'." projectName="Peason" solutionName="solution1" date="2020-02-25T22:05:09.499+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/mnt/side_windows/Vivado_linux/Vivado/2019.1/common/technology/xilinx/Zynq-7000/Zynq-7000.lib'." projectName="Peason" solutionName="solution1" date="2020-02-25T22:05:08.780+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
