# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Counter_4_Bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/HDL/Counter_4_Bit {D:/HDL/Counter_4_Bit/Counter_4_Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:21 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HDL/Counter_4_Bit" D:/HDL/Counter_4_Bit/Counter_4_Bit.v 
# -- Compiling module Counter_4_Bit
# 
# Top level modules:
# 	Counter_4_Bit
# End time: 21:23:21 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/HDL/Counter_4_Bit {D:/HDL/Counter_4_Bit/tb_Counter_4_Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:21 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HDL/Counter_4_Bit" D:/HDL/Counter_4_Bit/tb_Counter_4_Bit.v 
# -- Compiling module tb_Counter_4_Bit
# 
# Top level modules:
# 	tb_Counter_4_Bit
# End time: 21:23:21 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_Counter_4_Bit
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_Counter_4_Bit 
# Start time: 21:23:21 on Dec 05,2024
# Loading work.tb_Counter_4_Bit
# Loading work.Counter_4_Bit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/HDL/Counter_4_Bit/tb_Counter_4_Bit.v(52)
#    Time: 160 ps  Iteration: 0  Instance: /tb_Counter_4_Bit
# Break in Module tb_Counter_4_Bit at D:/HDL/Counter_4_Bit/tb_Counter_4_Bit.v line 52
# End time: 21:24:01 on Dec 05,2024, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
