m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/asim/Desktop/submissions/ahb_lite
valu
Z0 !s110 1638181392
!i10b 1
!s100 TEd`fiDaIQ5<fQEhnBlb02
IFg22W:WO:4m42`H]@FO5=3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/asim/Desktop/github_repo/RISCV
w1638179781
8/home/asim/Desktop/github_repo/RISCV/alu.v
F/home/asim/Desktop/github_repo/RISCV/alu.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1638181392.000000
!s107 /home/asim/Desktop/github_repo/RISCV/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/asim/Desktop/github_repo/RISCV/alu.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vbranch_compare
Z7 !s110 1638181393
!i10b 1
!s100 ]c_DHQK3JEYehzQ`E>kQR3
IbPHlfAbJ83T;GoM<V5G^:3
R1
R2
w1638159770
8/home/asim/Desktop/github_repo/RISCV/branch_comparator.v
F/home/asim/Desktop/github_repo/RISCV/branch_comparator.v
L0 1
R3
r1
!s85 0
31
Z8 !s108 1638181393.000000
!s107 /home/asim/Desktop/github_repo/RISCV/branch_comparator.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/asim/Desktop/github_repo/RISCV/branch_comparator.v|
!i113 1
R5
R6
vcontroller
R0
!i10b 1
!s100 J;nO2JHnmT^;VN2U`:=1f1
IM8F4KEC@3[>86L;lOZJn50
R1
R2
w1638181388
8/home/asim/Desktop/github_repo/RISCV/controller.v
F/home/asim/Desktop/github_repo/RISCV/controller.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/asim/Desktop/github_repo/RISCV/controller.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/asim/Desktop/github_repo/RISCV/controller.v|
!i113 1
R5
R6
vImm_Gen
R7
!i10b 1
!s100 44DLiMdCYJV=hHezncGU62
I>fkkCABjBMLLhg:CZE3:82
R1
R2
w1638180718
Z9 8/home/asim/Desktop/github_repo/RISCV/Imm_Gen.v
Z10 F/home/asim/Desktop/github_repo/RISCV/Imm_Gen.v
L0 1
R3
r1
!s85 0
31
R8
Z11 !s107 /home/asim/Desktop/github_repo/RISCV/Imm_Gen.v|
Z12 !s90 -reportprogress|300|-work|work|-stats=none|/home/asim/Desktop/github_repo/RISCV/Imm_Gen.v|
!i113 1
R5
R6
n@imm_@gen
vImm_Genalu
!s110 1637821891
!i10b 1
!s100 7?3:;UbA2Ym_Xo:`5M?cT3
IYX7Y2oEzD^0^VmYfgEV[:1
R1
R2
w1637821230
R9
R10
L0 1
R3
r1
!s85 0
31
!s108 1637821891.000000
R11
R12
!i113 1
R5
R6
n@imm_@genalu
vmemory
R0
!i10b 1
!s100 ClVXADfcZ8RT`AJ9Jh=Qa0
IXnzF<dPz@MkDLJMU6iA;g3
R1
R2
w1637739579
8/home/asim/Desktop/github_repo/RISCV/memory.v
F/home/asim/Desktop/github_repo/RISCV/memory.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/asim/Desktop/github_repo/RISCV/memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/asim/Desktop/github_repo/RISCV/memory.v|
!i113 1
R5
R6
vmemory_byte
R0
!i10b 1
!s100 j4A6582?gI?2eJT639S_o1
IX]@1VFKWDJXWWKjh>3z641
R1
R2
w1637935228
8/home/asim/Desktop/github_repo/RISCV/memory_byte.v
F/home/asim/Desktop/github_repo/RISCV/memory_byte.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/asim/Desktop/github_repo/RISCV/memory_byte.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/asim/Desktop/github_repo/RISCV/memory_byte.v|
!i113 1
R5
R6
vmemory_load
R7
!i10b 1
!s100 4;b>ZX^b52TZH^VCn5><O2
II4J>Ke<c0magPbn?U97J:3
R1
R2
w1637924198
8/home/asim/Desktop/github_repo/RISCV/memory_load.v
F/home/asim/Desktop/github_repo/RISCV/memory_load.v
L0 1
R3
r1
!s85 0
31
R8
!s107 /home/asim/Desktop/github_repo/RISCV/memory_load.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/asim/Desktop/github_repo/RISCV/memory_load.v|
!i113 1
R5
R6
vmultiplexor
R0
!i10b 1
!s100 ZPTY7>Gkk6:g4T@iUnOQX3
I>NkS7_7QK6?d0zG[^m<T40
R1
R2
w1637823670
8/home/asim/Desktop/github_repo/RISCV/mux_2_1.v
F/home/asim/Desktop/github_repo/RISCV/mux_2_1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/asim/Desktop/github_repo/RISCV/mux_2_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/asim/Desktop/github_repo/RISCV/mux_2_1.v|
!i113 1
R5
R6
vmultiplexor_4
R7
!i10b 1
!s100 _QK0[jBWVak0T7gBOV?OT2
Iee8U]TB=1XJ92d_HRHf4S1
R1
R2
w1638168306
8/home/asim/Desktop/github_repo/RISCV/mux_4_1.v
F/home/asim/Desktop/github_repo/RISCV/mux_4_1.v
L0 1
R3
r1
!s85 0
31
R8
!s107 /home/asim/Desktop/github_repo/RISCV/mux_4_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/asim/Desktop/github_repo/RISCV/mux_4_1.v|
!i113 1
R5
R6
vregister
R7
!i10b 1
!s100 J`eW2l:BHZ>oDeF[NSM:c3
IezckYYo=dj8;IaJ>AN=[?0
R1
R2
w1637746895
8/home/asim/Desktop/github_repo/RISCV/register.v
F/home/asim/Desktop/github_repo/RISCV/register.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/asim/Desktop/github_repo/RISCV/register.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/asim/Desktop/github_repo/RISCV/register.v|
!i113 1
R5
R6
vregister_file
R7
!i10b 1
!s100 ^dLG0527JALX:I>:jACPm3
IO=>oUVT6Z_P52==F7mY;O1
R1
R2
w1637757089
8/home/asim/Desktop/github_repo/RISCV/register_file.v
F/home/asim/Desktop/github_repo/RISCV/register_file.v
L0 1
R3
r1
!s85 0
31
R8
!s107 /home/asim/Desktop/github_repo/RISCV/register_file.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/asim/Desktop/github_repo/RISCV/register_file.v|
!i113 1
R5
R6
vtb_top_module
R7
!i10b 1
!s100 k0OfaXGjfDQCKQEVhN<]G3
IRjJGRRZ5?VJAO[gibKF:f1
R1
R2
w1638174098
8/home/asim/Desktop/github_repo/RISCV/tb_top_module.v
F/home/asim/Desktop/github_repo/RISCV/tb_top_module.v
L0 1
R3
r1
!s85 0
31
R8
!s107 /home/asim/Desktop/github_repo/RISCV/tb_top_module.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/asim/Desktop/github_repo/RISCV/tb_top_module.v|
!i113 1
R5
R6
vTop_module
R7
!i10b 1
!s100 ^J:BjOR?fZGLoaaiGWM6g1
IDE241<1Z2bZYS4@0PJGLT2
R1
R2
w1638172647
8/home/asim/Desktop/github_repo/RISCV/Top_module.v
F/home/asim/Desktop/github_repo/RISCV/Top_module.v
L0 1
R3
r1
!s85 0
31
R8
!s107 /home/asim/Desktop/github_repo/RISCV/Top_module.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/asim/Desktop/github_repo/RISCV/Top_module.v|
!i113 1
R5
R6
n@top_module
