\hypertarget{struct_q_u_a_d_s_p_i___type_def}{}\section{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def Struct Reference}
\label{struct_q_u_a_d_s_p_i___type_def}\index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}


Q\+U\+AD Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_af6225cb8f4938f98204d11afaffd41c9}{D\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{F\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_a651b3980342dcf21d301d29621dcf4f6}{D\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_a5e1322e27c40bf91d172f9673f205c97}{C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_a2ac50357d1ebac2949d27bfc4855e6a4}{AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_a53d4126533b52183ef8105af2e526bd0}{A\+BR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_a7327d5955c8e4e3eb689a7ad2a1fa219}{P\+S\+M\+KR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_a986e18db58469e5dd0e756b2b405b805}{P\+S\+M\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_aa9e54bfb9deb2d92de2c3f62d33793da}{P\+IR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_ae060e16fd0b193203ddead99622260c1}{L\+P\+TR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Q\+U\+AD Serial Peripheral Interface. 

Definition at line 725 of file stm32f446xx.\+h.



\subsection{Field Documentation}
\index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!A\+BR@{A\+BR}}
\index{A\+BR@{A\+BR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+BR}{ABR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+BR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_a53d4126533b52183ef8105af2e526bd0}{}\label{struct_q_u_a_d_s_p_i___type_def_a53d4126533b52183ef8105af2e526bd0}
Q\+U\+A\+D\+S\+PI Alternate Bytes register, Address offset\+: 0x1C 

Definition at line 734 of file stm32f446xx.\+h.

\index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!AR@{AR}}
\index{AR@{AR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{AR}{AR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t AR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_a2ac50357d1ebac2949d27bfc4855e6a4}{}\label{struct_q_u_a_d_s_p_i___type_def_a2ac50357d1ebac2949d27bfc4855e6a4}
Q\+U\+A\+D\+S\+PI Address register, Address offset\+: 0x18 

Definition at line 733 of file stm32f446xx.\+h.

\index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+CR}{CCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+CR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_a5e1322e27c40bf91d172f9673f205c97}{}\label{struct_q_u_a_d_s_p_i___type_def_a5e1322e27c40bf91d172f9673f205c97}
Q\+U\+A\+D\+S\+PI Communication Configuration register, Address offset\+: 0x14 

Definition at line 732 of file stm32f446xx.\+h.

\index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{}\label{struct_q_u_a_d_s_p_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
Q\+U\+A\+D\+S\+PI Control register, Address offset\+: 0x00 

Definition at line 727 of file stm32f446xx.\+h.

\index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!D\+CR@{D\+CR}}
\index{D\+CR@{D\+CR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+CR}{DCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+CR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_af6225cb8f4938f98204d11afaffd41c9}{}\label{struct_q_u_a_d_s_p_i___type_def_af6225cb8f4938f98204d11afaffd41c9}
Q\+U\+A\+D\+S\+PI Device Configuration register, Address offset\+: 0x04 

Definition at line 728 of file stm32f446xx.\+h.

\index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!D\+LR@{D\+LR}}
\index{D\+LR@{D\+LR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+LR}{DLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+LR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_a651b3980342dcf21d301d29621dcf4f6}{}\label{struct_q_u_a_d_s_p_i___type_def_a651b3980342dcf21d301d29621dcf4f6}
Q\+U\+A\+D\+S\+PI Data Length register, Address offset\+: 0x10 

Definition at line 731 of file stm32f446xx.\+h.

\index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t DR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{}\label{struct_q_u_a_d_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}
Q\+U\+A\+D\+S\+PI Data register, Address offset\+: 0x20 

Definition at line 735 of file stm32f446xx.\+h.

\index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!F\+CR@{F\+CR}}
\index{F\+CR@{F\+CR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+CR}{FCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+CR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{}\label{struct_q_u_a_d_s_p_i___type_def_a5d5cc7f32884945503dd29f8f6cbb415}
Q\+U\+A\+D\+S\+PI Flag Clear register, Address offset\+: 0x0C 

Definition at line 730 of file stm32f446xx.\+h.

\index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!L\+P\+TR@{L\+P\+TR}}
\index{L\+P\+TR@{L\+P\+TR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+P\+TR}{LPTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+TR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_ae060e16fd0b193203ddead99622260c1}{}\label{struct_q_u_a_d_s_p_i___type_def_ae060e16fd0b193203ddead99622260c1}
Q\+U\+A\+D\+S\+PI Low Power Timeout register, Address offset\+: 0x30 

Definition at line 739 of file stm32f446xx.\+h.

\index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!P\+IR@{P\+IR}}
\index{P\+IR@{P\+IR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+IR}{PIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+IR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_aa9e54bfb9deb2d92de2c3f62d33793da}{}\label{struct_q_u_a_d_s_p_i___type_def_aa9e54bfb9deb2d92de2c3f62d33793da}
Q\+U\+A\+D\+S\+PI Polling Interval register, Address offset\+: 0x2C 

Definition at line 738 of file stm32f446xx.\+h.

\index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!P\+S\+M\+AR@{P\+S\+M\+AR}}
\index{P\+S\+M\+AR@{P\+S\+M\+AR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+S\+M\+AR}{PSMAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+S\+M\+AR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_a986e18db58469e5dd0e756b2b405b805}{}\label{struct_q_u_a_d_s_p_i___type_def_a986e18db58469e5dd0e756b2b405b805}
Q\+U\+A\+D\+S\+PI Polling Status Match register, Address offset\+: 0x28 

Definition at line 737 of file stm32f446xx.\+h.

\index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!P\+S\+M\+KR@{P\+S\+M\+KR}}
\index{P\+S\+M\+KR@{P\+S\+M\+KR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+S\+M\+KR}{PSMKR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+S\+M\+KR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_a7327d5955c8e4e3eb689a7ad2a1fa219}{}\label{struct_q_u_a_d_s_p_i___type_def_a7327d5955c8e4e3eb689a7ad2a1fa219}
Q\+U\+A\+D\+S\+PI Polling Status Mask register, Address offset\+: 0x24 

Definition at line 736 of file stm32f446xx.\+h.

\index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{}\label{struct_q_u_a_d_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}
Q\+U\+A\+D\+S\+PI Status register, Address offset\+: 0x08 

Definition at line 729 of file stm32f446xx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
