[verilog]
include_paths = ["src/pkg"]

[option]
linter = true
