{
  "module_name": "icssg_mii_rt.h",
  "hash_id": "8c15b18dc9258dfe503ac8b04d4f70bd7aa098707ef4f3d4338e3d8148c381ec",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/ti/icssg/icssg_mii_rt.h",
  "human_readable_source": " \n\n \n\n#ifndef __NET_PRUSS_MII_RT_H__\n#define __NET_PRUSS_MII_RT_H__\n\n#include <linux/if_ether.h>\n#include <linux/phy.h>\n\n \n#define PRUSS_MII_RT_RXCFG0\t\t0x0\n#define PRUSS_MII_RT_RXCFG1\t\t0x4\n#define PRUSS_MII_RT_TXCFG0\t\t0x10\n#define PRUSS_MII_RT_TXCFG1\t\t0x14\n#define PRUSS_MII_RT_TX_CRC0\t\t0x20\n#define PRUSS_MII_RT_TX_CRC1\t\t0x24\n#define PRUSS_MII_RT_TX_IPG0\t\t0x30\n#define PRUSS_MII_RT_TX_IPG1\t\t0x34\n#define PRUSS_MII_RT_PRS0\t\t0x38\n#define PRUSS_MII_RT_PRS1\t\t0x3c\n#define PRUSS_MII_RT_RX_FRMS0\t\t0x40\n#define PRUSS_MII_RT_RX_FRMS1\t\t0x44\n#define PRUSS_MII_RT_RX_PCNT0\t\t0x48\n#define PRUSS_MII_RT_RX_PCNT1\t\t0x4c\n#define PRUSS_MII_RT_RX_ERR0\t\t0x50\n#define PRUSS_MII_RT_RX_ERR1\t\t0x54\n\n \n#define PRUSS_MII_RT_RXCFG_RX_ENABLE\t\tBIT(0)\n#define PRUSS_MII_RT_RXCFG_RX_DATA_RDY_MODE_DIS\tBIT(1)\n#define PRUSS_MII_RT_RXCFG_RX_CUT_PREAMBLE\tBIT(2)\n#define PRUSS_MII_RT_RXCFG_RX_MUX_SEL\t\tBIT(3)\n#define PRUSS_MII_RT_RXCFG_RX_L2_EN\t\tBIT(4)\n#define PRUSS_MII_RT_RXCFG_RX_BYTE_SWAP\t\tBIT(5)\n#define PRUSS_MII_RT_RXCFG_RX_AUTO_FWD_PRE\tBIT(6)\n#define PRUSS_MII_RT_RXCFG_RX_L2_EOF_SCLR_DIS\tBIT(9)\n\n \n#define PRUSS_MII_RT_TXCFG_TX_ENABLE\t\tBIT(0)\n#define PRUSS_MII_RT_TXCFG_TX_AUTO_PREAMBLE\tBIT(1)\n#define PRUSS_MII_RT_TXCFG_TX_EN_MODE\t\tBIT(2)\n#define PRUSS_MII_RT_TXCFG_TX_BYTE_SWAP\t\tBIT(3)\n#define PRUSS_MII_RT_TXCFG_TX_MUX_SEL\t\tBIT(8)\n#define PRUSS_MII_RT_TXCFG_PRE_TX_AUTO_SEQUENCE\tBIT(9)\n#define PRUSS_MII_RT_TXCFG_PRE_TX_AUTO_ESC_ERR\tBIT(10)\n#define PRUSS_MII_RT_TXCFG_TX_32_MODE_EN\tBIT(11)\n#define PRUSS_MII_RT_TXCFG_TX_IPG_WIRE_CLK_EN\tBIT(12)\t \n\n#define PRUSS_MII_RT_TXCFG_TX_START_DELAY_SHIFT\t16\n#define PRUSS_MII_RT_TXCFG_TX_START_DELAY_MASK\tGENMASK(25, 16)\n\n#define PRUSS_MII_RT_TXCFG_TX_CLK_DELAY_SHIFT\t28\n#define PRUSS_MII_RT_TXCFG_TX_CLK_DELAY_MASK\tGENMASK(30, 28)\n\n \n#define PRUSS_MII_RT_TX_IPG_IPG_SHIFT\t0\n#define PRUSS_MII_RT_TX_IPG_IPG_MASK\tGENMASK(9, 0)\n\n \n#define PRUSS_MII_RT_PRS_COL\tBIT(0)\n#define PRUSS_MII_RT_PRS_CRS\tBIT(1)\n\n \n#define PRUSS_MII_RT_RX_FRMS_MIN_FRM_SHIFT\t0\n#define PRUSS_MII_RT_RX_FRMS_MIN_FRM_MASK\tGENMASK(15, 0)\n\n#define PRUSS_MII_RT_RX_FRMS_MAX_FRM_SHIFT\t16\n#define PRUSS_MII_RT_RX_FRMS_MAX_FRM_MASK\tGENMASK(31, 16)\n\n \n \n#define PRUSS_MII_RT_RX_FRMS_MAX\t(VLAN_ETH_FRAME_LEN + ETH_FCS_LEN)\n#define PRUSS_MII_RT_RX_FRMS_MIN_FRM\t(64)\n\n \n#define PRUSS_MII_RT_RX_FRMS_MAX_FRM_LRE\t(PRUSS_MII_RT_RX_FRMS_MAX + \\\n\t\t\t\t\t\t ICSS_LRE_TAG_RCT_SIZE)\n \n#define PRUSS_MII_RT_RX_PCNT_MIN_PCNT_SHIFT\t0\n#define PRUSS_MII_RT_RX_PCNT_MIN_PCNT_MASK\tGENMASK(3, 0)\n\n#define PRUSS_MII_RT_RX_PCNT_MAX_PCNT_SHIFT\t4\n#define PRUSS_MII_RT_RX_PCNT_MAX_PCNT_MASK\tGENMASK(7, 4)\n\n \n#define PRUSS_MII_RT_RX_ERR_MIN_PCNT_ERR\tBIT(0)\n#define PRUSS_MII_RT_RX_ERR_MAX_PCNT_ERR\tBIT(1)\n#define PRUSS_MII_RT_RX_ERR_MIN_FRM_ERR\t\tBIT(2)\n#define PRUSS_MII_RT_RX_ERR_MAX_FRM_ERR\t\tBIT(3)\n\n#define ICSSG_CFG_OFFSET\t0\n#define RGMII_CFG_OFFSET\t4\n\n \n#define ICSS_MII0\t0\n#define ICSS_MII1\t1\n\n \n#define ICSSG_CFG_SGMII_MODE\tBIT(16)\n#define ICSSG_CFG_TX_PRU_EN\tBIT(11)\n#define ICSSG_CFG_RX_SFD_TX_SOF_EN\tBIT(10)\n#define ICSSG_CFG_RTU_PRU_PSI_SHARE_EN\tBIT(9)\n#define ICSSG_CFG_IEP1_TX_EN\tBIT(8)\n#define ICSSG_CFG_MII1_MODE\tGENMASK(6, 5)\n#define ICSSG_CFG_MII1_MODE_SHIFT\t5\n#define ICSSG_CFG_MII0_MODE\tGENMASK(4, 3)\n#define ICSSG_CFG_MII0_MODE_SHIFT\t3\n#define ICSSG_CFG_RX_L2_G_EN\tBIT(2)\n#define ICSSG_CFG_TX_L2_EN\tBIT(1)\n#define ICSSG_CFG_TX_L1_EN\tBIT(0)\n\nenum mii_mode {\n\tMII_MODE_MII = 0,\n\tMII_MODE_RGMII\n};\n\n \n#define RGMII_CFG_INBAND_EN_MII0\tBIT(16)\n#define RGMII_CFG_GIG_EN_MII0\tBIT(17)\n#define RGMII_CFG_INBAND_EN_MII1\tBIT(20)\n#define RGMII_CFG_GIG_EN_MII1\tBIT(21)\n#define RGMII_CFG_FULL_DUPLEX_MII0\tBIT(18)\n#define RGMII_CFG_FULL_DUPLEX_MII1\tBIT(22)\n#define RGMII_CFG_SPEED_MII0\tGENMASK(2, 1)\n#define RGMII_CFG_SPEED_MII1\tGENMASK(6, 5)\n#define RGMII_CFG_SPEED_MII0_SHIFT\t1\n#define RGMII_CFG_SPEED_MII1_SHIFT\t5\n#define RGMII_CFG_FULLDUPLEX_MII0\tBIT(3)\n#define RGMII_CFG_FULLDUPLEX_MII1\tBIT(7)\n#define RGMII_CFG_FULLDUPLEX_MII0_SHIFT\t3\n#define RGMII_CFG_FULLDUPLEX_MII1_SHIFT\t7\n#define RGMII_CFG_SPEED_10M\t0\n#define RGMII_CFG_SPEED_100M\t1\n#define RGMII_CFG_SPEED_1G\t2\n\nstruct regmap;\nstruct prueth_emac;\n\nvoid icssg_mii_update_ipg(struct regmap *mii_rt, int mii, u32 ipg);\nvoid icssg_mii_update_mtu(struct regmap *mii_rt, int mii, int mtu);\nvoid icssg_update_rgmii_cfg(struct regmap *miig_rt, struct prueth_emac *emac);\nu32 icssg_rgmii_cfg_get_bitfield(struct regmap *miig_rt, u32 mask, u32 shift);\nu32 icssg_rgmii_get_speed(struct regmap *miig_rt, int mii);\nu32 icssg_rgmii_get_fullduplex(struct regmap *miig_rt, int mii);\nvoid icssg_miig_set_interface_mode(struct regmap *miig_rt, int mii, phy_interface_t phy_if);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}