	component qsys_core is
		port (
			avm_cs_i          : in    std_logic                     := 'X';             -- cs_i
			avm_address_i     : in    std_logic_vector(31 downto 0) := (others => 'X'); -- address_i
			avm_read_i        : in    std_logic                     := 'X';             -- read_i
			avm_waitrequest_o : out   std_logic;                                        -- waitrequest_o
			avm_readdata_o    : out   std_logic_vector(31 downto 0);                    -- readdata_o
			avm_write_i       : in    std_logic                     := 'X';             -- write_i
			avm_writedata_i   : in    std_logic_vector(31 downto 0) := (others => 'X'); -- writedata_i
			avm_byteenable_i  : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable_i
			clk_clk           : in    std_logic                     := 'X';             -- clk
			reset_reset_n     : in    std_logic                     := 'X';             -- reset_n
			sdram_addr        : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba          : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n       : out   std_logic;                                        -- cas_n
			sdram_cke         : out   std_logic;                                        -- cke
			sdram_cs_n        : out   std_logic;                                        -- cs_n
			sdram_dq          : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm         : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n       : out   std_logic;                                        -- ras_n
			sdram_we_n        : out   std_logic                                         -- we_n
		);
	end component qsys_core;

