<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="CPU_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="CPU_sim" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="37" />
   <wvobject db_ref_id="1" fp_name="/CPU_sim/Reset" type="logic">
      <obj_property name="ElementShortName">Reset</obj_property>
      <obj_property name="ObjectShortName">Reset</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/curPC" type="array">
      <obj_property name="ElementShortName">curPC[31:0]</obj_property>
      <obj_property name="ObjectShortName">curPC[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/state" type="array">
      <obj_property name="ElementShortName">state[2:0]</obj_property>
      <obj_property name="ObjectShortName">state[2:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/INS" type="array">
      <obj_property name="ElementShortName">INS[31:0]</obj_property>
      <obj_property name="ObjectShortName">INS[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/IMIR" type="array">
      <obj_property name="ElementShortName">IMIR[31:0]</obj_property>
      <obj_property name="ObjectShortName">IMIR[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/PCWre" type="logic">
      <obj_property name="ElementShortName">PCWre</obj_property>
      <obj_property name="ObjectShortName">PCWre</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/nextPC" type="array">
      <obj_property name="ElementShortName">nextPC[31:0]</obj_property>
      <obj_property name="ObjectShortName">nextPC[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/rs" type="array">
      <obj_property name="ElementShortName">rs[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs[4:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/rt" type="array">
      <obj_property name="ElementShortName">rt[4:0]</obj_property>
      <obj_property name="ObjectShortName">rt[4:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/immediate" type="array">
      <obj_property name="ElementShortName">immediate[15:0]</obj_property>
      <obj_property name="ObjectShortName">immediate[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/ReadData1" type="array">
      <obj_property name="ElementShortName">ReadData1[31:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData1[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/ReadData2" type="array">
      <obj_property name="ElementShortName">ReadData2[31:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData2[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/result" type="array">
      <obj_property name="ElementShortName">result[31:0]</obj_property>
      <obj_property name="ObjectShortName">result[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/writeReg" type="array">
      <obj_property name="ElementShortName">writeReg[4:0]</obj_property>
      <obj_property name="ObjectShortName">writeReg[4:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/writeData" type="array">
      <obj_property name="ElementShortName">writeData[31:0]</obj_property>
      <obj_property name="ObjectShortName">writeData[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/rd" type="array">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/inB" type="array">
      <obj_property name="ElementShortName">inB[31:0]</obj_property>
      <obj_property name="ObjectShortName">inB[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/ALUDRoutput" type="array">
      <obj_property name="ElementShortName">ALUDRoutput[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALUDRoutput[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/BDRoutput" type="array">
      <obj_property name="ElementShortName">BDRoutput[31:0]</obj_property>
      <obj_property name="ObjectShortName">BDRoutput[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/DMDataOut" type="array">
      <obj_property name="ElementShortName">DMDataOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">DMDataOut[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/DBDR" type="array">
      <obj_property name="ElementShortName">DBDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">DBDR[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/sa" type="array">
      <obj_property name="ElementShortName">sa[4:0]</obj_property>
      <obj_property name="ObjectShortName">sa[4:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/op" type="array">
      <obj_property name="ElementShortName">op[5:0]</obj_property>
      <obj_property name="ObjectShortName">op[5:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/inA" type="array">
      <obj_property name="ElementShortName">inA[31:0]</obj_property>
      <obj_property name="ObjectShortName">inA[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/RegDst" type="array">
      <obj_property name="ElementShortName">RegDst[1:0]</obj_property>
      <obj_property name="ObjectShortName">RegDst[1:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/IRWre" type="logic">
      <obj_property name="ElementShortName">IRWre</obj_property>
      <obj_property name="ObjectShortName">IRWre</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/ALUSrcA" type="logic">
      <obj_property name="ElementShortName">ALUSrcA</obj_property>
      <obj_property name="ObjectShortName">ALUSrcA</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/ALUSrcB" type="logic">
      <obj_property name="ElementShortName">ALUSrcB</obj_property>
      <obj_property name="ObjectShortName">ALUSrcB</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[2:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/jump" type="array">
      <obj_property name="ElementShortName">jump[25:0]</obj_property>
      <obj_property name="ObjectShortName">jump[25:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/extendOutput" type="array">
      <obj_property name="ElementShortName">extendOutput[31:0]</obj_property>
      <obj_property name="ObjectShortName">extendOutput[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/ExtendSa" type="array">
      <obj_property name="ElementShortName">ExtendSa[31:0]</obj_property>
      <obj_property name="ObjectShortName">ExtendSa[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/PC4" type="array">
      <obj_property name="ElementShortName">PC4[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC4[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/ExtSel" type="logic">
      <obj_property name="ElementShortName">ExtSel</obj_property>
      <obj_property name="ObjectShortName">ExtSel</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/PCSrc" type="array">
      <obj_property name="ElementShortName">PCSrc[1:0]</obj_property>
      <obj_property name="ObjectShortName">PCSrc[1:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/ADRoutput" type="array">
      <obj_property name="ElementShortName">ADRoutput[31:0]</obj_property>
      <obj_property name="ObjectShortName">ADRoutput[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
</wave_config>
