#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2794bf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2795f10 .scope module, "tb" "tb" 3 50;
 .timescale -12 -12;
L_0x278e8d0 .functor NOT 1, L_0x27c7b80, C4<0>, C4<0>, C4<0>;
L_0x27940f0 .functor XOR 1, L_0x27c7750, L_0x27c78d0, C4<0>, C4<0>;
L_0x27c7a70 .functor XOR 1, L_0x27940f0, L_0x27c79a0, C4<0>, C4<0>;
v0x27c6810_0 .net *"_ivl_10", 0 0, L_0x27c79a0;  1 drivers
v0x27c6910_0 .net *"_ivl_12", 0 0, L_0x27c7a70;  1 drivers
v0x27c69f0_0 .net *"_ivl_2", 0 0, L_0x27c7690;  1 drivers
v0x27c6ab0_0 .net *"_ivl_4", 0 0, L_0x27c7750;  1 drivers
v0x27c6b90_0 .net *"_ivl_6", 0 0, L_0x27c78d0;  1 drivers
v0x27c6cc0_0 .net *"_ivl_8", 0 0, L_0x27940f0;  1 drivers
v0x27c6da0_0 .net "a", 0 0, v0x27c5ca0_0;  1 drivers
v0x27c6e40_0 .net "b", 0 0, v0x27c5d40_0;  1 drivers
v0x27c6ee0_0 .var "clk", 0 0;
v0x27c6f80_0 .net "q_dut", 0 0, v0x27c6510_0;  1 drivers
v0x27c7050_0 .net "q_ref", 0 0, L_0x27a2700;  1 drivers
v0x27c7120_0 .var/2u "stats1", 159 0;
v0x27c71c0_0 .var/2u "strobe", 0 0;
v0x27c7260_0 .net "tb_match", 0 0, L_0x27c7b80;  1 drivers
v0x27c7320_0 .net "tb_mismatch", 0 0, L_0x278e8d0;  1 drivers
v0x27c73e0_0 .net "wavedrom_enable", 0 0, v0x27c5e80_0;  1 drivers
v0x27c74b0_0 .net "wavedrom_title", 511 0, v0x27c5f20_0;  1 drivers
L_0x27c7690 .concat [ 1 0 0 0], L_0x27a2700;
L_0x27c7750 .concat [ 1 0 0 0], L_0x27a2700;
L_0x27c78d0 .concat [ 1 0 0 0], v0x27c6510_0;
L_0x27c79a0 .concat [ 1 0 0 0], L_0x27a2700;
L_0x27c7b80 .cmp/eeq 1, L_0x27c7690, L_0x27c7a70;
S_0x27960a0 .scope module, "good1" "reference_module" 3 91, 3 4 0, S_0x2795f10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "q";
L_0x27a2700 .functor AND 1, v0x27c5ca0_0, v0x27c5d40_0, C4<1>, C4<1>;
v0x27942f0_0 .net "a", 0 0, v0x27c5ca0_0;  alias, 1 drivers
v0x2794390_0 .net "b", 0 0, v0x27c5d40_0;  alias, 1 drivers
v0x278e670_0 .net "q", 0 0, L_0x27a2700;  alias, 1 drivers
S_0x27c5550 .scope module, "stim1" "stimulus_gen" 3 86, 3 15 0, S_0x2795f10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x27c5ca0_0 .var "a", 0 0;
v0x27c5d40_0 .var "b", 0 0;
v0x27c5de0_0 .net "clk", 0 0, v0x27c6ee0_0;  1 drivers
v0x27c5e80_0 .var "wavedrom_enable", 0 0;
v0x27c5f20_0 .var "wavedrom_title", 511 0;
E_0x279d360/0 .event negedge, v0x27c5de0_0;
E_0x279d360/1 .event posedge, v0x27c5de0_0;
E_0x279d360 .event/or E_0x279d360/0, E_0x279d360/1;
E_0x279d5c0 .event negedge, v0x27c5de0_0;
E_0x279d810 .event posedge, v0x27c5de0_0;
S_0x27c5840 .scope task, "wavedrom_start" "wavedrom_start" 3 27, 3 27 0, S_0x27c5550;
 .timescale -12 -12;
v0x278e9a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27c5aa0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 30, 3 30 0, S_0x27c5550;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27c60d0 .scope module, "top_module1" "top_module" 3 96, 4 1 0, S_0x2795f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "q";
v0x27c62f0_0 .net "a", 0 0, v0x27c5ca0_0;  alias, 1 drivers
v0x27c6400_0 .net "b", 0 0, v0x27c5d40_0;  alias, 1 drivers
v0x27c6510_0 .var "q", 0 0;
E_0x27889f0 .event anyedge, v0x27942f0_0, v0x2794390_0;
S_0x27c6610 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 103, 3 103 0, S_0x2795f10;
 .timescale -12 -12;
E_0x2798980 .event anyedge, v0x27c71c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27c71c0_0;
    %nor/r;
    %assign/vec4 v0x27c71c0_0, 0;
    %wait E_0x2798980;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c5550;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x27c5d40_0, 0;
    %assign/vec4 v0x27c5ca0_0, 0;
    %wait E_0x279d5c0;
    %wait E_0x279d810;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x27c5d40_0, 0;
    %assign/vec4 v0x27c5ca0_0, 0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x279d810;
    %load/vec4 v0x27c5ca0_0;
    %load/vec4 v0x27c5d40_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x27c5d40_0, 0;
    %assign/vec4 v0x27c5ca0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x279d5c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27c5aa0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x279d360;
    %vpi_func 3 44 "$urandom" 32 {0 0 0};
    %pad/u 2;
    %split/vec4 1;
    %assign/vec4 v0x27c5d40_0, 0;
    %assign/vec4 v0x27c5ca0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 45 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x27c60d0;
T_4 ;
    %wait E_0x27889f0;
    %load/vec4 v0x27c62f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x27c6400_0;
    %inv;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c6510_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x27c62f0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v0x27c6400_0;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c6510_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x27c62f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.8, 9;
    %load/vec4 v0x27c6400_0;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c6510_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c6510_0, 0;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x2795f10;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c6ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c71c0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x2795f10;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x27c6ee0_0;
    %inv;
    %store/vec4 v0x27c6ee0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x2795f10;
T_7 ;
    %vpi_call/w 3 78 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 79 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c5de0_0, v0x27c7320_0, v0x27c6da0_0, v0x27c6e40_0, v0x27c7050_0, v0x27c6f80_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x2795f10;
T_8 ;
    %load/vec4 v0x27c7120_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x27c7120_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27c7120_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 112 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_8.1 ;
    %load/vec4 v0x27c7120_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c7120_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 115 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 116 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27c7120_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c7120_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 117 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x2795f10;
T_9 ;
    %wait E_0x279d360;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c7120_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c7120_0, 4, 32;
    %load/vec4 v0x27c7260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x27c7120_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 128 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c7120_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c7120_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c7120_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x27c7050_0;
    %load/vec4 v0x27c7050_0;
    %load/vec4 v0x27c6f80_0;
    %xor;
    %load/vec4 v0x27c7050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x27c7120_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c7120_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x27c7120_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c7120_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit1/circuit1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit1/iter0/response14/top_module.sv";
