{"vcs1":{"timestamp_begin":1712714181.239956491, "rt":0.85, "ut":0.44, "st":0.31}}
{"vcselab":{"timestamp_begin":1712714182.268117806, "rt":0.87, "ut":0.56, "st":0.26}}
{"link":{"timestamp_begin":1712714183.289944826, "rt":0.47, "ut":0.19, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712714180.375824968}
{"VCS_COMP_START_TIME": 1712714180.375824968}
{"VCS_COMP_END_TIME": 1712714183.933482271}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv task2.sv"}
{"vcs1": {"peak_mem": 338684}}
{"stitch_vcselab": {"peak_mem": 238996}}
