# ANALOG LAYOUT AND PHYSICAL VERIFICATION OF LDO WITH BGR:
The Project delves into the design and physical verification of an integrated LDO and BGR system, highlighting the methodologies, challenges, and results that define the state-of-the-art in this domain. Through a detailed exploration of design principles, layout techniques, and verification processes, we aim to provide a comprehensive understanding of these critical components and their role in modern IC design.

| Technology Used | 40nm | 
|----------|----------|
|  Tool  | Cadence Virtuoso | 
| Simulation and verification  | LVS + DRC  |
