
*** Running vivado
    with args -log mycordic_v1_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source mycordic_v1_0.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source mycordic_v1_0.tcl -notrace
Command: synth_design -top mycordic_v1_0 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 244.738 ; gain = 68.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mycordic_v1_0' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mycordic_v1_0_S00_AXI' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0_S00_AXI.vhd:5' bound to instance 'mycordic_v1_0_S00_AXI_inst' of component 'mycordic_v1_0_S00_AXI' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'mycordic_v1_0_S00_AXI' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Cordic_top' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/Cordic_top.vhd:34' bound to instance 'AXI_cordic' of component 'Cordic_top' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0_S00_AXI.vhd:395]
INFO: [Synth 8-638] synthesizing module 'Cordic_top' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/Cordic_top.vhd:46]
INFO: [Synth 8-3491] module 'CORDIC_FP_top' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:8' bound to instance 'cordic' of component 'CORDIC_FP_top' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/Cordic_top.vhd:76]
INFO: [Synth 8-638] synthesizing module 'CORDIC_FP_top' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:16]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd:4' bound to instance 'muxX' of component 'mux_2to1' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (1#1) [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd:4' bound to instance 'muxY' of component 'mux_2to1' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:90]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd:4' bound to instance 'muxZ' of component 'mux_2to1' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'mux_2to1__parameterized2' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd:12]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_2to1__parameterized2' (1#1) [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:108]
INFO: [Synth 8-638] synthesizing module 'my_rege' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege' (2#1) [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:117]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized2' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized2' (2#1) [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:138]
INFO: [Synth 8-638] synthesizing module 'my_addsub' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fulladd' (3#1) [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:19]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub' (4#1) [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:148]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:157]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized2' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized2' (4#1) [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:170]
INFO: [Synth 8-638] synthesizing module 'my4to1LUT' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'my4to1LUT' (5#1) [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd:19]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:178]
INFO: [Synth 8-638] synthesizing module 'LPM_CLSHIFT' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'LPM_CLSHIFT' (6#1) [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_FP_top' (7#1) [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Cordic_top' (8#1) [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/Cordic_top.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mycordic_v1_0_S00_AXI' (9#1) [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'mycordic_v1_0' (10#1) [c:/users/mr_co_000/documents/github/ece495/lab/lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0.vhd:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 279.039 ; gain = 102.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 279.039 ; gain = 102.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 279.039 ; gain = 102.691
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 330.586 ; gain = 154.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 78    
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 56    
	   2 Input      1 Bit         XORs := 59    
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 96    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module mux_2to1__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module my_rege 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module my_addsub__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module LPM_CLSHIFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 39    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
Module CORDIC_FP_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
Module Cordic_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mycordic_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 418.992 ; gain = 242.645
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design mycordic_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design mycordic_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design mycordic_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design mycordic_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design mycordic_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design mycordic_v1_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 420.340 ; gain = 243.992
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 420.340 ; gain = 243.992

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mycordic_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mycordic_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/slv_reg1_reg[15] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/slv_reg1_reg[14] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/slv_reg1_reg[13] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/slv_reg1_reg[12] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/slv_reg1_reg[11] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/slv_reg1_reg[10] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/slv_reg1_reg[9] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/slv_reg1_reg[8] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/slv_reg1_reg[7] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/slv_reg1_reg[6] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/slv_reg1_reg[5] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/slv_reg1_reg[4] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/slv_reg1_reg[3] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/slv_reg1_reg[2] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/slv_reg1_reg[1] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/slv_reg1_reg[0] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module mycordic_v1_0.
WARNING: [Synth 8-3332] Sequential element (\mycordic_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module mycordic_v1_0.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 448.109 ; gain = 271.762
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 448.109 ; gain = 271.762

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 448.109 ; gain = 271.762
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 448.109 ; gain = 271.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 448.824 ; gain = 272.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 448.824 ; gain = 272.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 448.824 ; gain = 272.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 448.824 ; gain = 272.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 448.824 ; gain = 272.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 448.824 ; gain = 272.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     3|
|3     |LUT2 |     5|
|4     |LUT3 |    62|
|5     |LUT4 |    32|
|6     |LUT5 |    56|
|7     |LUT6 |   145|
|8     |FDCE |    60|
|9     |FDRE |    92|
|10    |FDSE |     2|
|11    |IBUF |    47|
|12    |OBUF |    41|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------+------------------------+------+
|      |Instance                     |Module                  |Cells |
+------+-----------------------------+------------------------+------+
|1     |top                          |                        |   546|
|2     |  mycordic_v1_0_S00_AXI_inst |mycordic_v1_0_S00_AXI   |   457|
|3     |    AXI_cordic               |Cordic_top              |   351|
|4     |      cordic                 |CORDIC_FP_top           |   346|
|5     |        data_X_reg           |my_rege                 |   133|
|6     |        data_Y_reg           |my_rege_0               |   116|
|7     |        data_Z_reg           |my_rege__parameterized2 |    80|
+------+-----------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 448.824 ; gain = 272.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 448.824 ; gain = 257.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 448.824 ; gain = 272.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 502.469 ; gain = 312.098
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 502.469 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 11 09:59:32 2015...
