TimeQuest Timing Analyzer report for Medipix_prj
Wed Sep 03 13:48:06 2014
Quartus II 64-Bit Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 12. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 28. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 29. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Slow 1200mV 0C Model Metastability Report
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 43. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 45. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Fast 1200mV 0C Model Metastability Report
 52. Multicorner Timing Analysis Summary
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version ;
; Revision Name      ; Medipix_prj                                                      ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE75F23C8                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  33.3%      ;
;     3-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 150.92 MHz ; 150.92 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.707 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.445 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.337 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.177 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.415 ; 0.000              ;
+---------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.707 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.672      ; 3.986      ;
; 46.716 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.672      ; 3.977      ;
; 46.749 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.673      ; 3.945      ;
; 46.826 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.672      ; 3.867      ;
; 46.877 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.673      ; 3.817      ;
; 46.889 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.676      ; 3.808      ;
; 47.124 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.673      ; 3.570      ;
; 47.137 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.672      ; 3.556      ;
; 47.320 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.672      ; 3.373      ;
; 47.323 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.673      ; 3.371      ;
; 47.394 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.675      ; 3.302      ;
; 47.485 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.673      ; 3.209      ;
; 47.587 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.673      ; 3.107      ;
; 47.763 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.673      ; 2.931      ;
; 47.865 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.676      ; 2.832      ;
; 47.911 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.672      ; 2.782      ;
; 47.946 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.672      ; 2.747      ;
; 48.031 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.673      ; 2.663      ;
; 48.057 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.671      ; 2.635      ;
; 48.333 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.675      ; 2.363      ;
; 48.405 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.673      ; 2.289      ;
; 49.048 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.673      ; 1.646      ;
; 93.374 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.565      ;
; 93.379 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.557      ;
; 93.382 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.554      ;
; 93.399 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.540      ;
; 93.404 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.532      ;
; 93.407 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.529      ;
; 93.426 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.513      ;
; 93.431 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.505      ;
; 93.434 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.502      ;
; 93.472 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.467      ;
; 93.486 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.453      ;
; 93.491 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.445      ;
; 93.492 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.446      ;
; 93.494 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.442      ;
; 93.497 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.442      ;
; 93.517 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.421      ;
; 93.524 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.415      ;
; 93.544 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.394      ;
; 93.584 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.355      ;
; 93.604 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.334      ;
; 93.898 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.031      ;
; 93.902 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.036      ;
; 93.903 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.023      ;
; 93.905 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.033      ;
; 93.906 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.020      ;
; 93.927 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.011      ;
; 93.930 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.008      ;
; 93.954 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.984      ;
; 93.957 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.981      ;
; 93.996 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.933      ;
; 94.014 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.924      ;
; 94.016 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.912      ;
; 94.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.921      ;
; 94.025 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.899      ;
; 94.050 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.874      ;
; 94.054 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.885      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.877      ;
; 94.062 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.874      ;
; 94.077 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.847      ;
; 94.137 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.787      ;
; 94.152 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.787      ;
; 94.172 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.766      ;
; 94.210 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.719      ;
; 94.215 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.711      ;
; 94.218 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.708      ;
; 94.252 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.678      ;
; 94.257 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.670      ;
; 94.260 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.667      ;
; 94.265 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.664      ;
; 94.270 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.656      ;
; 94.273 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.653      ;
; 94.308 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.621      ;
; 94.328 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.600      ;
; 94.338 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.586      ;
; 94.338 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.586      ;
; 94.350 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.580      ;
; 94.358 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.569      ;
; 94.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.566      ;
; 94.363 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.561      ;
; 94.363 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.561      ;
; 94.370 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.559      ;
; 94.383 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.545      ;
; 94.383 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.544      ;
; 94.390 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.534      ;
; 94.390 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.534      ;
; 94.410 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.517      ;
; 94.413 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a12~portb_address_reg0                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.406     ; 5.202      ;
; 94.417 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a12~portb_address_reg0                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.406     ; 5.198      ;
; 94.418 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a4~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.406     ; 5.197      ;
; 94.426 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.502      ;
; 94.429 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.499      ;
; 94.450 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.474      ;
; 94.450 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.474      ;
; 94.470 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.457      ;
; 94.482 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.445      ;
; 94.482 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.445      ;
; 94.507 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.420      ;
; 94.507 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.420      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.445 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.446 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.447 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.746      ;
; 0.457 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.758      ;
; 0.459 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.758      ;
; 0.486 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.785      ;
; 0.489 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.788      ;
; 0.492 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.793      ;
; 0.493 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.793      ;
; 0.494 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.495 ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.796      ;
; 0.495 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.796      ;
; 0.495 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.496 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.796      ;
; 0.496 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.796      ;
; 0.496 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.797      ;
; 0.496 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.796      ;
; 0.496 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.795      ;
; 0.496 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.796      ;
; 0.496 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.796      ;
; 0.496 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.796      ;
; 0.497 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.797      ;
; 0.497 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.797      ;
; 0.497 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.797      ;
; 0.499 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.800      ;
; 0.501 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.801      ;
; 0.501 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.801      ;
; 0.502 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.802      ;
; 0.502 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.802      ;
; 0.503 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.803      ;
; 0.503 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.803      ;
; 0.503 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.803      ;
; 0.503 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.804      ;
; 0.508 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.808      ;
; 0.509 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.809      ;
; 0.509 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.809      ;
; 0.509 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.810      ;
; 0.510 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.809      ;
; 0.510 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.810      ;
; 0.510 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.810      ;
; 0.510 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.810      ;
; 0.510 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.810      ;
; 0.511 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.811      ;
; 0.511 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.811      ;
; 0.511 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.811      ;
; 0.511 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.811      ;
; 0.512 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.812      ;
; 0.512 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.812      ;
; 0.512 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.812      ;
; 0.512 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.812      ;
; 0.512 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.812      ;
; 0.513 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.813      ;
; 0.518 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.819      ;
; 0.518 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.819      ;
; 0.518 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.819      ;
; 0.520 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.820      ;
; 0.520 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.821      ;
; 0.520 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.820      ;
; 0.520 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.820      ;
; 0.521 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.821      ;
; 0.521 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.821      ;
; 0.521 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.821      ;
; 0.522 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.822      ;
; 0.526 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.827      ;
; 0.527 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a18~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.407      ; 1.188      ;
; 0.528 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.828      ;
; 0.534 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.834      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.337 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.672      ; 2.356      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.332      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.328      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.326      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.326      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.326      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.326      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.324      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.327      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.324      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.327      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.324      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.327      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.324      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.327      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.324      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.327      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.324      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.327      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.324      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.327      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.327      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.327      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.327      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.327      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.327      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.328      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.328      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.328      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.328      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.328      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.328      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.328      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.328      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.328      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.328      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.328      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.328      ;
; 93.600 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.328      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.328      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.328      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.328      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.328      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.328      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.322      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.328      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.322      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.322      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.317      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.322      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.323      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.322      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.323      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.322      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.315      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.317      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.315      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.315      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.325      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.314      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.314      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.319      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.319      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.320      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.320      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.324      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.319      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.324      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.325      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.324      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.324      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.322      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.322      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.322      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.322      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.317      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.317      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.322      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.322      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.323      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.323      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.322      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.322      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.322      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.323      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.323      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.322      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.315      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.315      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.315      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.315      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.317      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.317      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.315      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.315      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.325      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.325      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.325      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.325      ;
; 93.601 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.314      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.477      ;
; 1.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.477      ;
; 1.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.477      ;
; 1.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.477      ;
; 1.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.477      ;
; 1.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.477      ;
; 1.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.477      ;
; 1.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.477      ;
; 1.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.477      ;
; 1.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.477      ;
; 1.414 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.714      ;
; 1.414 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.714      ;
; 1.564 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.864      ;
; 1.564 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.864      ;
; 1.564 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.864      ;
; 1.564 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.864      ;
; 1.564 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.864      ;
; 1.564 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.864      ;
; 1.564 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.864      ;
; 1.564 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.864      ;
; 1.564 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.864      ;
; 1.564 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.864      ;
; 1.564 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.864      ;
; 1.564 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.864      ;
; 1.564 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.864      ;
; 1.564 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.864      ;
; 1.564 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.864      ;
; 1.775 ; sld_hub:auto_hub|virtual_ir_scan_reg                                           ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.076      ;
; 1.859 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.160      ;
; 1.859 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.160      ;
; 1.859 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.160      ;
; 1.859 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.160      ;
; 1.946 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.246      ;
; 1.946 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.246      ;
; 1.946 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.246      ;
; 1.946 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.246      ;
; 1.946 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.246      ;
; 1.946 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.246      ;
; 1.946 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.246      ;
; 1.946 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.246      ;
; 2.221 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.522      ;
; 5.564 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 5.867      ;
; 5.564 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 5.867      ;
; 5.564 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 5.867      ;
; 5.564 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 5.867      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.867      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.867      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.867      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.864      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.867      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.864      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.864      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.867      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.864      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.864      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.864      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.864      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.864      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.864      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.864      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.862      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.864      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.864      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.862      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.864      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.862      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.864      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.862      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.862      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.862      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.862      ;
; 5.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.862      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.869      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.869      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.869      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 5.873      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 5.873      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 5.872      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 5.871      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 5.872      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 5.871      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.869      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.869      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.869      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.869      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.869      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.869      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 5.873      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 5.873      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 5.872      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 5.872      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 5.872      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 5.872      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 5.871      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 5.871      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 5.871      ;
; 5.578 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 5.871      ;
; 5.579 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.876      ;
; 5.579 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.876      ;
; 5.579 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.876      ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.415 ; 49.650       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a14~portb_address_reg0                                               ;
; 49.415 ; 49.650       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a18~portb_address_reg0                                               ;
; 49.415 ; 49.650       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a20~portb_address_reg0                                               ;
; 49.415 ; 49.650       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a22~portb_address_reg0                                               ;
; 49.415 ; 49.650       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a26~portb_address_reg0                                               ;
; 49.415 ; 49.650       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a2~portb_address_reg0                                                ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a0~portb_address_reg0                                                ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a12~portb_address_reg0                                               ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a16~portb_address_reg0                                               ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a6~portb_address_reg0                                                ;
; 49.417 ; 49.652       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a10~portb_address_reg0                                               ;
; 49.417 ; 49.652       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a24~portb_address_reg0                                               ;
; 49.417 ; 49.652       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a4~portb_address_reg0                                                ;
; 49.417 ; 49.652       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a8~portb_address_reg0                                                ;
; 49.499 ; 49.719       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                               ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                           ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                     ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                     ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                     ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                     ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                     ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                     ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                     ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                     ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                    ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                    ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                    ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                    ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                    ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                    ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                    ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                    ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                    ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                    ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                  ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                              ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                              ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                              ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                              ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                              ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                              ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                              ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                               ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                               ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                               ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                               ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                               ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                               ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                               ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                               ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                        ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                       ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                       ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                        ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                        ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                        ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                        ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                        ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                        ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                        ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                        ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                        ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                          ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                         ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                         ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                         ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                         ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                         ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                         ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                         ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                          ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                          ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                          ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                          ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                     ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                     ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                     ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                     ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]  ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10] ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11] ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]  ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]  ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]  ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]  ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]  ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]  ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.400 ; 2.510  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 9.592 ; 10.194 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.867  ; 0.765  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.714 ; -3.282 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.367 ; 16.285 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.910 ; 13.816 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 161.03 MHz ; 161.03 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.081 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.395 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.594 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.083 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.249 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.081 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.772      ; 3.713      ;
; 47.095 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.771      ; 3.698      ;
; 47.103 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.771      ; 3.690      ;
; 47.176 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.771      ; 3.617      ;
; 47.186 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.772      ; 3.608      ;
; 47.188 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.775      ; 3.609      ;
; 47.443 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.774      ; 3.353      ;
; 47.451 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.771      ; 3.342      ;
; 47.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.771      ; 3.191      ;
; 47.609 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.774      ; 3.187      ;
; 47.647 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.775      ; 3.150      ;
; 47.761 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.774      ; 3.035      ;
; 47.923 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.772      ; 2.871      ;
; 48.074 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.772      ; 2.720      ;
; 48.113 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.776      ; 2.685      ;
; 48.181 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.774      ; 2.615      ;
; 48.226 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.774      ; 2.570      ;
; 48.292 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.770      ; 2.500      ;
; 48.298 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.772      ; 2.496      ;
; 48.560 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.775      ; 2.237      ;
; 48.636 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.772      ; 2.158      ;
; 49.273 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.772      ; 1.521      ;
; 93.790 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.154      ;
; 93.795 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.147      ;
; 93.799 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.143      ;
; 93.805 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.139      ;
; 93.808 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.136      ;
; 93.810 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.132      ;
; 93.813 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.129      ;
; 93.814 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.128      ;
; 93.817 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.125      ;
; 93.839 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.105      ;
; 93.844 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.098      ;
; 93.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.094      ;
; 93.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.054      ;
; 93.904 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.042      ;
; 93.905 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.039      ;
; 93.908 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.036      ;
; 93.919 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.027      ;
; 93.922 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.024      ;
; 93.939 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.005      ;
; 93.953 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.993      ;
; 94.247 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.691      ;
; 94.252 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.684      ;
; 94.256 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.680      ;
; 94.293 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.653      ;
; 94.297 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.649      ;
; 94.308 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.638      ;
; 94.311 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.635      ;
; 94.312 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.634      ;
; 94.313 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.631      ;
; 94.315 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.631      ;
; 94.318 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.624      ;
; 94.322 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.620      ;
; 94.342 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.604      ;
; 94.346 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.600      ;
; 94.347 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.591      ;
; 94.361 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.579      ;
; 94.413 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.531      ;
; 94.426 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.504      ;
; 94.427 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.519      ;
; 94.441 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.489      ;
; 94.444 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.486      ;
; 94.475 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.455      ;
; 94.483 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.455      ;
; 94.488 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.448      ;
; 94.492 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.444      ;
; 94.499 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.440      ;
; 94.504 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.433      ;
; 94.508 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.429      ;
; 94.520 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.418      ;
; 94.525 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.411      ;
; 94.529 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.407      ;
; 94.583 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.355      ;
; 94.597 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.343      ;
; 94.599 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.340      ;
; 94.613 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.328      ;
; 94.620 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.318      ;
; 94.634 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.306      ;
; 94.715 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.215      ;
; 94.715 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.215      ;
; 94.730 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.200      ;
; 94.730 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.200      ;
; 94.733 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.197      ;
; 94.733 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.197      ;
; 94.747 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.188      ;
; 94.750 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.190      ;
; 94.754 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.186      ;
; 94.762 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.173      ;
; 94.764 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.166      ;
; 94.764 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.166      ;
; 94.765 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.170      ;
; 94.796 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.139      ;
; 94.816 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.130      ;
; 94.820 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.126      ;
; 94.850 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.085      ;
; 94.851 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.084      ;
; 94.861 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a12~portb_address_reg0                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.356     ; 4.805      ;
; 94.865 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a12~portb_address_reg0                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.356     ; 4.801      ;
; 94.865 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.070      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.395 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.397 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.410 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.684      ;
; 0.411 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.684      ;
; 0.448 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.722      ;
; 0.451 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.725      ;
; 0.456 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.729      ;
; 0.464 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.737      ;
; 0.464 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.737      ;
; 0.464 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.737      ;
; 0.464 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.737      ;
; 0.464 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.737      ;
; 0.465 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.738      ;
; 0.466 ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.739      ;
; 0.466 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.739      ;
; 0.466 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.739      ;
; 0.466 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.738      ;
; 0.466 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.738      ;
; 0.466 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.738      ;
; 0.466 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.739      ;
; 0.466 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.739      ;
; 0.467 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.740      ;
; 0.467 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.740      ;
; 0.467 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.740      ;
; 0.467 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.739      ;
; 0.467 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.739      ;
; 0.467 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.740      ;
; 0.467 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.740      ;
; 0.467 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.740      ;
; 0.468 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.741      ;
; 0.468 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.740      ;
; 0.468 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.740      ;
; 0.468 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.740      ;
; 0.468 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.740      ;
; 0.468 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.741      ;
; 0.471 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.744      ;
; 0.471 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.744      ;
; 0.472 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.745      ;
; 0.472 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.745      ;
; 0.474 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.747      ;
; 0.474 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.747      ;
; 0.475 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.747      ;
; 0.476 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.748      ;
; 0.478 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.751      ;
; 0.478 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.750      ;
; 0.478 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.751      ;
; 0.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.752      ;
; 0.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.752      ;
; 0.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.752      ;
; 0.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.752      ;
; 0.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.753      ;
; 0.482 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.754      ;
; 0.482 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.754      ;
; 0.483 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.755      ;
; 0.483 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.756      ;
; 0.483 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.755      ;
; 0.483 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.755      ;
; 0.483 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.755      ;
; 0.484 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.757      ;
; 0.484 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.756      ;
; 0.484 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.756      ;
; 0.485 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.486 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.759      ;
; 0.486 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.759      ;
; 0.486 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.759      ;
; 0.486 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.759      ;
; 0.487 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.760      ;
; 0.488 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.761      ;
; 0.488 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.761      ;
; 0.488 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.761      ;
; 0.488 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.761      ;
; 0.488 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.760      ;
; 0.489 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.762      ;
; 0.495 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.767      ;
; 0.496 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.769      ;
; 0.498 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.771      ;
; 0.500 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a18~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.356      ; 1.086      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.594 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.774      ; 2.202      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.885      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.882      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.876      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.877      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.876      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.877      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.876      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.867      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.867      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.867      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.878      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.878      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.877      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.877      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.876      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.876      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.876      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.877      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.877      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.876      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.867      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.867      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.867      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.867      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.867      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.867      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.878      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.878      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.878      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.878      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.876      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.876      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.877      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.877      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.877      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.877      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.878      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.878      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.878      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.878      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.878      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.878      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.882      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.882      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.866      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.866      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.878      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.878      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.866      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.882      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.882      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.882      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.882      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.882      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.882      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.882      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.882      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.882      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.882      ;
; 94.058 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.882      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.881      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.879      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.879      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.879      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.879      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.879      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.873      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.873      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.868      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.873      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.868      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.877      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.877      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.876      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.866      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.866      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.871      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.871      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.872      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.872      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.875      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.871      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.876      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.875      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.873      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.873      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.873      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.873      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.868      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.868      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.873      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.873      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.868      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.868      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.877      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.877      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.876      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.876      ;
; 94.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.876      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.083 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.356      ;
; 1.083 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.356      ;
; 1.083 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.356      ;
; 1.083 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.356      ;
; 1.083 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.356      ;
; 1.083 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.356      ;
; 1.083 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.356      ;
; 1.083 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.356      ;
; 1.083 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.356      ;
; 1.083 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.356      ;
; 1.264 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.537      ;
; 1.264 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.537      ;
; 1.415 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.687      ;
; 1.415 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.687      ;
; 1.415 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.687      ;
; 1.415 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.687      ;
; 1.415 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.687      ;
; 1.415 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.687      ;
; 1.415 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.687      ;
; 1.415 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.687      ;
; 1.415 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.687      ;
; 1.415 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.687      ;
; 1.415 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.687      ;
; 1.415 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.687      ;
; 1.415 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.687      ;
; 1.415 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.687      ;
; 1.415 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.687      ;
; 1.595 ; sld_hub:auto_hub|virtual_ir_scan_reg                                           ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.866      ;
; 1.673 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.943      ;
; 1.673 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.943      ;
; 1.673 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.943      ;
; 1.673 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.943      ;
; 1.746 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.016      ;
; 1.746 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.016      ;
; 1.746 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.016      ;
; 1.746 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.016      ;
; 1.746 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.016      ;
; 1.746 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.016      ;
; 1.746 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.016      ;
; 1.746 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.016      ;
; 1.994 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.267      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.278      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 5.279      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.278      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 5.279      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 5.279      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.278      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 5.279      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 5.275      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.278      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 5.275      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 5.275      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 5.278      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 5.275      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 5.275      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 5.275      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 5.275      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 5.275      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 5.275      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 5.275      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 5.275      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 5.275      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 5.275      ;
; 5.004 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 5.275      ;
; 5.005 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 5.274      ;
; 5.005 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 5.274      ;
; 5.005 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 5.274      ;
; 5.005 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 5.274      ;
; 5.005 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 5.274      ;
; 5.005 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 5.274      ;
; 5.005 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 5.274      ;
; 5.005 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 5.274      ;
; 5.016 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 5.269      ;
; 5.016 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 5.269      ;
; 5.016 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 5.269      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 5.285      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 5.280      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 5.281      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 5.280      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 5.281      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 5.280      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.271      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.271      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.271      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 5.270      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 5.270      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 5.275      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 5.275      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 5.276      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 5.276      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 5.275      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 5.282      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 5.282      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 5.281      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 5.281      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 5.280      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 5.280      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 5.280      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 5.281      ;
; 5.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 5.281      ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.249 ; 49.479       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a26~portb_address_reg0                                                        ;
; 49.249 ; 49.479       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a2~portb_address_reg0                                                         ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a20~portb_address_reg0                                                        ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a22~portb_address_reg0                                                        ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a24~portb_address_reg0                                                        ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a10~portb_address_reg0                                                        ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a12~portb_address_reg0                                                        ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a14~portb_address_reg0                                                        ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a16~portb_address_reg0                                                        ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a18~portb_address_reg0                                                        ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a6~portb_address_reg0                                                         ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                              ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                              ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                              ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                              ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                              ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                       ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                       ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                       ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                       ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                        ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                         ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                         ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                  ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                   ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                   ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ;
; 49.386 ; 49.570       ; 0.184          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ;
+--------+--------------+----------------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.446 ; 2.635  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 9.226 ; 10.053 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.667  ; 0.442  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.709 ; -3.508 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.206 ; 15.331 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.812 ; 12.912 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.971 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.182 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.607 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.498 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.289 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.971 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.650      ; 1.686      ;
; 48.971 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.650      ; 1.686      ;
; 48.977 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.651      ; 1.681      ;
; 49.011 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.654      ; 1.650      ;
; 49.031 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.651      ; 1.627      ;
; 49.056 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.650      ; 1.601      ;
; 49.161 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.652      ; 1.498      ;
; 49.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.650      ; 1.475      ;
; 49.211 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.654      ; 1.450      ;
; 49.216 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.650      ; 1.441      ;
; 49.261 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.652      ; 1.398      ;
; 49.329 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.652      ; 1.330      ;
; 49.374 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.651      ; 1.284      ;
; 49.429 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.655      ; 1.233      ;
; 49.437 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.652      ; 1.222      ;
; 49.464 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.651      ; 1.194      ;
; 49.511 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.651      ; 1.147      ;
; 49.525 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.649      ; 1.131      ;
; 49.533 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.652      ; 1.126      ;
; 49.645 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.654      ; 1.016      ;
; 49.665 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.651      ; 0.993      ;
; 49.967 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.650      ; 0.690      ;
; 97.166 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.794      ;
; 97.170 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.790      ;
; 97.173 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.790      ;
; 97.187 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.773      ;
; 97.187 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.773      ;
; 97.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.772      ;
; 97.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.769      ;
; 97.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.769      ;
; 97.194 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.769      ;
; 97.194 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.769      ;
; 97.203 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.757      ;
; 97.207 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.753      ;
; 97.210 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.753      ;
; 97.212 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.751      ;
; 97.212 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.751      ;
; 97.228 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.737      ;
; 97.228 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.735      ;
; 97.249 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.716      ;
; 97.249 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.716      ;
; 97.265 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.700      ;
; 97.362 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.598      ;
; 97.366 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.594      ;
; 97.369 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.594      ;
; 97.387 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.576      ;
; 97.395 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.570      ;
; 97.395 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.563      ;
; 97.398 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.567      ;
; 97.399 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.559      ;
; 97.402 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.559      ;
; 97.414 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.535      ;
; 97.416 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.549      ;
; 97.416 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.549      ;
; 97.419 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.546      ;
; 97.419 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.546      ;
; 97.420 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.541      ;
; 97.424 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.541      ;
; 97.432 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.533      ;
; 97.435 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.530      ;
; 97.435 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.514      ;
; 97.435 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.514      ;
; 97.451 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.498      ;
; 97.457 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.506      ;
; 97.457 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.501      ;
; 97.461 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.497      ;
; 97.464 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.497      ;
; 97.481 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.478      ;
; 97.482 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.479      ;
; 97.485 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.474      ;
; 97.488 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.474      ;
; 97.496 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.462      ;
; 97.500 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.458      ;
; 97.503 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.458      ;
; 97.506 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.456      ;
; 97.519 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.444      ;
; 97.521 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.440      ;
; 97.543 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.421      ;
; 97.558 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.405      ;
; 97.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.384      ;
; 97.565 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.384      ;
; 97.576 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.377      ;
; 97.586 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.363      ;
; 97.586 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.363      ;
; 97.586 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.363      ;
; 97.586 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.363      ;
; 97.591 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.374      ;
; 97.594 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.371      ;
; 97.597 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.356      ;
; 97.597 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.356      ;
; 97.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.347      ;
; 97.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.347      ;
; 97.610 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.339      ;
; 97.613 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.340      ;
; 97.624 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.339      ;
; 97.627 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.336      ;
; 97.639 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.314      ;
; 97.640 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.313      ;
; 97.643 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.304      ;
; 97.660 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.293      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.182 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
; 0.195 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
; 0.196 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.320      ;
; 0.197 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.197 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.197 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.197 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.197 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.197 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.197 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.197 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.197 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a18~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.487      ;
; 0.198 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.322      ;
; 0.198 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.322      ;
; 0.198 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.322      ;
; 0.199 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.323      ;
; 0.199 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.323      ;
; 0.200 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.324      ;
; 0.200 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.324      ;
; 0.200 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.324      ;
; 0.200 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.324      ;
; 0.201 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a18~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.491      ;
; 0.202 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a18~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.493      ;
; 0.204 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.328      ;
; 0.204 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a16~portb_address_reg0                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.189      ; 0.497      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.607 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.652      ; 1.052      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.029      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.025      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.024      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.026      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.024      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.024      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.024      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.020      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.024      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.020      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.020      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.010      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.010      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.015      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.015      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.016      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.016      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.015      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.022      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.022      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.020      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.020      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.020      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.020      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.010      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.010      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.010      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.010      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.015      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.015      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.015      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.010      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.010      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.016      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.016      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.016      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.016      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.016      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.016      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.015      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.022      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.022      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.022      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.022      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.020      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.024      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.020      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.024      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.024      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.024      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.024      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.024      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.020      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.025      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.020      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.025      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.020      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.025      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.020      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.025      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.020      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.025      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.020      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.025      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.020      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.025      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.025      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.025      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.025      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.025      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.025      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.026      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.026      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.021      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.026      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.026      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.026      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.026      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.026      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.026      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.026      ;
; 96.937 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.026      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.498 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.622      ;
; 0.498 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.622      ;
; 0.498 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.622      ;
; 0.498 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.622      ;
; 0.498 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.622      ;
; 0.498 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.622      ;
; 0.498 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.622      ;
; 0.498 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.622      ;
; 0.498 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.622      ;
; 0.498 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.622      ;
; 0.581 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.705      ;
; 0.581 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.705      ;
; 0.652 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.775      ;
; 0.652 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.775      ;
; 0.652 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.775      ;
; 0.652 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.775      ;
; 0.652 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.775      ;
; 0.652 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.775      ;
; 0.652 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.775      ;
; 0.652 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.775      ;
; 0.652 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.775      ;
; 0.652 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.775      ;
; 0.652 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.775      ;
; 0.652 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.775      ;
; 0.652 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.775      ;
; 0.652 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.775      ;
; 0.652 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.775      ;
; 0.740 ; sld_hub:auto_hub|virtual_ir_scan_reg                                           ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.862      ;
; 0.789 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.911      ;
; 0.789 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.911      ;
; 0.789 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.911      ;
; 0.789 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.911      ;
; 0.813 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.935      ;
; 0.813 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.935      ;
; 0.813 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.935      ;
; 0.813 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.935      ;
; 0.813 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.935      ;
; 0.813 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.935      ;
; 0.813 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.935      ;
; 0.813 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.935      ;
; 0.945 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.069      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.723      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.723      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.723      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.723      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.719      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.719      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.719      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.719      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.719      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.719      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.719      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.719      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.719      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.719      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.718      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.719      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.719      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.718      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.719      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.718      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.719      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.718      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.718      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.718      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.718      ;
; 2.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.718      ;
; 2.597 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.723      ;
; 2.597 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.723      ;
; 2.597 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.723      ;
; 2.597 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.723      ;
; 2.597 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.723      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.727      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.722      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.721      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.723      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.721      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.721      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.721      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 2.717      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.721      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.715      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.715      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.715      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 2.718      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 2.717      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 2.718      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 2.717      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.709      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.709      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.709      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 2.719      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 2.719      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 2.718      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 2.717      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 2.719      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 2.718      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 2.719      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 2.717      ;
; 2.602 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.715      ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.289 ; 49.505       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ;
; 49.293 ; 49.523       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a14~portb_address_reg0                                                        ;
; 49.294 ; 49.524       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a10~portb_address_reg0                                                        ;
; 49.294 ; 49.524       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a12~portb_address_reg0                                                        ;
; 49.294 ; 49.524       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a16~portb_address_reg0                                                        ;
; 49.294 ; 49.524       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a18~portb_address_reg0                                                        ;
; 49.294 ; 49.524       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a20~portb_address_reg0                                                        ;
; 49.294 ; 49.524       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a22~portb_address_reg0                                                        ;
; 49.294 ; 49.524       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a26~portb_address_reg0                                                        ;
; 49.294 ; 49.524       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a2~portb_address_reg0                                                         ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a24~portb_address_reg0                                                        ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a6~portb_address_reg0                                                         ;
; 49.296 ; 49.526       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                         ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                         ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                         ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                   ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                   ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                              ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.800 ; 1.237 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.922 ; 4.280 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.587  ; 0.204  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.047 ; -1.395 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.728 ; 7.960 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.494 ; 6.734 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 46.707 ; 0.182 ; 48.337   ; 0.498   ; 49.249              ;
;  altera_reserved_tck ; 46.707 ; 0.182 ; 48.337   ; 0.498   ; 49.249              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.446 ; 2.635  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 9.592 ; 10.194 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.867  ; 0.765  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.047 ; -1.395 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.367 ; 16.285 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.494 ; 6.734 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+--------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                  ; I/O Standard       ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+----------------------+--------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Ddr2_A[0]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[1]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[2]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[3]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[4]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[5]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[6]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[7]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[8]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[9]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[10]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[11]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[12]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[13]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Ba[0]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Ba[1]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Ba[2]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Cas_N           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Cke             ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Cs_N            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Odt             ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Ras_N           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_We_N            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Eth_Txc              ; 1.8 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_TxCtl            ; 1.8 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Txd[0]           ; 1.8 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Txd[1]           ; 1.8 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Txd[2]           ; 1.8 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Txd[3]           ; 1.8 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Mdc              ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Rst_N            ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Flash_Cclk           ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Flash_Cs_N           ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Flash_Di             ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led_N[0]             ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led_N[1]             ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led_N[2]             ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Sclk             ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Csn              ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Din              ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DAC_Sclk             ; 2.5 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DAC_Csn              ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DAC_Sdi              ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Reset_out_Mdpx       ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; Clk_out_Mdpx         ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; Data_out_Mdpx        ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; En_out_Mdpx          ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; Shutter_out_Mdpx     ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; Cont_sel_out_Mdpx    ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; MtxClr_out_Mdpx      ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; TPSWT_out_Mdpx       ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; altera_reserved_tdo  ; 3.3-V LVTTL        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ddr2_Clk_P           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Clk_N           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dm[0]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dm[1]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[0]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[1]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[2]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[3]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[4]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[5]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[6]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[7]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[8]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[9]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[10]          ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[11]          ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[12]          ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[13]          ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[14]          ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[15]          ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dqs[0]          ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dqs[1]          ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Eth_Mdio             ; 1.8 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I2C_SCL              ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I2C_SDA              ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Reset_out_Mdpx(n)    ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; Clk_out_Mdpx(n)      ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; Data_out_Mdpx(n)     ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; En_out_Mdpx(n)       ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; Shutter_out_Mdpx(n)  ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; Cont_sel_out_Mdpx(n) ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; MtxClr_out_Mdpx(n)   ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; TPSWT_out_Mdpx(n)    ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
+----------------------+--------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+------------------------------------------------------------------------------+
; Input Transition Times                                                       ;
+---------------------+--------------------+-----------------+-----------------+
; Pin                 ; I/O Standard       ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------------+-----------------+-----------------+
; Clk125              ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; Eth_Rxc             ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; Eth_RxCtl           ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; Eth_Rxd[0]          ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; Eth_Rxd[1]          ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; Eth_Rxd[2]          ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; Eth_Rxd[3]          ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; Flash_Do            ; 3.3-V LVCMOS       ; 2640 ps         ; 2640 ps         ;
; ADC_Dout            ; 3.3-V LVCMOS       ; 2640 ps         ; 2640 ps         ;
; Clk_in_Mdpx         ; LVDS               ; 2000 ps         ; 2000 ps         ;
; En_in_Mdpx          ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[0]     ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[1]     ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[2]     ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[3]     ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[4]     ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[5]     ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[6]     ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[7]     ; LVDS               ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL        ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL        ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL        ; 2640 ps         ; 2640 ps         ;
; Clk25               ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; Ddr2_Clk_P          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Clk_N          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dm[0]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dm[1]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[0]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[1]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[2]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[3]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[4]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[5]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[6]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[7]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[8]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[9]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[10]         ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[11]         ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[12]         ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[13]         ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[14]         ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[15]         ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dqs[0]         ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dqs[1]         ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Eth_Mdio            ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; I2C_SCL             ; 3.3-V LVCMOS       ; 2640 ps         ; 2640 ps         ;
; I2C_SDA             ; 3.3-V LVCMOS       ; 2640 ps         ; 2640 ps         ;
; Clk_in_Mdpx(n)      ; LVDS               ; 2000 ps         ; 2000 ps         ;
; En_in_Mdpx(n)       ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[0](n)  ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[1](n)  ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[2](n)  ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[3](n)  ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[4](n)  ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[5](n)  ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[6](n)  ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[7](n)  ; LVDS               ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard       ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Ddr2_A[0]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[1]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[2]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[3]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[4]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[5]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[6]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[7]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[8]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[9]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[10]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[11]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[12]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[13]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[0]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[1]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[2]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cas_N           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cke             ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cs_N            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Odt             ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ras_N           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_We_N            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txc              ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.99e-09 V                   ; 1.67 V              ; -0.00717 V          ; 0.022 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.99e-09 V                  ; 1.67 V             ; -0.00717 V         ; 0.022 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; Eth_TxCtl            ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.99e-09 V                   ; 1.67 V              ; -0.00717 V          ; 0.022 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.99e-09 V                  ; 1.67 V             ; -0.00717 V         ; 0.022 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[0]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.99e-09 V                   ; 1.67 V              ; -0.00717 V          ; 0.022 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.99e-09 V                  ; 1.67 V             ; -0.00717 V         ; 0.022 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[1]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.99e-09 V                   ; 1.67 V              ; -0.00717 V          ; 0.022 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.99e-09 V                  ; 1.67 V             ; -0.00717 V         ; 0.022 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[2]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.99e-09 V                   ; 1.67 V              ; -0.00717 V          ; 0.022 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.99e-09 V                  ; 1.67 V             ; -0.00717 V         ; 0.022 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[3]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.99e-09 V                   ; 1.67 V              ; -0.00717 V          ; 0.022 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.99e-09 V                  ; 1.67 V             ; -0.00717 V         ; 0.022 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Mdc              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Rst_N            ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; Flash_Cclk           ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; Flash_Cs_N           ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; Flash_Di             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; Led_N[0]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Led_N[1]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Led_N[2]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ADC_Sclk             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ADC_Csn              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ADC_Din              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; DAC_Sclk             ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_Csn              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; DAC_Sdi              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Reset_out_Mdpx       ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; Clk_out_Mdpx         ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; Data_out_Mdpx        ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; En_out_Mdpx          ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; Shutter_out_Mdpx     ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; Cont_sel_out_Mdpx    ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; MtxClr_out_Mdpx      ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; TPSWT_out_Mdpx       ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; altera_reserved_tdo  ; 3.3-V LVTTL        ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; Ddr2_Clk_P           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Clk_N           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dm[0]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dm[1]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[0]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[1]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[2]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[3]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[4]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[5]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[6]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[7]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[8]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[9]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[10]          ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[11]          ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[12]          ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[13]          ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[14]          ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[15]          ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dqs[0]          ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dqs[1]          ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Mdio             ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.99e-09 V                   ; 1.67 V              ; -0.00717 V          ; 0.022 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.99e-09 V                  ; 1.67 V             ; -0.00717 V         ; 0.022 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCL              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; I2C_SDA              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Reset_out_Mdpx(n)    ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; Clk_out_Mdpx(n)      ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; Data_out_Mdpx(n)     ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; En_out_Mdpx(n)       ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; Shutter_out_Mdpx(n)  ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; Cont_sel_out_Mdpx(n) ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; MtxClr_out_Mdpx(n)   ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; TPSWT_out_Mdpx(n)    ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard       ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Ddr2_A[0]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[1]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[2]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[3]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[4]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[5]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[6]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[7]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[8]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[9]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[10]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[11]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[12]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[13]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[0]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[1]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[2]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cas_N           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cke             ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cs_N            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Odt             ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ras_N           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_We_N            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txc              ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.81e-07 V                   ; 1.66 V              ; -0.00495 V          ; 0.012 V                              ; 0.01 V                               ; 5.42e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.81e-07 V                  ; 1.66 V             ; -0.00495 V         ; 0.012 V                             ; 0.01 V                              ; 5.42e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; Eth_TxCtl            ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.81e-07 V                   ; 1.66 V              ; -0.00495 V          ; 0.012 V                              ; 0.01 V                               ; 5.42e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.81e-07 V                  ; 1.66 V             ; -0.00495 V         ; 0.012 V                             ; 0.01 V                              ; 5.42e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[0]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.81e-07 V                   ; 1.66 V              ; -0.00495 V          ; 0.012 V                              ; 0.01 V                               ; 5.42e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.81e-07 V                  ; 1.66 V             ; -0.00495 V         ; 0.012 V                             ; 0.01 V                              ; 5.42e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[1]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.81e-07 V                   ; 1.66 V              ; -0.00495 V          ; 0.012 V                              ; 0.01 V                               ; 5.42e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.81e-07 V                  ; 1.66 V             ; -0.00495 V         ; 0.012 V                             ; 0.01 V                              ; 5.42e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[2]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.81e-07 V                   ; 1.66 V              ; -0.00495 V          ; 0.012 V                              ; 0.01 V                               ; 5.42e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.81e-07 V                  ; 1.66 V             ; -0.00495 V         ; 0.012 V                             ; 0.01 V                              ; 5.42e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[3]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.81e-07 V                   ; 1.66 V              ; -0.00495 V          ; 0.012 V                              ; 0.01 V                               ; 5.42e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.81e-07 V                  ; 1.66 V             ; -0.00495 V         ; 0.012 V                             ; 0.01 V                              ; 5.42e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Mdc              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Rst_N            ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; Flash_Cclk           ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.165 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.165 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; Flash_Cs_N           ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; Flash_Di             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; Led_N[0]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Led_N[1]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Led_N[2]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ADC_Sclk             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ADC_Csn              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ADC_Din              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DAC_Sclk             ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_Csn              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DAC_Sdi              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Reset_out_Mdpx       ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Clk_out_Mdpx         ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Data_out_Mdpx        ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; En_out_Mdpx          ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Shutter_out_Mdpx     ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Cont_sel_out_Mdpx    ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; MtxClr_out_Mdpx      ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TPSWT_out_Mdpx       ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo  ; 3.3-V LVTTL        ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; Ddr2_Clk_P           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Clk_N           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dm[0]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dm[1]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[0]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[1]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[2]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[3]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[4]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[5]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[6]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[7]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[8]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[9]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[10]          ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[11]          ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[12]          ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[13]          ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[14]          ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[15]          ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dqs[0]          ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dqs[1]          ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Mdio             ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.81e-07 V                   ; 1.66 V              ; -0.00495 V          ; 0.012 V                              ; 0.01 V                               ; 5.42e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.81e-07 V                  ; 1.66 V             ; -0.00495 V         ; 0.012 V                             ; 0.01 V                              ; 5.42e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCL              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; I2C_SDA              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Reset_out_Mdpx(n)    ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Clk_out_Mdpx(n)      ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Data_out_Mdpx(n)     ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; En_out_Mdpx(n)       ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Shutter_out_Mdpx(n)  ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Cont_sel_out_Mdpx(n) ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; MtxClr_out_Mdpx(n)   ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TPSWT_out_Mdpx(n)    ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard       ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Ddr2_A[0]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[1]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[2]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[3]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[4]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[5]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[6]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[7]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[8]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[9]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[10]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[11]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[12]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[13]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[0]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[1]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[2]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cas_N           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cke             ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cs_N            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Odt             ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ras_N           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_We_N            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txc              ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.6e-08 V                    ; 1.94 V              ; -0.0698 V           ; 0.096 V                              ; 0.107 V                              ; 2.61e-10 s                  ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.6e-08 V                   ; 1.94 V             ; -0.0698 V          ; 0.096 V                             ; 0.107 V                             ; 2.61e-10 s                 ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; Eth_TxCtl            ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.6e-08 V                    ; 1.94 V              ; -0.0698 V           ; 0.096 V                              ; 0.107 V                              ; 2.61e-10 s                  ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.6e-08 V                   ; 1.94 V             ; -0.0698 V          ; 0.096 V                             ; 0.107 V                             ; 2.61e-10 s                 ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[0]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.6e-08 V                    ; 1.94 V              ; -0.0698 V           ; 0.096 V                              ; 0.107 V                              ; 2.61e-10 s                  ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.6e-08 V                   ; 1.94 V             ; -0.0698 V          ; 0.096 V                             ; 0.107 V                             ; 2.61e-10 s                 ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[1]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.6e-08 V                    ; 1.94 V              ; -0.0698 V           ; 0.096 V                              ; 0.107 V                              ; 2.61e-10 s                  ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.6e-08 V                   ; 1.94 V             ; -0.0698 V          ; 0.096 V                             ; 0.107 V                             ; 2.61e-10 s                 ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[2]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.6e-08 V                    ; 1.94 V              ; -0.0698 V           ; 0.096 V                              ; 0.107 V                              ; 2.61e-10 s                  ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.6e-08 V                   ; 1.94 V             ; -0.0698 V          ; 0.096 V                             ; 0.107 V                             ; 2.61e-10 s                 ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[3]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.6e-08 V                    ; 1.94 V              ; -0.0698 V           ; 0.096 V                              ; 0.107 V                              ; 2.61e-10 s                  ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.6e-08 V                   ; 1.94 V             ; -0.0698 V          ; 0.096 V                             ; 0.107 V                             ; 2.61e-10 s                 ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Mdc              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; Eth_Rst_N            ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; Flash_Cclk           ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.257 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.257 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; Flash_Cs_N           ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; Flash_Di             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; Led_N[0]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Led_N[1]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Led_N[2]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ADC_Sclk             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ADC_Csn              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ADC_Din              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DAC_Sclk             ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_Csn              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DAC_Sdi              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Reset_out_Mdpx       ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Clk_out_Mdpx         ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Data_out_Mdpx        ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; En_out_Mdpx          ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Shutter_out_Mdpx     ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Cont_sel_out_Mdpx    ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; MtxClr_out_Mdpx      ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TPSWT_out_Mdpx       ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo  ; 3.3-V LVTTL        ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; Ddr2_Clk_P           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Clk_N           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dm[0]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dm[1]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[0]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[1]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[2]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[3]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[4]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[5]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[6]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[7]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[8]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[9]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[10]          ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[11]          ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[12]          ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[13]          ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[14]          ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[15]          ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dqs[0]          ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dqs[1]          ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Mdio             ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.6e-08 V                    ; 1.94 V              ; -0.0698 V           ; 0.096 V                              ; 0.107 V                              ; 2.61e-10 s                  ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.6e-08 V                   ; 1.94 V             ; -0.0698 V          ; 0.096 V                             ; 0.107 V                             ; 2.61e-10 s                 ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCL              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; I2C_SDA              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Reset_out_Mdpx(n)    ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Clk_out_Mdpx(n)      ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Data_out_Mdpx(n)     ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; En_out_Mdpx(n)       ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Shutter_out_Mdpx(n)  ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Cont_sel_out_Mdpx(n) ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; MtxClr_out_Mdpx(n)   ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TPSWT_out_Mdpx(n)    ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2782     ; 0        ; 35       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2782     ; 0        ; 35       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 226      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 226      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Sep 03 13:48:03 2014
Info: Command: quartus_sta Medipix_prj -c Medipix_prj
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use up to 4 processors
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning: Synopsys Design Constraints File file not found: 'Medipix_prj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning: Node: Clk25 was determined to be a clock but was found without an associated clock assignment.
Warning: PLL cross checking found inconsistent PLL clock settings:
    Warning: Node: u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
    Warning: Node: u_cpu_pll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 46.707
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    46.707         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.445
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.445         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 48.337
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    48.337         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 1.177
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.177         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 49.415
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.415         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: Clk25 was determined to be a clock but was found without an associated clock assignment.
Warning: PLL cross checking found inconsistent PLL clock settings:
    Warning: Node: u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
    Warning: Node: u_cpu_pll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Worst-case setup slack is 47.081
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    47.081         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.395
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.395         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 48.594
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    48.594         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 1.083
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.083         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 49.249
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.249         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: Clk25 was determined to be a clock but was found without an associated clock assignment.
Warning: PLL cross checking found inconsistent PLL clock settings:
    Warning: Node: u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
    Warning: Node: u_cpu_pll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Worst-case setup slack is 48.971
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    48.971         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.182
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.182         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 49.607
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.607         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.498
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.498         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 49.289
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.289         0.000 altera_reserved_tck 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 419 megabytes
    Info: Processing ended: Wed Sep 03 13:48:06 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


