<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|rx_cmd_fifo|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|rx_cmd_fifo|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|rx_cmd_fifo|auto_generated|ws_dgrp|dffpipe8</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|rx_cmd_fifo|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|rx_cmd_fifo|auto_generated|rs_dgwp|dffpipe5</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|rx_cmd_fifo|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|rx_cmd_fifo|auto_generated|fifo_ram</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|rx_cmd_fifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|rx_cmd_fifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|rx_cmd_fifo|auto_generated</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|tx_cmd_fifo|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|tx_cmd_fifo|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|tx_cmd_fifo|auto_generated|ws_dgrp|dffpipe9</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|tx_cmd_fifo|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|tx_cmd_fifo|auto_generated|ws_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|tx_cmd_fifo|auto_generated|ws_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|tx_cmd_fifo|auto_generated|rs_dgwp|dffpipe6</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|tx_cmd_fifo|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|tx_cmd_fifo|auto_generated|fifo_ram</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|tx_cmd_fifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|tx_cmd_fifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|tx_cmd_fifo|auto_generated|ws_dgrp_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|tx_cmd_fifo|auto_generated|wrptr_g_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst|tx_cmd_fifo|auto_generated</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_flash_ext_inst</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|max_events|inst_ln11_bussynchroniser6</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|max_events|inst_ln11_bussynchroniser5</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|max_events|inst_ln11_bussynchroniser4</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|max_events|inst_ln11_bussynchroniser3</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|max_events|inst_ln11_bussynchroniser2</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|max_events|inst_ln11_bussynchroniser1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|max_events|inst_ln11_bussynchroniser</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|max_events|inst_ln92_maxevents</TD>
<TD >156</TD>
<TD >50</TD>
<TD >0</TD>
<TD >50</TD>
<TD >98</TD>
<TD >50</TD>
<TD >50</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|max_events</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|reconfig_triger_strobe</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level|cpld_io_ext_inst</TD>
<TD >222</TD>
<TD >199</TD>
<TD >40</TD>
<TD >199</TD>
<TD >81</TD>
<TD >199</TD>
<TD >199</TD>
<TD >199</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >max4_cpld_top_level</TD>
<TD >231</TD>
<TD >83</TD>
<TD >0</TD>
<TD >83</TD>
<TD >227</TD>
<TD >83</TD>
<TD >83</TD>
<TD >83</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5|bundle</TD>
<TD >923</TD>
<TD >210</TD>
<TD >60</TD>
<TD >210</TD>
<TD >1100</TD>
<TD >210</TD>
<TD >210</TD>
<TD >210</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5|pif[9].pif_arb</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5|pif[8].pif_arb</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5|pif[7].pif_arb</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5|pif[6].pif_arb</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5|pif[5].pif_arb</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5|pif[4].pif_arb</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5|pif[3].pif_arb</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5|pif[2].pif_arb</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5|pif[1].pif_arb</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5|pif[0].pif_arb</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5|lif[0].logical_if|pif_tbus_mux</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5|lif[0].logical_if|lif_csr|l2paddr</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5|lif[0].logical_if|lif_csr|l2pch</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5|lif[0].logical_if|lif_csr</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5|lif[0].logical_if</TD>
<TD >450</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >495</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic|s5</TD>
<TD >503</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >766</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|basic</TD>
<TD >503</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >767</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|cal_seq</TD>
<TD >13</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >14</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|altera_wait_generate_inst|rst_sync</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|altera_wait_generate_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_ram_inst|altsyncram_component|auto_generated</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_ram_inst</TD>
<TD >96</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >64</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|irq_mapper</TD>
<TD >3</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >32</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|rsp_xbar_mux_001</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|rsp_xbar_mux|arb|adder</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|rsp_xbar_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|rsp_xbar_mux</TD>
<TD >185</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >93</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|rsp_xbar_demux_001</TD>
<TD >94</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >92</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|rsp_xbar_demux</TD>
<TD >95</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >183</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|cmd_xbar_mux_001</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|cmd_xbar_mux|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|cmd_xbar_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|cmd_xbar_mux</TD>
<TD >185</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >93</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|cmd_xbar_demux_001</TD>
<TD >94</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >92</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|cmd_xbar_demux</TD>
<TD >95</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >183</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|id_router_001|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|id_router_001</TD>
<TD >92</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|id_router|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|id_router</TD>
<TD >92</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|addr_router_001|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|addr_router_001</TD>
<TD >92</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >92</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|addr_router|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|addr_router</TD>
<TD >92</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|reconfig_ctrl_ctrl_translator_avalon_universal_slave_0_agent_rsp_fifo</TD>
<TD >132</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >91</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|reconfig_ctrl_ctrl_translator_avalon_universal_slave_0_agent|uncompressor</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|reconfig_ctrl_ctrl_translator_avalon_universal_slave_0_agent</TD>
<TD >258</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >274</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|reconfig_mem_mem_translator_avalon_universal_slave_0_agent_rsp_fifo</TD>
<TD >132</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >91</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|reconfig_mem_mem_translator_avalon_universal_slave_0_agent|uncompressor</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|reconfig_mem_mem_translator_avalon_universal_slave_0_agent</TD>
<TD >258</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >274</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|reconfig_cpu_instruction_master_translator_avalon_universal_master_0_agent</TD>
<TD >152</TD>
<TD >34</TD>
<TD >59</TD>
<TD >34</TD>
<TD >124</TD>
<TD >34</TD>
<TD >34</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|reconfig_cpu_data_master_translator_avalon_universal_master_0_agent</TD>
<TD >152</TD>
<TD >34</TD>
<TD >59</TD>
<TD >34</TD>
<TD >124</TD>
<TD >34</TD>
<TD >34</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|reconfig_ctrl_ctrl_translator</TD>
<TD >98</TD>
<TD >6</TD>
<TD >9</TD>
<TD >6</TD>
<TD >73</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|reconfig_mem_mem_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >4</TD>
<TD >7</TD>
<TD >82</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|reconfig_cpu_instruction_master_translator</TD>
<TD >97</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >90</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0|reconfig_cpu_data_master_translator</TD>
<TD >99</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >90</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|mm_interconnect_0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >153</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b|the_altsyncram|auto_generated</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a|the_altsyncram|auto_generated</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|reconfig_cpu|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|reconfig_cpu|the_alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench</TD>
<TD >256</TD>
<TD >3</TD>
<TD >222</TD>
<TD >3</TD>
<TD >33</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst|reconfig_cpu</TD>
<TD >100</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc|alt_xcvr_reconfig_cpu_inst</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >88</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|soc.sc_soc</TD>
<TD >148</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >90</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|direct.sc_direct|mutex_inst</TD>
<TD >74</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|direct.sc_direct</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|arbiter</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst|inst_reconfig_reset_sync</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst|pcie_reconfig_sv_inst</TD>
<TD >521</TD>
<TD >18</TD>
<TD >0</TD>
<TD >18</TD>
<TD >734</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_inst</TD>
<TD >503</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >734</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i|inst_ln13_tranceiverreconfigext_v13_1</TD>
<TD >462</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >701</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|pcie_xcvr_reconfig_i</TD>
<TD >462</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >701</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_altclkctrl_i|MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh_component</TD>
<TD >5</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_altclkctrl_i</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[8].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[8].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[8].sv_xcvr_avmm_csr_inst</TD>
<TD >50</TD>
<TD >23</TD>
<TD >11</TD>
<TD >23</TD>
<TD >35</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[8].sv_reconfig_bundle_to_xcvr_inst</TD>
<TD >110</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >94</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[7].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[7].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[7].sv_xcvr_avmm_csr_inst</TD>
<TD >50</TD>
<TD >23</TD>
<TD >11</TD>
<TD >23</TD>
<TD >35</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[7].sv_reconfig_bundle_to_xcvr_inst</TD>
<TD >110</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >94</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].sv_xcvr_avmm_csr_inst</TD>
<TD >50</TD>
<TD >23</TD>
<TD >11</TD>
<TD >23</TD>
<TD >35</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].sv_reconfig_bundle_to_xcvr_inst</TD>
<TD >110</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >94</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[5].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[5].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[5].sv_xcvr_avmm_csr_inst</TD>
<TD >50</TD>
<TD >23</TD>
<TD >11</TD>
<TD >23</TD>
<TD >35</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[5].sv_reconfig_bundle_to_xcvr_inst</TD>
<TD >110</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >94</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[4].sv_reconfig_bundle_to_xcvr_inst</TD>
<TD >110</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >94</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].sv_xcvr_avmm_csr_inst</TD>
<TD >50</TD>
<TD >23</TD>
<TD >11</TD>
<TD >23</TD>
<TD >35</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].sv_reconfig_bundle_to_xcvr_inst</TD>
<TD >110</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >94</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[2].sv_xcvr_avmm_csr_inst</TD>
<TD >50</TD>
<TD >23</TD>
<TD >11</TD>
<TD >23</TD>
<TD >35</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[2].sv_reconfig_bundle_to_xcvr_inst</TD>
<TD >110</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >94</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[1].sv_xcvr_avmm_csr_inst</TD>
<TD >50</TD>
<TD >23</TD>
<TD >11</TD>
<TD >23</TD>
<TD >35</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[1].sv_reconfig_bundle_to_xcvr_inst</TD>
<TD >110</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >94</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >50</TD>
<TD >23</TD>
<TD >11</TD>
<TD >23</TD>
<TD >35</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].sv_reconfig_bundle_to_xcvr_inst</TD>
<TD >110</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >94</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm</TD>
<TD >5193</TD>
<TD >707</TD>
<TD >951</TD>
<TD >707</TD>
<TD >892</TD>
<TD >707</TD>
<TD >707</TD>
<TD >707</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_rx_pcs_pma_interface</TD>
<TD >139</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >174</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_rx_pld_pcs_interface</TD>
<TD >298</TD>
<TD >101</TD>
<TD >0</TD>
<TD >101</TD>
<TD >326</TD>
<TD >101</TD>
<TD >101</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_common_pld_pcs_interface</TD>
<TD >242</TD>
<TD >25</TD>
<TD >0</TD>
<TD >25</TD>
<TD >189</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs</TD>
<TD >174</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs</TD>
<TD >313</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >285</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_tx_pld_pcs_interface</TD>
<TD >282</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >219</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_tx_pcs_pma_interface</TD>
<TD >174</TD>
<TD >113</TD>
<TD >0</TD>
<TD >113</TD>
<TD >105</TD>
<TD >113</TD>
<TD >113</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen3</TD>
<TD >279</TD>
<TD >67</TD>
<TD >0</TD>
<TD >67</TD>
<TD >221</TD>
<TD >67</TD>
<TD >67</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_common_pcs_pma_interface</TD>
<TD >223</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen1_2</TD>
<TD >173</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch</TD>
<TD >697</TD>
<TD >99</TD>
<TD >5</TD>
<TD >99</TD>
<TD >909</TD>
<TD >99</TD>
<TD >99</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_rx_pcs_pma_interface</TD>
<TD >139</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >174</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_rx_pld_pcs_interface</TD>
<TD >298</TD>
<TD >101</TD>
<TD >0</TD>
<TD >101</TD>
<TD >326</TD>
<TD >101</TD>
<TD >101</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_common_pld_pcs_interface</TD>
<TD >242</TD>
<TD >25</TD>
<TD >0</TD>
<TD >25</TD>
<TD >189</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs</TD>
<TD >174</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs</TD>
<TD >313</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >285</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_tx_pld_pcs_interface</TD>
<TD >282</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >219</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_tx_pcs_pma_interface</TD>
<TD >174</TD>
<TD >113</TD>
<TD >0</TD>
<TD >113</TD>
<TD >105</TD>
<TD >113</TD>
<TD >113</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen3</TD>
<TD >279</TD>
<TD >67</TD>
<TD >0</TD>
<TD >67</TD>
<TD >221</TD>
<TD >67</TD>
<TD >67</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_common_pcs_pma_interface</TD>
<TD >223</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen1_2</TD>
<TD >173</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch</TD>
<TD >697</TD>
<TD >78</TD>
<TD >10</TD>
<TD >78</TD>
<TD >909</TD>
<TD >78</TD>
<TD >78</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_rx_pcs_pma_interface</TD>
<TD >139</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >174</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_rx_pld_pcs_interface</TD>
<TD >298</TD>
<TD >101</TD>
<TD >0</TD>
<TD >101</TD>
<TD >326</TD>
<TD >101</TD>
<TD >101</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_common_pld_pcs_interface</TD>
<TD >242</TD>
<TD >25</TD>
<TD >0</TD>
<TD >25</TD>
<TD >189</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs</TD>
<TD >174</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs</TD>
<TD >313</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >285</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_tx_pld_pcs_interface</TD>
<TD >282</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >219</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_tx_pcs_pma_interface</TD>
<TD >174</TD>
<TD >113</TD>
<TD >0</TD>
<TD >113</TD>
<TD >105</TD>
<TD >113</TD>
<TD >113</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen3</TD>
<TD >279</TD>
<TD >67</TD>
<TD >0</TD>
<TD >67</TD>
<TD >221</TD>
<TD >67</TD>
<TD >67</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_common_pcs_pma_interface</TD>
<TD >223</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen1_2</TD>
<TD >173</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch</TD>
<TD >697</TD>
<TD >78</TD>
<TD >10</TD>
<TD >78</TD>
<TD >909</TD>
<TD >78</TD>
<TD >78</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_rx_pcs_pma_interface</TD>
<TD >139</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >174</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_rx_pld_pcs_interface</TD>
<TD >298</TD>
<TD >101</TD>
<TD >0</TD>
<TD >101</TD>
<TD >326</TD>
<TD >101</TD>
<TD >101</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_common_pld_pcs_interface</TD>
<TD >242</TD>
<TD >25</TD>
<TD >0</TD>
<TD >25</TD>
<TD >189</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs</TD>
<TD >174</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs</TD>
<TD >313</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >285</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_tx_pld_pcs_interface</TD>
<TD >282</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >219</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_tx_pcs_pma_interface</TD>
<TD >174</TD>
<TD >113</TD>
<TD >0</TD>
<TD >113</TD>
<TD >105</TD>
<TD >113</TD>
<TD >113</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen3</TD>
<TD >279</TD>
<TD >67</TD>
<TD >0</TD>
<TD >67</TD>
<TD >221</TD>
<TD >67</TD>
<TD >67</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_common_pcs_pma_interface</TD>
<TD >223</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen1_2</TD>
<TD >173</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch</TD>
<TD >697</TD>
<TD >78</TD>
<TD >10</TD>
<TD >78</TD>
<TD >909</TD>
<TD >78</TD>
<TD >78</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_rx_pcs_pma_interface</TD>
<TD >139</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >174</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_rx_pld_pcs_interface</TD>
<TD >298</TD>
<TD >101</TD>
<TD >0</TD>
<TD >101</TD>
<TD >326</TD>
<TD >101</TD>
<TD >101</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_common_pld_pcs_interface</TD>
<TD >242</TD>
<TD >25</TD>
<TD >0</TD>
<TD >25</TD>
<TD >189</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs</TD>
<TD >174</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs</TD>
<TD >313</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >285</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_tx_pld_pcs_interface</TD>
<TD >282</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >219</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_tx_pcs_pma_interface</TD>
<TD >174</TD>
<TD >113</TD>
<TD >0</TD>
<TD >113</TD>
<TD >105</TD>
<TD >113</TD>
<TD >113</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen3</TD>
<TD >279</TD>
<TD >67</TD>
<TD >0</TD>
<TD >67</TD>
<TD >221</TD>
<TD >67</TD>
<TD >67</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_common_pcs_pma_interface</TD>
<TD >223</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen1_2</TD>
<TD >173</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch</TD>
<TD >697</TD>
<TD >78</TD>
<TD >10</TD>
<TD >78</TD>
<TD >909</TD>
<TD >78</TD>
<TD >78</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_rx_pcs_pma_interface</TD>
<TD >139</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >174</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_rx_pld_pcs_interface</TD>
<TD >298</TD>
<TD >101</TD>
<TD >0</TD>
<TD >101</TD>
<TD >326</TD>
<TD >101</TD>
<TD >101</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_common_pld_pcs_interface</TD>
<TD >242</TD>
<TD >25</TD>
<TD >0</TD>
<TD >25</TD>
<TD >189</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs</TD>
<TD >174</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs</TD>
<TD >313</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >285</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_tx_pld_pcs_interface</TD>
<TD >282</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >219</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_tx_pcs_pma_interface</TD>
<TD >174</TD>
<TD >113</TD>
<TD >0</TD>
<TD >113</TD>
<TD >105</TD>
<TD >113</TD>
<TD >113</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen3</TD>
<TD >279</TD>
<TD >67</TD>
<TD >0</TD>
<TD >67</TD>
<TD >221</TD>
<TD >67</TD>
<TD >67</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_common_pcs_pma_interface</TD>
<TD >223</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen1_2</TD>
<TD >173</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch</TD>
<TD >697</TD>
<TD >78</TD>
<TD >10</TD>
<TD >78</TD>
<TD >909</TD>
<TD >78</TD>
<TD >78</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_rx_pcs_pma_interface</TD>
<TD >139</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >174</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_rx_pld_pcs_interface</TD>
<TD >298</TD>
<TD >101</TD>
<TD >0</TD>
<TD >101</TD>
<TD >326</TD>
<TD >101</TD>
<TD >101</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_common_pld_pcs_interface</TD>
<TD >242</TD>
<TD >25</TD>
<TD >0</TD>
<TD >25</TD>
<TD >189</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs</TD>
<TD >174</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs</TD>
<TD >313</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >285</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_tx_pld_pcs_interface</TD>
<TD >282</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >219</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_tx_pcs_pma_interface</TD>
<TD >174</TD>
<TD >113</TD>
<TD >0</TD>
<TD >113</TD>
<TD >105</TD>
<TD >113</TD>
<TD >113</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen3</TD>
<TD >279</TD>
<TD >67</TD>
<TD >0</TD>
<TD >67</TD>
<TD >221</TD>
<TD >67</TD>
<TD >67</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_common_pcs_pma_interface</TD>
<TD >223</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen1_2</TD>
<TD >173</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch</TD>
<TD >697</TD>
<TD >78</TD>
<TD >10</TD>
<TD >78</TD>
<TD >909</TD>
<TD >78</TD>
<TD >78</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_rx_pcs_pma_interface</TD>
<TD >139</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >174</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_rx_pld_pcs_interface</TD>
<TD >298</TD>
<TD >101</TD>
<TD >0</TD>
<TD >101</TD>
<TD >326</TD>
<TD >101</TD>
<TD >101</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_common_pld_pcs_interface</TD>
<TD >242</TD>
<TD >25</TD>
<TD >0</TD>
<TD >25</TD>
<TD >189</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs</TD>
<TD >174</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs</TD>
<TD >313</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >285</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_tx_pld_pcs_interface</TD>
<TD >282</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >219</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_tx_pcs_pma_interface</TD>
<TD >174</TD>
<TD >113</TD>
<TD >0</TD>
<TD >113</TD>
<TD >105</TD>
<TD >113</TD>
<TD >113</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen3</TD>
<TD >279</TD>
<TD >67</TD>
<TD >0</TD>
<TD >67</TD>
<TD >221</TD>
<TD >67</TD>
<TD >67</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_common_pcs_pma_interface</TD>
<TD >223</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen1_2</TD>
<TD >173</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch</TD>
<TD >697</TD>
<TD >78</TD>
<TD >10</TD>
<TD >78</TD>
<TD >909</TD>
<TD >78</TD>
<TD >78</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_rx_pcs_pma_interface</TD>
<TD >139</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >174</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_rx_pld_pcs_interface</TD>
<TD >298</TD>
<TD >101</TD>
<TD >0</TD>
<TD >101</TD>
<TD >326</TD>
<TD >101</TD>
<TD >101</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_common_pld_pcs_interface</TD>
<TD >242</TD>
<TD >25</TD>
<TD >0</TD>
<TD >25</TD>
<TD >189</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs</TD>
<TD >174</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs</TD>
<TD >313</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >285</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_tx_pld_pcs_interface</TD>
<TD >282</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >219</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_tx_pcs_pma_interface</TD>
<TD >174</TD>
<TD >113</TD>
<TD >0</TD>
<TD >113</TD>
<TD >105</TD>
<TD >113</TD>
<TD >113</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen3</TD>
<TD >279</TD>
<TD >67</TD>
<TD >0</TD>
<TD >67</TD>
<TD >221</TD>
<TD >67</TD>
<TD >67</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_common_pcs_pma_interface</TD>
<TD >223</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_pipe_gen1_2</TD>
<TD >173</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch</TD>
<TD >697</TD>
<TD >99</TD>
<TD >5</TD>
<TD >99</TD>
<TD >909</TD>
<TD >99</TD>
<TD >99</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs</TD>
<TD >5697</TD>
<TD >63</TD>
<TD >0</TD>
<TD >63</TD>
<TD >7605</TD>
<TD >63</TD>
<TD >63</TD>
<TD >63</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst</TD>
<TD >163</TD>
<TD >23</TD>
<TD >1</TD>
<TD >23</TD>
<TD >66</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst</TD>
<TD >163</TD>
<TD >23</TD>
<TD >1</TD>
<TD >23</TD>
<TD >66</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst</TD>
<TD >163</TD>
<TD >23</TD>
<TD >1</TD>
<TD >23</TD>
<TD >66</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst</TD>
<TD >163</TD>
<TD >23</TD>
<TD >1</TD>
<TD >23</TD>
<TD >66</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst</TD>
<TD >163</TD>
<TD >37</TD>
<TD >123</TD>
<TD >37</TD>
<TD >66</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst</TD>
<TD >163</TD>
<TD >23</TD>
<TD >1</TD>
<TD >23</TD>
<TD >66</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst</TD>
<TD >163</TD>
<TD >23</TD>
<TD >1</TD>
<TD >23</TD>
<TD >66</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst</TD>
<TD >163</TD>
<TD >23</TD>
<TD >1</TD>
<TD >23</TD>
<TD >66</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst</TD>
<TD >163</TD>
<TD >23</TD>
<TD >1</TD>
<TD >23</TD>
<TD >66</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst</TD>
<TD >1397</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >540</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst</TD>
<TD >603</TD>
<TD >160</TD>
<TD >67</TD>
<TD >160</TD>
<TD >1440</TD>
<TD >160</TD>
<TD >160</TD>
<TD >160</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma</TD>
<TD >1442</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1962</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native</TD>
<TD >3925</TD>
<TD >1274</TD>
<TD >0</TD>
<TD >1274</TD>
<TD >3411</TD>
<TD >1274</TD>
<TD >1274</TD>
<TD >1274</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst</TD>
<TD >73</TD>
<TD >47</TD>
<TD >71</TD>
<TD >47</TD>
<TD >50</TD>
<TD >47</TD>
<TD >47</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter_inst</TD>
<TD >2758</TD>
<TD >1186</TD>
<TD >1431</TD>
<TD >1186</TD>
<TD >2536</TD>
<TD >1186</TD>
<TD >1186</TD>
<TD >1186</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native</TD>
<TD >1241</TD>
<TD >26</TD>
<TD >24</TD>
<TD >26</TD>
<TD >1074</TD>
<TD >26</TD>
<TD >26</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b|g_soft_reset.altpcie_rs_hip</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b</TD>
<TD >2550</TD>
<TD >1925</TD>
<TD >1165</TD>
<TD >1925</TD>
<TD >2901</TD>
<TD >1925</TD>
<TD >1925</TD>
<TD >1925</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i|pcie_sv_hard_ip_inst</TD>
<TD >2320</TD>
<TD >2483</TD>
<TD >1</TD>
<TD >2483</TD>
<TD >2280</TD>
<TD >2483</TD>
<TD >2483</TD>
<TD >2483</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i|pcie_SV_hard_ip_i</TD>
<TD >1085</TD>
<TD >268</TD>
<TD >0</TD>
<TD >268</TD>
<TD >1052</TD>
<TD >268</TD>
<TD >268</TD>
<TD >268</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i|StratixVHardIPPCIe_i</TD>
<TD >1020</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >847</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >PCIeBase_i</TD>
<TD >320</TD>
<TD >345</TD>
<TD >0</TD>
<TD >345</TD>
<TD >387</TD>
<TD >345</TD>
<TD >345</TD>
<TD >345</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|clockgen_altclkctrl_inv_i|MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena_altclkctrl_tmg_component</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|clockgen_altclkctrl_inv_i</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|clockgen_altclkctrl_i|MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena_altclkctrl_tmg_component</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|clockgen_altclkctrl_i</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|inst_ln11_clockmanager|altera_pll_reconfig_i|lcell_dprio_read</TD>
<TD >6</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|inst_ln11_clockmanager|altera_pll_reconfig_i|lcell_fpll_0_1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|inst_ln11_clockmanager|altera_pll_reconfig_i|fpll_dprio_init_inst</TD>
<TD >3</TD>
<TD >19</TD>
<TD >1</TD>
<TD >19</TD>
<TD >31</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|inst_ln11_clockmanager|altera_pll_reconfig_i|dprio_mux_inst</TD>
<TD >60</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|inst_ln11_clockmanager|altera_pll_reconfig_i|self_reset_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|inst_ln11_clockmanager|altera_pll_reconfig_i|dyn_phase_shift_inst|lcell_cnt_sel_4</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|inst_ln11_clockmanager|altera_pll_reconfig_i|dyn_phase_shift_inst|lcell_cnt_sel_3</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|inst_ln11_clockmanager|altera_pll_reconfig_i|dyn_phase_shift_inst|lcell_cnt_sel_2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|inst_ln11_clockmanager|altera_pll_reconfig_i|dyn_phase_shift_inst|lcell_cnt_sel_1</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|inst_ln11_clockmanager|altera_pll_reconfig_i|dyn_phase_shift_inst|lcell_cnt_sel_0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|inst_ln11_clockmanager|altera_pll_reconfig_i|dyn_phase_shift_inst</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|inst_ln11_clockmanager|altera_pll_reconfig_i</TD>
<TD >106</TD>
<TD >25</TD>
<TD >46</TD>
<TD >25</TD>
<TD >97</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i|inst_ln11_clockmanager</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >STREAM0_clock_gen_i</TD>
<TD >47</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated|ws_dgrp|dffpipe9</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated|ws_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated|ws_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated|wrfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated|wraclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated|rs_dgwp|dffpipe6</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated|rdaclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated|fifo_ram</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated|ws_dgrp_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated|wrptr_g_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA|inst_ln44_mwfifo|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_MappedElementsSwitchPCIeEA</TD>
<TD >39</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >46</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|wrfull_eq_comp</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|rdempty_eq_comp</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp|dffpipe16</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|ws_bwp</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|ws_brp</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|wrfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|wraclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|rs_dgwp|dffpipe12</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|rs_dgwp</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|rdaclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|fifo_ram</TD>
<TD >149</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp_gray2bin</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated|wrptr_g_gray2bin</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA|inst_ln70_alterafifo</TD>
<TD >133</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >74</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|ftb_ARChange_MappedElementsSwitchPCIeEA</TD>
<TD >134</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >69</TD>
<TD >34</TD>
<TD >34</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|control_streams_rst_ctl</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|inst_ln12_inputsynchronisedsynchroniser</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated|ws_dgrp|dffpipe9</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated|ws_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated|ws_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated|wrfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated|wraclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated|rs_dgwp|dffpipe6</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated|rdaclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated|fifo_ram</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated|ws_dgrp_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated|wrptr_g_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|slave_from_host_fifo</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >46</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated|ws_dgrp|dffpipe9</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated|ws_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated|ws_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated|wrfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated|wraclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated|rs_dgwp|dffpipe6</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated|rdaclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated|fifo_ram</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated|ws_dgrp_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated|wrptr_g_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host|inst_ln44_mwfifo|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i|fifo_to_host</TD>
<TD >39</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >46</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|PCIeEA_i</TD>
<TD >114</TD>
<TD >32</TD>
<TD >2</TD>
<TD >32</TD>
<TD >118</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|StratixPCIeInterface_i|StratixVPCIeRX_i</TD>
<TD >145</TD>
<TD >10</TD>
<TD >6</TD>
<TD >10</TD>
<TD >740</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|StratixPCIeInterface_i|StratixVPCIeTX_i|pcie_tx_fifo_i|wrapped_scfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|StratixPCIeInterface_i|StratixVPCIeTX_i|pcie_tx_fifo_i|wrapped_scfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|StratixPCIeInterface_i|StratixVPCIeTX_i|pcie_tx_fifo_i|wrapped_scfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >154</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|StratixPCIeInterface_i|StratixVPCIeTX_i|pcie_tx_fifo_i|wrapped_scfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >154</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|StratixPCIeInterface_i|StratixVPCIeTX_i|pcie_tx_fifo_i|wrapped_scfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|StratixPCIeInterface_i|StratixVPCIeTX_i|pcie_tx_fifo_i|wrapped_scfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|StratixPCIeInterface_i|StratixVPCIeTX_i|pcie_tx_fifo_i|wrapped_scfifo|auto_generated|dpfifo</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >143</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|StratixPCIeInterface_i|StratixVPCIeTX_i|pcie_tx_fifo_i|wrapped_scfifo|auto_generated</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|StratixPCIeInterface_i|StratixVPCIeTX_i|pcie_tx_fifo_i</TD>
<TD >136</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >135</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|StratixPCIeInterface_i|StratixVPCIeTX_i</TD>
<TD >628</TD>
<TD >3</TD>
<TD >45</TD>
<TD >3</TD>
<TD >144</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|StratixPCIeInterface_i</TD>
<TD >771</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >884</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|MAX4PCIeSlaveInterface_i|PCIeSlaveReqDispatcher_imp</TD>
<TD >337</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|MAX4PCIeSlaveInterface_i|PCIeSlaveInterface_imp|cfifo|wrapped_scfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|MAX4PCIeSlaveInterface_i|PCIeSlaveInterface_imp|cfifo|wrapped_scfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|MAX4PCIeSlaveInterface_i|PCIeSlaveInterface_imp|cfifo|wrapped_scfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >59</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|MAX4PCIeSlaveInterface_i|PCIeSlaveInterface_imp|cfifo|wrapped_scfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >59</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|MAX4PCIeSlaveInterface_i|PCIeSlaveInterface_imp|cfifo|wrapped_scfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|MAX4PCIeSlaveInterface_i|PCIeSlaveInterface_imp|cfifo|wrapped_scfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|MAX4PCIeSlaveInterface_i|PCIeSlaveInterface_imp|cfifo|wrapped_scfifo|auto_generated|dpfifo</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|MAX4PCIeSlaveInterface_i|PCIeSlaveInterface_imp|cfifo|wrapped_scfifo|auto_generated</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|MAX4PCIeSlaveInterface_i|PCIeSlaveInterface_imp|cfifo</TD>
<TD >49</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|MAX4PCIeSlaveInterface_i|PCIeSlaveInterface_imp</TD>
<TD >1194</TD>
<TD >170</TD>
<TD >263</TD>
<TD >170</TD>
<TD >994</TD>
<TD >170</TD>
<TD >170</TD>
<TD >170</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|MAX4PCIeSlaveInterface_i</TD>
<TD >1656</TD>
<TD >95</TD>
<TD >0</TD>
<TD >95</TD>
<TD >1380</TD>
<TD >95</TD>
<TD >95</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln11_bussynchroniser9</TD>
<TD >3</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln10_startofdayreset</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|perfmon|inst_ln12_perfmonitorext</TD>
<TD >258</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|perfmon</TD>
<TD >276</TD>
<TD >202</TD>
<TD >3</TD>
<TD >202</TD>
<TD >37</TD>
<TD >202</TD>
<TD >202</TD>
<TD >202</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln11_bussynchroniser8</TD>
<TD >3</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln11_bussynchroniser7</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln11_bussynchroniser6</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|mec_rst_user_synchronizer</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedElementAdapterForwarder_pcie_i</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln12_inputsynchronisedsynchroniser1</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln12_inputsynchronisedsynchroniser</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost1|inputBuffer|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost1|inputBuffer|inst_ln44_mwfifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost1|inputBuffer|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost1|inputBuffer|inst_ln44_mwfifo|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost1|inputBuffer|inst_ln44_mwfifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost1|inputBuffer|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost1|inputBuffer|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >139</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost1|inputBuffer|inst_ln44_mwfifo|auto_generated</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >141</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost1|inputBuffer</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >142</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost1|stream_imp</TD>
<TD >219</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >205</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost1</TD>
<TD >209</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >205</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost4|rd_buffer_1|inst_ln101_mwblockmem|auto_generated</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost4|rd_buffer_1</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost4|rd_buffer_0|inst_ln101_mwblockmem|auto_generated</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost4|rd_buffer_0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost4|stream_imp</TD>
<TD >367</TD>
<TD >32</TD>
<TD >19</TD>
<TD >32</TD>
<TD >406</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost4</TD>
<TD >239</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >231</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost3|rd_buffer_1|inst_ln101_mwblockmem|auto_generated</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost3|rd_buffer_1</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost3|rd_buffer_0|inst_ln101_mwblockmem|auto_generated</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost3|rd_buffer_0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost3|stream_imp</TD>
<TD >367</TD>
<TD >32</TD>
<TD >19</TD>
<TD >32</TD>
<TD >406</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost3</TD>
<TD >239</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >231</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost2|rd_buffer_1|inst_ln101_mwblockmem|auto_generated</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost2|rd_buffer_1</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost2|rd_buffer_0|inst_ln101_mwblockmem|auto_generated</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost2|rd_buffer_0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost2|stream_imp</TD>
<TD >367</TD>
<TD >32</TD>
<TD >19</TD>
<TD >32</TD>
<TD >406</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost2</TD>
<TD >239</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >231</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost1|rd_buffer_1|inst_ln101_mwblockmem|auto_generated</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost1|rd_buffer_1</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost1|rd_buffer_0|inst_ln101_mwblockmem|auto_generated</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost1|rd_buffer_0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost1|stream_imp</TD>
<TD >367</TD>
<TD >32</TD>
<TD >19</TD>
<TD >32</TD>
<TD >406</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost1</TD>
<TD >239</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >231</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost0|rd_buffer_1|inst_ln101_mwblockmem|auto_generated</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost0|rd_buffer_1</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost0|rd_buffer_0|inst_ln101_mwblockmem|auto_generated</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost0|rd_buffer_0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost0|stream_imp</TD>
<TD >367</TD>
<TD >32</TD>
<TD >19</TD>
<TD >32</TD>
<TD >406</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamFromHost0</TD>
<TD >239</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >231</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost0|inputBuffer|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost0|inputBuffer|inst_ln44_mwfifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost0|inputBuffer|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost0|inputBuffer|inst_ln44_mwfifo|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost0|inputBuffer|inst_ln44_mwfifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost0|inputBuffer|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost0|inputBuffer|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >139</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost0|inputBuffer|inst_ln44_mwfifo|auto_generated</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >141</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost0|inputBuffer</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >142</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost0|stream_imp</TD>
<TD >219</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >205</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|PCIeStreamToHost0</TD>
<TD >209</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >205</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth1|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth1|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth1|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth1|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth1|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth1|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth1|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth1|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth1|inst_ln47_alterafifo</TD>
<TD >76</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >75</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth1</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth0|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth0|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth0|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth0|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth0|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth0|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth0|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth0|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth0|inst_ln47_alterafifo</TD>
<TD >76</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >75</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sth0</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|SGRing_sfh4_i</TD>
<TD >170</TD>
<TD >127</TD>
<TD >1</TD>
<TD >127</TD>
<TD >274</TD>
<TD >127</TD>
<TD >127</TD>
<TD >127</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh4|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh4|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh4|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh4|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh4|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh4|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh4|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh4|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh4|inst_ln47_alterafifo</TD>
<TD >76</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >75</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh4</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh3|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh3|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh3|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh3|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh3|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh3|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh3|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh3|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh3|inst_ln47_alterafifo</TD>
<TD >76</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >75</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh3</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh2|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh2|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh2|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh2|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh2|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh2|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh2|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh2|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh2|inst_ln47_alterafifo</TD>
<TD >76</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >75</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh2</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh1|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh1|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh1|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh1|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh1|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh1|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh1|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh1|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh1|inst_ln47_alterafifo</TD>
<TD >76</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >75</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh1</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh0|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh0|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh0|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh0|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh0|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh0|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh0|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh0|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh0|inst_ln47_alterafifo</TD>
<TD >76</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >75</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fifo_sfh0</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|PCIeRingBufferBarParser_i</TD>
<TD >323</TD>
<TD >327</TD>
<TD >241</TD>
<TD >327</TD>
<TD >498</TD>
<TD >327</TD>
<TD >327</TD>
<TD >327</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|dma_control_ram|inst_ln101_mwblockmem|auto_generated</TD>
<TD >165</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|dma_control_ram</TD>
<TD >163</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|inst_ln32_dualaspectcounterpipelined|inst_ln197_dualaspectcounterpipelined</TD>
<TD >134</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|inst_ln32_dualaspectcounterpipelined|inst_ln229_dualaspectcounterpipelined</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|inst_ln32_dualaspectcounterpipelined</TD>
<TD >135</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >68</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|metadata_fifo|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|metadata_fifo|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|metadata_fifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|metadata_fifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|metadata_fifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|metadata_fifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|metadata_fifo|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|metadata_fifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|metadata_fifo</TD>
<TD >32</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_1|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_1|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_1|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_1|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_1|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_1|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_1|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_1|inst_ln44_mwfifo|auto_generated</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_0|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_0|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_0|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_0|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_0|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_0|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_0|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_0|inst_ln44_mwfifo|auto_generated</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer|data_fifo_0</TD>
<TD >69</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_gen2_input_buffer</TD>
<TD >162</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >93</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i|sg_fetcher_external</TD>
<TD >207</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >251</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|SGListFetchEngine_i</TD>
<TD >656</TD>
<TD >57</TD>
<TD >63</TD>
<TD >57</TD>
<TD >952</TD>
<TD >57</TD>
<TD >57</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|MemReadResponseDispatcher_i</TD>
<TD >175</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >961</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|MemWriteRequestArbiter_i|internal_arbiter_i|fast_request_arbiter_i</TD>
<TD >10</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|MemWriteRequestArbiter_i|internal_arbiter_i|pencoder|\GEN_SHIFT_ALTERA:shift_res|auto_generated</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|MemWriteRequestArbiter_i|internal_arbiter_i|pencoder|\GEN_SHIFT_ALTERA:shift_req|auto_generated</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|MemWriteRequestArbiter_i|internal_arbiter_i|pencoder</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|MemWriteRequestArbiter_i|internal_arbiter_i</TD>
<TD >7</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|MemWriteRequestArbiter_i</TD>
<TD >608</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >239</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|MemReadRequestArbiter_i|internal_arbiter_i|fast_request_arbiter_i</TD>
<TD >16</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|MemReadRequestArbiter_i|internal_arbiter_i|pencoder|\GEN_SHIFT_ALTERA:shift_res|auto_generated</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|MemReadRequestArbiter_i|internal_arbiter_i|pencoder|\GEN_SHIFT_ALTERA:shift_req|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|MemReadRequestArbiter_i|internal_arbiter_i|pencoder</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|MemReadRequestArbiter_i|internal_arbiter_i</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|MemReadRequestArbiter_i</TD>
<TD >586</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >111</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|TagManager_i|metadata_db_i|inst_ln101_mwblockmem|auto_generated</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|TagManager_i|metadata_db_i</TD>
<TD >56</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >36</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|TagManager_i|TagManagerExternal_i</TD>
<TD >217</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >228</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|TagManager_i</TD>
<TD >485</TD>
<TD >6</TD>
<TD >3</TD>
<TD >6</TD>
<TD >488</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|ResponseDecoder_i</TD>
<TD >152</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >140</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|TXStopBarParser_i</TD>
<TD >324</TD>
<TD >0</TD>
<TD >319</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_data_buffer_i|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_data_buffer_i|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_data_buffer_i|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_data_buffer_i|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_data_buffer_i|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_data_buffer_i|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_data_buffer_i|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >139</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_data_buffer_i|inst_ln44_mwfifo|auto_generated</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_data_buffer_i</TD>
<TD >132</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >131</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_buffer_i|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_buffer_i|inst_ln44_mwfifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_buffer_i|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_buffer_i|inst_ln44_mwfifo|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_buffer_i|inst_ln44_mwfifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_buffer_i|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >115</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_buffer_i|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >117</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_buffer_i|inst_ln44_mwfifo|auto_generated</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >117</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|wr_req_buffer_i</TD>
<TD >119</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >117</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i|inst_ln10_writerequestencoderexternal</TD>
<TD >18</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|RequestEncoder_i</TD>
<TD >327</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >336</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie|inst_ln131_mappedregblock</TD>
<TD >12</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|dynpcie</TD>
<TD >905</TD>
<TD >71</TD>
<TD >1</TD>
<TD >71</TD>
<TD >1192</TD>
<TD >71</TD>
<TD >71</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln11_bussynchroniser5</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp|dffpipe8</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wraclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_dgwp|dffpipe5</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdaclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|fifo_ram</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrptr_g_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock|inst_ln47_alterafifo</TD>
<TD >37</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >46</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33|inst_ln31_streamingblock</TD>
<TD >41</TD>
<TD >5</TD>
<TD >2</TD>
<TD >5</TD>
<TD >39</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_33</TD>
<TD >42</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp|dffpipe11</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wraclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_dgwp|dffpipe8</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdaclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|fifo_ram</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrptr_g_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_dgwp_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdptr_g_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock|inst_ln47_alterafifo</TD>
<TD >37</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >47</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31|inst_ln31_streamingblock</TD>
<TD >41</TD>
<TD >5</TD>
<TD >2</TD>
<TD >5</TD>
<TD >40</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_31</TD>
<TD >42</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp|dffpipe11</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wraclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_dgwp|dffpipe8</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdaclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|fifo_ram</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrptr_g_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_dgwp_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdptr_g_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock|inst_ln47_alterafifo</TD>
<TD >37</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >47</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27|inst_ln31_streamingblock</TD>
<TD >41</TD>
<TD >5</TD>
<TD >2</TD>
<TD >5</TD>
<TD >40</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_27</TD>
<TD >42</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp|dffpipe11</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wraclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_dgwp|dffpipe8</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdaclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|fifo_ram</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrptr_g_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_dgwp_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdptr_g_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock|inst_ln47_alterafifo</TD>
<TD >37</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >47</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23|inst_ln31_streamingblock</TD>
<TD >41</TD>
<TD >5</TD>
<TD >2</TD>
<TD >5</TD>
<TD >40</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_23</TD>
<TD >42</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp|dffpipe11</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wraclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_dgwp|dffpipe8</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdaclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|fifo_ram</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|ws_dgrp_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|wrptr_g_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rs_dgwp_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|rdptr_g_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock|inst_ln47_alterafifo</TD>
<TD >37</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >47</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19|inst_ln31_streamingblock</TD>
<TD >41</TD>
<TD >5</TD>
<TD >2</TD>
<TD >5</TD>
<TD >40</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_19</TD>
<TD >42</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_29|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_29|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_29|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_29|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_29|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_29|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_29|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >139</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_29|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_29|inst_ln31_streamingblock|inst_ln47_alterafifo</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >133</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_29|inst_ln31_streamingblock</TD>
<TD >136</TD>
<TD >5</TD>
<TD >3</TD>
<TD >5</TD>
<TD >135</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_29</TD>
<TD >138</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_25|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_25|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_25|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_25|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_25|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_25|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_25|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >139</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_25|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_25|inst_ln31_streamingblock|inst_ln47_alterafifo</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >133</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_25|inst_ln31_streamingblock</TD>
<TD >136</TD>
<TD >5</TD>
<TD >3</TD>
<TD >5</TD>
<TD >135</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_25</TD>
<TD >138</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_21|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_21|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_21|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_21|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_21|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_21|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_21|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >139</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_21|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_21|inst_ln31_streamingblock|inst_ln47_alterafifo</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >133</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_21|inst_ln31_streamingblock</TD>
<TD >136</TD>
<TD >5</TD>
<TD >3</TD>
<TD >5</TD>
<TD >135</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_21</TD>
<TD >138</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_17|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_17|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_17|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram|altsyncram1</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_17|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_17|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_17|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_17|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated|dpfifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >139</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_17|inst_ln31_streamingblock|inst_ln47_alterafifo|inst_ln44_mwfifo|auto_generated</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_17|inst_ln31_streamingblock|inst_ln47_alterafifo</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >133</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_17|inst_ln31_streamingblock</TD>
<TD >136</TD>
<TD >5</TD>
<TD >3</TD>
<TD >5</TD>
<TD >135</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_17</TD>
<TD >138</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_35|inst_ln31_streamingblock</TD>
<TD >133</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_35</TD>
<TD >134</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_14|inst_ln31_streamingblock|inst_ln127_dualaspectreg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_14|inst_ln31_streamingblock</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_14</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_10|inst_ln31_streamingblock|inst_ln32_dualaspectcounterpipelined|inst_ln197_dualaspectcounterpipelined</TD>
<TD >133</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_10|inst_ln31_streamingblock|inst_ln32_dualaspectcounterpipelined|inst_ln229_dualaspectcounterpipelined</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_10|inst_ln31_streamingblock|inst_ln32_dualaspectcounterpipelined</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_10|inst_ln31_streamingblock</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_10</TD>
<TD >134</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_7|inst_ln31_streamingblock|inst_ln32_dualaspectcounterpipelined|inst_ln197_dualaspectcounterpipelined</TD>
<TD >133</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_7|inst_ln31_streamingblock|inst_ln32_dualaspectcounterpipelined|inst_ln229_dualaspectcounterpipelined</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_7|inst_ln31_streamingblock|inst_ln32_dualaspectcounterpipelined</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_7|inst_ln31_streamingblock</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_7</TD>
<TD >134</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_4|inst_ln31_streamingblock|inst_ln32_dualaspectcounterpipelined|inst_ln197_dualaspectcounterpipelined</TD>
<TD >133</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_4|inst_ln31_streamingblock|inst_ln32_dualaspectcounterpipelined|inst_ln229_dualaspectcounterpipelined</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_4|inst_ln31_streamingblock|inst_ln32_dualaspectcounterpipelined</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_4|inst_ln31_streamingblock</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_4</TD>
<TD >134</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_1|inst_ln31_streamingblock|inst_ln32_dualaspectcounterpipelined|inst_ln197_dualaspectcounterpipelined</TD>
<TD >133</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_1|inst_ln31_streamingblock|inst_ln32_dualaspectcounterpipelined|inst_ln229_dualaspectcounterpipelined</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_1|inst_ln31_streamingblock|inst_ln32_dualaspectcounterpipelined</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_1|inst_ln31_streamingblock</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|Stream_1</TD>
<TD >134</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|data_w</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|child_3</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|child_2</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|child_1</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|child_0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|inst_ln12_inputsynchronisedsynchroniser</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|ce_flush_0_2_pdc0</TD>
<TD >13</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|ce_fill_0_1_pdc0</TD>
<TD >13</TD>
<TD >8</TD>
<TD >2</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|ce_fill_0_0_pdc0</TD>
<TD >13</TD>
<TD >8</TD>
<TD >2</TD>
<TD >8</TD>
<TD >4</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|control_sm</TD>
<TD >30</TD>
<TD >21</TD>
<TD >0</TD>
<TD >21</TD>
<TD >41</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|inst_ln44_alteraflipflops</TD>
<TD >5</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|inst_ln14_alteraflipflops</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock16</TD>
<TD >20</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock15</TD>
<TD >20</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock14</TD>
<TD >28</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >8</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock13</TD>
<TD >20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >8</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock12</TD>
<TD >20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >8</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock11</TD>
<TD >20</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock10</TD>
<TD >20</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock9</TD>
<TD >20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >8</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock8</TD>
<TD >20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >8</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock7</TD>
<TD >20</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock6</TD>
<TD >20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >8</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock5</TD>
<TD >20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >8</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock4</TD>
<TD >20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >8</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock3</TD>
<TD >20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >8</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock2</TD>
<TD >20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >8</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock1</TD>
<TD >60</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln525_mappedregblock5</TD>
<TD >12</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln525_mappedregblock4</TD>
<TD >12</TD>
<TD >7</TD>
<TD >2</TD>
<TD >7</TD>
<TD >16</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln525_mappedregblock3</TD>
<TD >12</TD>
<TD >7</TD>
<TD >2</TD>
<TD >7</TD>
<TD >16</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln525_mappedregblock2</TD>
<TD >12</TD>
<TD >7</TD>
<TD >2</TD>
<TD >7</TD>
<TD >16</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln525_mappedregblock1</TD>
<TD >12</TD>
<TD >7</TD>
<TD >2</TD>
<TD >7</TD>
<TD >16</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln525_mappedregblock</TD>
<TD >12</TD>
<TD >7</TD>
<TD >2</TD>
<TD >7</TD>
<TD >16</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block|inst_ln505_mappedregblock</TD>
<TD >20</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|mapped_reg_block</TD>
<TD >114</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >61</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id31_NodeFlush_has_filled_reg_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id31_nodeflush_ce_pipereg_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id36_nodeeqinlined_ce_pipereg_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id36_nodeeqinlined</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id30_NodeCounter_has_filled_reg_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id30_nodecounter_ce_pipereg_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id30_nodecounter|inst_ln162_statemachineentitycore</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id30_nodecounter</TD>
<TD >53</TD>
<TD >51</TD>
<TD >0</TD>
<TD >51</TD>
<TD >49</TD>
<TD >51</TD>
<TD >51</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id27current_run_cycle_count_reg</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id27_NodeOutputMappedReg_has_filled_reg_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id27_nodeoutputmappedreg_ce_pipereg_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id24_NodeCounter_has_filled_reg_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id24_nodecounter_ce_pipereg_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id24_nodecounter|inst_ln162_statemachineentitycore</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id24_nodecounter</TD>
<TD >53</TD>
<TD >51</TD>
<TD >0</TD>
<TD >51</TD>
<TD >49</TD>
<TD >51</TD>
<TD >51</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id21_NodeOutput_has_filled_reg_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id21_nodeoutput_ce_pipereg_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id35_nodecast_ce_pipereg_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id35_nodecast</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id39_nodeadd_ce_pipereg_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id39_nodeadd</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id38_nodeadd_ce_pipereg_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id38_nodeadd</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id11_nodeinput_child_3child_3_data0_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|inst_ln61_alterasrldelay3|inst_ln34_alterasrldelay</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|inst_ln61_alterasrldelay3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id11_nodeinput_ce_pipereg1_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id11_NodeInput_has_filled_reg_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id11_nodeinput_ce_pipereg_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id10_nodenot</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id8_nodeinput_child_2child_2_data0_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|inst_ln61_alterasrldelay2|inst_ln34_alterasrldelay</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|inst_ln61_alterasrldelay2</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id8_nodeinput_ce_pipereg1_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id8_NodeInput_has_filled_reg_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id8_nodeinput_ce_pipereg_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id7_nodenot</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id37_nodeadd_ce_pipereg_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id37_nodeadd</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id5_nodeinput_child_1child_1_data0_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|inst_ln61_alterasrldelay1|inst_ln34_alterasrldelay</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|inst_ln61_alterasrldelay1</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id5_nodeinput_ce_pipereg1_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id5_NodeInput_has_filled_reg_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id5_nodeinput_ce_pipereg_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id4_nodenot</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id2_nodeinput_child_0child_0_data0_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|inst_ln61_alterasrldelay|inst_ln34_alterasrldelay</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|inst_ln61_alterasrldelay</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id2_nodeinput_ce_pipereg1_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id2_NodeInput_has_filled_reg_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id2_nodeinput_ce_pipereg_inst_0</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id1_nodenot</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core|node_id19_nodenot</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock|CpuStreamKernel_core</TD>
<TD >205</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >87</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel|inst_ln31_streamingblock</TD>
<TD >155</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity|CpuStreamKernel</TD>
<TD >156</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|wrapper_entity</TD>
<TD >543</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >144</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|checksum_mem_drp|mappeddrp_addr_3c0000_checksummappeddrp_i|checksum_mem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|checksum_mem_drp|mappeddrp_addr_3c0000_checksummappeddrp_i|rd_delay|inst_ln34_alterasrldelay</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|checksum_mem_drp|mappeddrp_addr_3c0000_checksummappeddrp_i|rd_delay</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|checksum_mem_drp|mappeddrp_addr_3c0000_checksummappeddrp_i</TD>
<TD >44</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|checksum_mem_drp</TD>
<TD >72</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SignalForwardingAdapter_i|SignalForwardingAdapterExternal_i</TD>
<TD >97</TD>
<TD >44</TD>
<TD >35</TD>
<TD >44</TD>
<TD >46</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SignalForwardingAdapter_i|inst_ln131_mappedregblock|inst_ln525_mappedregblock</TD>
<TD >12</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SignalForwardingAdapter_i|inst_ln131_mappedregblock</TD>
<TD >12</TD>
<TD >24</TD>
<TD >0</TD>
<TD >24</TD>
<TD >40</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SignalForwardingAdapter_i|SignalForwardingEA_i|CommonPacketParser_i|control_mux</TD>
<TD >109</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SignalForwardingAdapter_i|SignalForwardingEA_i|CommonPacketParser_i|CommonPacketParserExternal_SignalForwarding</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SignalForwardingAdapter_i|SignalForwardingEA_i|CommonPacketParser_i</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SignalForwardingAdapter_i|SignalForwardingEA_i</TD>
<TD >76</TD>
<TD >23</TD>
<TD >0</TD>
<TD >23</TD>
<TD >106</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SignalForwardingAdapter_i</TD>
<TD >58</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >52</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_STREAM|inst_ln44_mwfifo|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_STREAM|inst_ln44_mwfifo|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_STREAM|inst_ln44_mwfifo|auto_generated|ws_dgrp|dffpipe9</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_STREAM|inst_ln44_mwfifo|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_STREAM|inst_ln44_mwfifo|auto_generated|wraclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_STREAM|inst_ln44_mwfifo|auto_generated|rs_dgwp|dffpipe6</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_STREAM|inst_ln44_mwfifo|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_STREAM|inst_ln44_mwfifo|auto_generated|rdaclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_STREAM|inst_ln44_mwfifo|auto_generated|fifo_ram</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_STREAM|inst_ln44_mwfifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_STREAM|inst_ln44_mwfifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_STREAM|inst_ln44_mwfifo|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_STREAM</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_STREAM|inst_ln44_mwfifo|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_STREAM|inst_ln44_mwfifo|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_STREAM|inst_ln44_mwfifo|auto_generated|ws_dgrp|dffpipe17</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_STREAM|inst_ln44_mwfifo|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_STREAM|inst_ln44_mwfifo|auto_generated|wraclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_STREAM|inst_ln44_mwfifo|auto_generated|rs_dgwp|dffpipe14</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_STREAM|inst_ln44_mwfifo|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_STREAM|inst_ln44_mwfifo|auto_generated|rdaclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_STREAM|inst_ln44_mwfifo|auto_generated|fifo_ram</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_STREAM|inst_ln44_mwfifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_STREAM|inst_ln44_mwfifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_STREAM|inst_ln44_mwfifo|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_STREAM</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|mapped_memories_domain_adapter_STREAM</TD>
<TD >112</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_drp|inst_ln44_mwfifo|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_drp|inst_ln44_mwfifo|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_drp|inst_ln44_mwfifo|auto_generated|ws_dgrp|dffpipe9</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_drp|inst_ln44_mwfifo|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_drp|inst_ln44_mwfifo|auto_generated|wraclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_drp|inst_ln44_mwfifo|auto_generated|rs_dgwp|dffpipe6</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_drp|inst_ln44_mwfifo|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_drp|inst_ln44_mwfifo|auto_generated|rdaclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_drp|inst_ln44_mwfifo|auto_generated|fifo_ram</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_drp|inst_ln44_mwfifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_drp|inst_ln44_mwfifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_drp|inst_ln44_mwfifo|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|response_fifo_drp</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_drp|inst_ln44_mwfifo|auto_generated|wrfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_drp|inst_ln44_mwfifo|auto_generated|rdempty_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_drp|inst_ln44_mwfifo|auto_generated|ws_dgrp|dffpipe17</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_drp|inst_ln44_mwfifo|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_drp|inst_ln44_mwfifo|auto_generated|wraclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_drp|inst_ln44_mwfifo|auto_generated|rs_dgwp|dffpipe14</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_drp|inst_ln44_mwfifo|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_drp|inst_ln44_mwfifo|auto_generated|rdaclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_drp|inst_ln44_mwfifo|auto_generated|fifo_ram</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_drp|inst_ln44_mwfifo|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_drp|inst_ln44_mwfifo|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_drp|inst_ln44_mwfifo|auto_generated</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|request_fifo_drp</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|mapped_memories_domain_adapter_drp</TD>
<TD >112</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|MappedmemoriesEA_i|CommonPacketParser_i|control_mux</TD>
<TD >109</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|MappedmemoriesEA_i|CommonPacketParser_i|CommonPacketParserExternal_MappedMemories</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >103</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|MappedmemoriesEA_i|CommonPacketParser_i</TD>
<TD >76</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >138</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|MappedmemoriesEA_i</TD>
<TD >75</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >137</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i|MappedMemoriesControllerCoreExternal_i</TD>
<TD >127</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >110</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedMemoriesController_i</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >178</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedRegistersController_i|MappedRegistersControllerExternal_i</TD>
<TD >61</TD>
<TD >17</TD>
<TD >24</TD>
<TD >17</TD>
<TD >49</TD>
<TD >17</TD>
<TD >17</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedRegistersController_i|MappedRegistersEA_i|CommonPacketParser_i|control_mux</TD>
<TD >109</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedRegistersController_i|MappedRegistersEA_i|CommonPacketParser_i|CommonPacketParserExternal_MappedRegisters</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >103</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedRegistersController_i|MappedRegistersEA_i|CommonPacketParser_i</TD>
<TD >76</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >138</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedRegistersController_i|MappedRegistersEA_i</TD>
<TD >75</TD>
<TD >51</TD>
<TD >0</TD>
<TD >51</TD>
<TD >137</TD>
<TD >51</TD>
<TD >51</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedRegistersController_i</TD>
<TD >47</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedElementSwitch_i|MappedElementSwitchExternal_i</TD>
<TD >90</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >136</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|MappedElementSwitch_i</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|reset_controller</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln11_bussynchroniser4</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln11_bussynchroniser3</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln34_mappedclockcontrol|inst_ln202_mappedclockcontrol</TD>
<TD >122</TD>
<TD >11</TD>
<TD >4</TD>
<TD >11</TD>
<TD >92</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln34_mappedclockcontrol|inst_ln15_plllockinstrumentation|inst_ln11_bussynchroniser</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln34_mappedclockcontrol|inst_ln15_plllockinstrumentation</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln34_mappedclockcontrol</TD>
<TD >107</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >83</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SanityBlock_i|MappedRegBlock_i|inst_ln505_mappedregblock8</TD>
<TD >20</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SanityBlock_i|MappedRegBlock_i|inst_ln505_mappedregblock7</TD>
<TD >20</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SanityBlock_i|MappedRegBlock_i|inst_ln505_mappedregblock6</TD>
<TD >20</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SanityBlock_i|MappedRegBlock_i|inst_ln505_mappedregblock5</TD>
<TD >20</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SanityBlock_i|MappedRegBlock_i|inst_ln505_mappedregblock4</TD>
<TD >20</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SanityBlock_i|MappedRegBlock_i|inst_ln505_mappedregblock3</TD>
<TD >20</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SanityBlock_i|MappedRegBlock_i|inst_ln505_mappedregblock2</TD>
<TD >28</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SanityBlock_i|MappedRegBlock_i|inst_ln505_mappedregblock1</TD>
<TD >28</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SanityBlock_i|MappedRegBlock_i|inst_ln505_mappedregblock</TD>
<TD >28</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >8</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SanityBlock_i|MappedRegBlock_i</TD>
<TD >61</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|SanityBlock_i</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln11_bussynchroniser2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln11_bussynchroniser1</TD>
<TD >3</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper|inst_ln11_bussynchroniser</TD>
<TD >3</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i|wrapper</TD>
<TD >1156</TD>
<TD >607</TD>
<TD >322</TD>
<TD >607</TD>
<TD >1208</TD>
<TD >607</TD>
<TD >607</TD>
<TD >607</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >MAX4GalavaFabricTop_i</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
