{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750230785271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750230785271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 18 03:13:05 2025 " "Processing started: Wed Jun 18 03:13:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750230785271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750230785271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_single_cycle -c mips_single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_single_cycle -c mips_single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750230785271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750230785466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750230785466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bne_cpu.sv(122) " "Verilog HDL warning at bne_cpu.sv(122): extended using \"x\" or \"z\"" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750230790512 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bne_cpu.sv(305) " "Verilog HDL warning at bne_cpu.sv(305): extended using \"x\" or \"z\"" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 305 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750230790513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bne_cpu.sv 16 16 " "Found 16 design units, including 16 entities, in source file bne_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bne_cpu " "Found entity 1: bne_cpu" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790514 ""} { "Info" "ISGN_ENTITY_NAME" "2 dmem " "Found entity 2: dmem" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790514 ""} { "Info" "ISGN_ENTITY_NAME" "3 imem " "Found entity 3: imem" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790514 ""} { "Info" "ISGN_ENTITY_NAME" "4 mips " "Found entity 4: mips" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790514 ""} { "Info" "ISGN_ENTITY_NAME" "5 controller " "Found entity 5: controller" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790514 ""} { "Info" "ISGN_ENTITY_NAME" "6 maindec " "Found entity 6: maindec" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790514 ""} { "Info" "ISGN_ENTITY_NAME" "7 aludec " "Found entity 7: aludec" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790514 ""} { "Info" "ISGN_ENTITY_NAME" "8 datapath " "Found entity 8: datapath" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790514 ""} { "Info" "ISGN_ENTITY_NAME" "9 regfile " "Found entity 9: regfile" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790514 ""} { "Info" "ISGN_ENTITY_NAME" "10 adder " "Found entity 10: adder" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790514 ""} { "Info" "ISGN_ENTITY_NAME" "11 sl2 " "Found entity 11: sl2" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790514 ""} { "Info" "ISGN_ENTITY_NAME" "12 signext " "Found entity 12: signext" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790514 ""} { "Info" "ISGN_ENTITY_NAME" "13 flopr " "Found entity 13: flopr" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790514 ""} { "Info" "ISGN_ENTITY_NAME" "14 mux2 " "Found entity 14: mux2" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790514 ""} { "Info" "ISGN_ENTITY_NAME" "15 alu " "Found entity 15: alu" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790514 ""} { "Info" "ISGN_ENTITY_NAME" "16 muxBEQBNE " "Found entity 16: muxBEQBNE" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750230790514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bne_cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bne_cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bne_cpu_tb " "Found entity 1: bne_cpu_tb" {  } { { "bne_cpu_tb.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230790515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750230790515 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero bne_cpu.sv(189) " "Verilog HDL Implicit Net warning at bne_cpu.sv(189): created implicit net for \"zero\"" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790515 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notzero bne_cpu.sv(189) " "Verilog HDL Implicit Net warning at bne_cpu.sv(189): created implicit net for \"notzero\"" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bne_cpu " "Elaborating entity \"bne_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750230790534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:cpu " "Elaborating entity \"mips\" for hierarchy \"mips:cpu\"" {  } { { "bne_cpu.sv" "cpu" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:cpu\|controller:c " "Elaborating entity \"controller\" for hierarchy \"mips:cpu\|controller:c\"" {  } { { "bne_cpu.sv" "c" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec mips:cpu\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"mips:cpu\|controller:c\|maindec:md\"" {  } { { "bne_cpu.sv" "md" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec mips:cpu\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"mips:cpu\|controller:c\|aludec:ad\"" {  } { { "bne_cpu.sv" "ad" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:cpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"mips:cpu\|datapath:dp\"" {  } { { "bne_cpu.sv" "dp" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr mips:cpu\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"mips:cpu\|datapath:dp\|flopr:pcreg\"" {  } { { "bne_cpu.sv" "pcreg" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mips:cpu\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"mips:cpu\|datapath:dp\|adder:pcadd1\"" {  } { { "bne_cpu.sv" "pcadd1" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 mips:cpu\|datapath:dp\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"mips:cpu\|datapath:dp\|sl2:immsh\"" {  } { { "bne_cpu.sv" "immsh" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:cpu\|datapath:dp\|mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:cpu\|datapath:dp\|mux2:pcbrmux\"" {  } { { "bne_cpu.sv" "pcbrmux" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile mips:cpu\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"mips:cpu\|datapath:dp\|regfile:rf\"" {  } { { "bne_cpu.sv" "rf" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:cpu\|datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:cpu\|datapath:dp\|mux2:wrmux\"" {  } { { "bne_cpu.sv" "wrmux" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext mips:cpu\|datapath:dp\|signext:se " "Elaborating entity \"signext\" for hierarchy \"mips:cpu\|datapath:dp\|signext:se\"" {  } { { "bne_cpu.sv" "se" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:cpu\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"mips:cpu\|datapath:dp\|alu:alu\"" {  } { { "bne_cpu.sv" "alu" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790604 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum bne_cpu.sv(293) " "Verilog HDL or VHDL warning at bne_cpu.sv(293): object \"sum\" assigned a value but never read" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750230790604 "|bne_cpu|mips:cpu|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxBEQBNE mips:cpu\|datapath:dp\|muxBEQBNE:muxBEQBNE " "Elaborating entity \"muxBEQBNE\" for hierarchy \"mips:cpu\|datapath:dp\|muxBEQBNE:muxBEQBNE\"" {  } { { "bne_cpu.sv" "muxBEQBNE" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "bne_cpu.sv" "imem" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790614 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "23 0 63 bne_cpu.sv(43) " "Verilog HDL warning at bne_cpu.sv(43): number of words (23) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 43 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1750230790615 "|bne_cpu|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 bne_cpu.sv(40) " "Net \"RAM.data_a\" at bne_cpu.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750230790616 "|bne_cpu|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 bne_cpu.sv(40) " "Net \"RAM.waddr_a\" at bne_cpu.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750230790616 "|bne_cpu|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 bne_cpu.sv(40) " "Net \"RAM.we_a\" at bne_cpu.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750230790616 "|bne_cpu|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "bne_cpu.sv" "dmem" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230790620 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mips:cpu\|datapath:dp\|regfile:rf\|rf " "RAM logic \"mips:cpu\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "bne_cpu.sv" "rf" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 208 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1750230790891 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:dmem\|RAM " "RAM logic \"dmem:dmem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "bne_cpu.sv" "RAM" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1750230790891 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1750230790891 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/GitHub/mips_single_cycle/db/mips_single_cycle.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/GitHub/mips_single_cycle/db/mips_single_cycle.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1750230790892 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750230791206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750230791594 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "536 " "536 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750230792296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexa/Documents/GitHub/mips_single_cycle/output_files/mips_single_cycle.map.smsg " "Generated suppressed messages file C:/Users/alexa/Documents/GitHub/mips_single_cycle/output_files/mips_single_cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750230792336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750230792424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230792424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1568 " "Implemented 1568 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750230792497 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750230792497 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1501 " "Implemented 1501 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750230792497 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750230792497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750230792516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 18 03:13:12 2025 " "Processing ended: Wed Jun 18 03:13:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750230792516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750230792516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750230792516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750230792516 ""}
