// Seed: 1983179034
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    output wor id_2
);
  assign id_0 = 1'h0 ? id_4 : id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    output wor   id_1,
    input  tri1  id_2,
    input  wand  id_3,
    output logic id_4
);
  initial begin
    id_4 <= id_3 - 1;
    #1;
  end
  module_0(
      id_1, id_1, id_1
  );
endmodule
module module_2 (
    output wor   id_0,
    input  tri0  id_1,
    output logic id_2,
    output wand  id_3,
    input  logic id_4,
    input  uwire id_5
);
  module_0(
      id_3, id_0, id_0
  );
  always @(*) begin
    id_0 = 1;
    id_2 <= id_4;
  end
  wire id_7;
endmodule
