{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 16:32:17 2013 " "Info: Processing started: Fri May 24 16:32:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_CLOCK.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DE2_CLOCK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_CLOCK-a " "Info: Found design unit 1: DE2_CLOCK-a" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/altera/第2次电子万年历试验素材/LCD显示汉字吉/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DE2_CLOCK " "Info: Found entity 1: DE2_CLOCK" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/altera/第2次电子万年历试验素材/LCD显示汉字吉/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_CLOCK " "Info: Elaborating entity \"DE2_CLOCK\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET_LED DE2_CLOCK.vhd(9) " "Warning (10541): VHDL Signal Declaration warning at DE2_CLOCK.vhd(9): used implicit default value for signal \"RESET_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/altera/第2次电子万年历试验素材/LCD显示汉字吉/DE2_CLOCK.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEC_LED DE2_CLOCK.vhd(9) " "Warning (10541): VHDL Signal Declaration warning at DE2_CLOCK.vhd(9): used implicit default value for signal \"SEC_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/altera/第2次电子万年历试验素材/LCD显示汉字吉/DE2_CLOCK.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LCD_E DE2_CLOCK.vhd(47) " "Warning (10631): VHDL Process Statement warning at DE2_CLOCK.vhd(47): inferring latch(es) for signal or variable \"LCD_E\", which holds its previous value in one or more paths through the process" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/altera/第2次电子万年历试验素材/LCD显示汉字吉/DE2_CLOCK.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_E DE2_CLOCK.vhd(47) " "Info (10041): Inferred latch for \"LCD_E\" at DE2_CLOCK.vhd(47)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/altera/第2次电子万年历试验素材/LCD显示汉字吉/DE2_CLOCK.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LCD_E DE2_CLOCK.vhd(28) " "Error (10028): Can't resolve multiple constant drivers for net \"LCD_E\" at DE2_CLOCK.vhd(28)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/altera/第2次电子万年历试验素材/LCD显示汉字吉/DE2_CLOCK.vhd" 28 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "DE2_CLOCK.vhd(47) " "Error (10029): Constant driver at DE2_CLOCK.vhd(47)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/altera/第2次电子万年历试验素材/LCD显示汉字吉/DE2_CLOCK.vhd" 47 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Error: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 24 16:32:23 2013 " "Error: Processing ended: Fri May 24 16:32:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Error: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
