
egttocan.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e40  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08008f4c  08008f4c  00018f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ff0  08008ff0  00020180  2**0
                  CONTENTS
  4 .ARM          00000000  08008ff0  08008ff0  00020180  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008ff0  08008ff0  00020180  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ff0  08008ff0  00018ff0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ff4  08008ff4  00018ff4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000180  20000000  08008ff8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000129c  20000180  08009178  00020180  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000141c  08009178  0002141c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020180  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201a9  2**0
                  CONTENTS, READONLY
 13 .debug_info   000106e3  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000034d5  00000000  00000000  000308cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000de8  00000000  00000000  00033da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a4c  00000000  00000000  00034b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a416  00000000  00000000  000355dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000128ee  00000000  00000000  0004f9f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c355  00000000  00000000  000622e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003700  00000000  00000000  000ee638  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000f1d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000180 	.word	0x20000180
 8000128:	00000000 	.word	0x00000000
 800012c:	08008f34 	.word	0x08008f34

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000184 	.word	0x20000184
 8000148:	08008f34 	.word	0x08008f34

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b590      	push	{r4, r7, lr}
 800015e:	b087      	sub	sp, #28
 8000160:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000162:	f000 fb61 	bl	8000828 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000166:	f000 f85b 	bl	8000220 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016a:	f000 f973 	bl	8000454 <MX_GPIO_Init>
  MX_DMA_Init();
 800016e:	f000 f953 	bl	8000418 <MX_DMA_Init>
  MX_ADC1_Init();
 8000172:	f000 f8b3 	bl	80002dc <MX_ADC1_Init>
  MX_CAN_Init();
 8000176:	f000 f91b 	bl	80003b0 <MX_CAN_Init>
  MX_USB_DEVICE_Init();
 800017a:	f008 fa13 	bl	80085a4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN WHILE */
  volatile static uint16_t value[4];
  uint16_t voltage[4];
  uint16_t temp[4];

  HAL_ADCEx_Calibration_Start(&hadc1);
 800017e:	4824      	ldr	r0, [pc, #144]	; (8000210 <main+0xb4>)
 8000180:	f000 ffa4 	bl	80010cc <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)value, 4);
 8000184:	2204      	movs	r2, #4
 8000186:	4923      	ldr	r1, [pc, #140]	; (8000214 <main+0xb8>)
 8000188:	4821      	ldr	r0, [pc, #132]	; (8000210 <main+0xb4>)
 800018a:	f000 fcab 	bl	8000ae4 <HAL_ADC_Start_DMA>

  while (1)
  {
	  for(int i = 0; i < 4; i++)
 800018e:	2300      	movs	r3, #0
 8000190:	617b      	str	r3, [r7, #20]
 8000192:	e023      	b.n	80001dc <main+0x80>
	  {
		  voltage[i] = ADC_Conversion(value[i]);
 8000194:	4a1f      	ldr	r2, [pc, #124]	; (8000214 <main+0xb8>)
 8000196:	697b      	ldr	r3, [r7, #20]
 8000198:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800019c:	b29b      	uxth	r3, r3
 800019e:	4618      	mov	r0, r3
 80001a0:	f000 f9a4 	bl	80004ec <ADC_Conversion>
 80001a4:	4603      	mov	r3, r0
 80001a6:	461a      	mov	r2, r3
 80001a8:	697b      	ldr	r3, [r7, #20]
 80001aa:	005b      	lsls	r3, r3, #1
 80001ac:	3318      	adds	r3, #24
 80001ae:	443b      	add	r3, r7
 80001b0:	f823 2c0c 	strh.w	r2, [r3, #-12]
		  temp[i] = Thermocouple_Temp(voltage[i]);
 80001b4:	697b      	ldr	r3, [r7, #20]
 80001b6:	005b      	lsls	r3, r3, #1
 80001b8:	3318      	adds	r3, #24
 80001ba:	443b      	add	r3, r7
 80001bc:	f833 3c0c 	ldrh.w	r3, [r3, #-12]
 80001c0:	4618      	mov	r0, r3
 80001c2:	f000 f9a9 	bl	8000518 <Thermocouple_Temp>
 80001c6:	4603      	mov	r3, r0
 80001c8:	461a      	mov	r2, r3
 80001ca:	697b      	ldr	r3, [r7, #20]
 80001cc:	005b      	lsls	r3, r3, #1
 80001ce:	3318      	adds	r3, #24
 80001d0:	443b      	add	r3, r7
 80001d2:	f823 2c14 	strh.w	r2, [r3, #-20]
	  for(int i = 0; i < 4; i++)
 80001d6:	697b      	ldr	r3, [r7, #20]
 80001d8:	3301      	adds	r3, #1
 80001da:	617b      	str	r3, [r7, #20]
 80001dc:	697b      	ldr	r3, [r7, #20]
 80001de:	2b03      	cmp	r3, #3
 80001e0:	ddd8      	ble.n	8000194 <main+0x38>
	  }
	  CDC_Transmit_FS(data, strlen(data));
 80001e2:	4b0d      	ldr	r3, [pc, #52]	; (8000218 <main+0xbc>)
 80001e4:	681c      	ldr	r4, [r3, #0]
 80001e6:	4b0c      	ldr	r3, [pc, #48]	; (8000218 <main+0xbc>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	4618      	mov	r0, r3
 80001ec:	f7ff ffae 	bl	800014c <strlen>
 80001f0:	4603      	mov	r3, r0
 80001f2:	b29b      	uxth	r3, r3
 80001f4:	4619      	mov	r1, r3
 80001f6:	4620      	mov	r0, r4
 80001f8:	f008 fa92 	bl	8008720 <CDC_Transmit_FS>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 80001fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000200:	4806      	ldr	r0, [pc, #24]	; (800021c <main+0xc0>)
 8000202:	f001 ffd1 	bl	80021a8 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000206:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800020a:	f000 fb6f 	bl	80008ec <HAL_Delay>
	  for(int i = 0; i < 4; i++)
 800020e:	e7be      	b.n	800018e <main+0x32>
 8000210:	2000019c 	.word	0x2000019c
 8000214:	20000238 	.word	0x20000238
 8000218:	20000000 	.word	0x20000000
 800021c:	40010c00 	.word	0x40010c00

08000220 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b094      	sub	sp, #80	; 0x50
 8000224:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000226:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800022a:	2228      	movs	r2, #40	; 0x28
 800022c:	2100      	movs	r1, #0
 800022e:	4618      	mov	r0, r3
 8000230:	f008 fe54 	bl	8008edc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000234:	f107 0314 	add.w	r3, r7, #20
 8000238:	2200      	movs	r2, #0
 800023a:	601a      	str	r2, [r3, #0]
 800023c:	605a      	str	r2, [r3, #4]
 800023e:	609a      	str	r2, [r3, #8]
 8000240:	60da      	str	r2, [r3, #12]
 8000242:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000244:	1d3b      	adds	r3, r7, #4
 8000246:	2200      	movs	r2, #0
 8000248:	601a      	str	r2, [r3, #0]
 800024a:	605a      	str	r2, [r3, #4]
 800024c:	609a      	str	r2, [r3, #8]
 800024e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000250:	2301      	movs	r3, #1
 8000252:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000254:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000258:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800025a:	2300      	movs	r3, #0
 800025c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800025e:	2301      	movs	r3, #1
 8000260:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000262:	2302      	movs	r3, #2
 8000264:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000266:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800026a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 800026c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000270:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000272:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000276:	4618      	mov	r0, r3
 8000278:	f003 fd1e 	bl	8003cb8 <HAL_RCC_OscConfig>
 800027c:	4603      	mov	r3, r0
 800027e:	2b00      	cmp	r3, #0
 8000280:	d001      	beq.n	8000286 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000282:	f000 f95d 	bl	8000540 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000286:	230f      	movs	r3, #15
 8000288:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800028a:	2302      	movs	r3, #2
 800028c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800028e:	2300      	movs	r3, #0
 8000290:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000292:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000296:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000298:	2300      	movs	r3, #0
 800029a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800029c:	f107 0314 	add.w	r3, r7, #20
 80002a0:	2101      	movs	r1, #1
 80002a2:	4618      	mov	r0, r3
 80002a4:	f003 ff8a 	bl	80041bc <HAL_RCC_ClockConfig>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d001      	beq.n	80002b2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80002ae:	f000 f947 	bl	8000540 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 80002b2:	2312      	movs	r3, #18
 80002b4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 80002b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80002ba:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80002bc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80002c0:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002c2:	1d3b      	adds	r3, r7, #4
 80002c4:	4618      	mov	r0, r3
 80002c6:	f004 f8f5 	bl	80044b4 <HAL_RCCEx_PeriphCLKConfig>
 80002ca:	4603      	mov	r3, r0
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d001      	beq.n	80002d4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80002d0:	f000 f936 	bl	8000540 <Error_Handler>
  }
}
 80002d4:	bf00      	nop
 80002d6:	3750      	adds	r7, #80	; 0x50
 80002d8:	46bd      	mov	sp, r7
 80002da:	bd80      	pop	{r7, pc}

080002dc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b084      	sub	sp, #16
 80002e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002e2:	1d3b      	adds	r3, r7, #4
 80002e4:	2200      	movs	r2, #0
 80002e6:	601a      	str	r2, [r3, #0]
 80002e8:	605a      	str	r2, [r3, #4]
 80002ea:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80002ec:	4b2e      	ldr	r3, [pc, #184]	; (80003a8 <MX_ADC1_Init+0xcc>)
 80002ee:	4a2f      	ldr	r2, [pc, #188]	; (80003ac <MX_ADC1_Init+0xd0>)
 80002f0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80002f2:	4b2d      	ldr	r3, [pc, #180]	; (80003a8 <MX_ADC1_Init+0xcc>)
 80002f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80002f8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80002fa:	4b2b      	ldr	r3, [pc, #172]	; (80003a8 <MX_ADC1_Init+0xcc>)
 80002fc:	2201      	movs	r2, #1
 80002fe:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000300:	4b29      	ldr	r3, [pc, #164]	; (80003a8 <MX_ADC1_Init+0xcc>)
 8000302:	2200      	movs	r2, #0
 8000304:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000306:	4b28      	ldr	r3, [pc, #160]	; (80003a8 <MX_ADC1_Init+0xcc>)
 8000308:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800030c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800030e:	4b26      	ldr	r3, [pc, #152]	; (80003a8 <MX_ADC1_Init+0xcc>)
 8000310:	2200      	movs	r2, #0
 8000312:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8000314:	4b24      	ldr	r3, [pc, #144]	; (80003a8 <MX_ADC1_Init+0xcc>)
 8000316:	2204      	movs	r2, #4
 8000318:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800031a:	4823      	ldr	r0, [pc, #140]	; (80003a8 <MX_ADC1_Init+0xcc>)
 800031c:	f000 fb0a 	bl	8000934 <HAL_ADC_Init>
 8000320:	4603      	mov	r3, r0
 8000322:	2b00      	cmp	r3, #0
 8000324:	d001      	beq.n	800032a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000326:	f000 f90b 	bl	8000540 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800032a:	2303      	movs	r3, #3
 800032c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800032e:	2301      	movs	r3, #1
 8000330:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000332:	2307      	movs	r3, #7
 8000334:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000336:	1d3b      	adds	r3, r7, #4
 8000338:	4619      	mov	r1, r3
 800033a:	481b      	ldr	r0, [pc, #108]	; (80003a8 <MX_ADC1_Init+0xcc>)
 800033c:	f000 fccc 	bl	8000cd8 <HAL_ADC_ConfigChannel>
 8000340:	4603      	mov	r3, r0
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000346:	f000 f8fb 	bl	8000540 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800034a:	2304      	movs	r3, #4
 800034c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800034e:	2302      	movs	r3, #2
 8000350:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000352:	1d3b      	adds	r3, r7, #4
 8000354:	4619      	mov	r1, r3
 8000356:	4814      	ldr	r0, [pc, #80]	; (80003a8 <MX_ADC1_Init+0xcc>)
 8000358:	f000 fcbe 	bl	8000cd8 <HAL_ADC_ConfigChannel>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d001      	beq.n	8000366 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000362:	f000 f8ed 	bl	8000540 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000366:	2305      	movs	r3, #5
 8000368:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800036a:	2303      	movs	r3, #3
 800036c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800036e:	1d3b      	adds	r3, r7, #4
 8000370:	4619      	mov	r1, r3
 8000372:	480d      	ldr	r0, [pc, #52]	; (80003a8 <MX_ADC1_Init+0xcc>)
 8000374:	f000 fcb0 	bl	8000cd8 <HAL_ADC_ConfigChannel>
 8000378:	4603      	mov	r3, r0
 800037a:	2b00      	cmp	r3, #0
 800037c:	d001      	beq.n	8000382 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800037e:	f000 f8df 	bl	8000540 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000382:	2306      	movs	r3, #6
 8000384:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000386:	2304      	movs	r3, #4
 8000388:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800038a:	1d3b      	adds	r3, r7, #4
 800038c:	4619      	mov	r1, r3
 800038e:	4806      	ldr	r0, [pc, #24]	; (80003a8 <MX_ADC1_Init+0xcc>)
 8000390:	f000 fca2 	bl	8000cd8 <HAL_ADC_ConfigChannel>
 8000394:	4603      	mov	r3, r0
 8000396:	2b00      	cmp	r3, #0
 8000398:	d001      	beq.n	800039e <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 800039a:	f000 f8d1 	bl	8000540 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800039e:	bf00      	nop
 80003a0:	3710      	adds	r7, #16
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bd80      	pop	{r7, pc}
 80003a6:	bf00      	nop
 80003a8:	2000019c 	.word	0x2000019c
 80003ac:	40012400 	.word	0x40012400

080003b0 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80003b4:	4b16      	ldr	r3, [pc, #88]	; (8000410 <MX_CAN_Init+0x60>)
 80003b6:	4a17      	ldr	r2, [pc, #92]	; (8000414 <MX_CAN_Init+0x64>)
 80003b8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 80003ba:	4b15      	ldr	r3, [pc, #84]	; (8000410 <MX_CAN_Init+0x60>)
 80003bc:	2210      	movs	r2, #16
 80003be:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80003c0:	4b13      	ldr	r3, [pc, #76]	; (8000410 <MX_CAN_Init+0x60>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80003c6:	4b12      	ldr	r3, [pc, #72]	; (8000410 <MX_CAN_Init+0x60>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 80003cc:	4b10      	ldr	r3, [pc, #64]	; (8000410 <MX_CAN_Init+0x60>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80003d2:	4b0f      	ldr	r3, [pc, #60]	; (8000410 <MX_CAN_Init+0x60>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80003d8:	4b0d      	ldr	r3, [pc, #52]	; (8000410 <MX_CAN_Init+0x60>)
 80003da:	2200      	movs	r2, #0
 80003dc:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80003de:	4b0c      	ldr	r3, [pc, #48]	; (8000410 <MX_CAN_Init+0x60>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80003e4:	4b0a      	ldr	r3, [pc, #40]	; (8000410 <MX_CAN_Init+0x60>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80003ea:	4b09      	ldr	r3, [pc, #36]	; (8000410 <MX_CAN_Init+0x60>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80003f0:	4b07      	ldr	r3, [pc, #28]	; (8000410 <MX_CAN_Init+0x60>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80003f6:	4b06      	ldr	r3, [pc, #24]	; (8000410 <MX_CAN_Init+0x60>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80003fc:	4804      	ldr	r0, [pc, #16]	; (8000410 <MX_CAN_Init+0x60>)
 80003fe:	f000 ff13 	bl	8001228 <HAL_CAN_Init>
 8000402:	4603      	mov	r3, r0
 8000404:	2b00      	cmp	r3, #0
 8000406:	d001      	beq.n	800040c <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 8000408:	f000 f89a 	bl	8000540 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 800040c:	bf00      	nop
 800040e:	bd80      	pop	{r7, pc}
 8000410:	20000210 	.word	0x20000210
 8000414:	40006400 	.word	0x40006400

08000418 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b082      	sub	sp, #8
 800041c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800041e:	4b0c      	ldr	r3, [pc, #48]	; (8000450 <MX_DMA_Init+0x38>)
 8000420:	695b      	ldr	r3, [r3, #20]
 8000422:	4a0b      	ldr	r2, [pc, #44]	; (8000450 <MX_DMA_Init+0x38>)
 8000424:	f043 0301 	orr.w	r3, r3, #1
 8000428:	6153      	str	r3, [r2, #20]
 800042a:	4b09      	ldr	r3, [pc, #36]	; (8000450 <MX_DMA_Init+0x38>)
 800042c:	695b      	ldr	r3, [r3, #20]
 800042e:	f003 0301 	and.w	r3, r3, #1
 8000432:	607b      	str	r3, [r7, #4]
 8000434:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 8000436:	2200      	movs	r2, #0
 8000438:	2102      	movs	r1, #2
 800043a:	200b      	movs	r0, #11
 800043c:	f001 faf3 	bl	8001a26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000440:	200b      	movs	r0, #11
 8000442:	f001 fb0c 	bl	8001a5e <HAL_NVIC_EnableIRQ>

}
 8000446:	bf00      	nop
 8000448:	3708      	adds	r7, #8
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
 800044e:	bf00      	nop
 8000450:	40021000 	.word	0x40021000

08000454 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b088      	sub	sp, #32
 8000458:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800045a:	f107 0310 	add.w	r3, r7, #16
 800045e:	2200      	movs	r2, #0
 8000460:	601a      	str	r2, [r3, #0]
 8000462:	605a      	str	r2, [r3, #4]
 8000464:	609a      	str	r2, [r3, #8]
 8000466:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000468:	4b1e      	ldr	r3, [pc, #120]	; (80004e4 <MX_GPIO_Init+0x90>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	4a1d      	ldr	r2, [pc, #116]	; (80004e4 <MX_GPIO_Init+0x90>)
 800046e:	f043 0320 	orr.w	r3, r3, #32
 8000472:	6193      	str	r3, [r2, #24]
 8000474:	4b1b      	ldr	r3, [pc, #108]	; (80004e4 <MX_GPIO_Init+0x90>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	f003 0320 	and.w	r3, r3, #32
 800047c:	60fb      	str	r3, [r7, #12]
 800047e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000480:	4b18      	ldr	r3, [pc, #96]	; (80004e4 <MX_GPIO_Init+0x90>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	4a17      	ldr	r2, [pc, #92]	; (80004e4 <MX_GPIO_Init+0x90>)
 8000486:	f043 0304 	orr.w	r3, r3, #4
 800048a:	6193      	str	r3, [r2, #24]
 800048c:	4b15      	ldr	r3, [pc, #84]	; (80004e4 <MX_GPIO_Init+0x90>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	f003 0304 	and.w	r3, r3, #4
 8000494:	60bb      	str	r3, [r7, #8]
 8000496:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000498:	4b12      	ldr	r3, [pc, #72]	; (80004e4 <MX_GPIO_Init+0x90>)
 800049a:	699b      	ldr	r3, [r3, #24]
 800049c:	4a11      	ldr	r2, [pc, #68]	; (80004e4 <MX_GPIO_Init+0x90>)
 800049e:	f043 0308 	orr.w	r3, r3, #8
 80004a2:	6193      	str	r3, [r2, #24]
 80004a4:	4b0f      	ldr	r3, [pc, #60]	; (80004e4 <MX_GPIO_Init+0x90>)
 80004a6:	699b      	ldr	r3, [r3, #24]
 80004a8:	f003 0308 	and.w	r3, r3, #8
 80004ac:	607b      	str	r3, [r7, #4]
 80004ae:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80004b0:	2200      	movs	r2, #0
 80004b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004b6:	480c      	ldr	r0, [pc, #48]	; (80004e8 <MX_GPIO_Init+0x94>)
 80004b8:	f001 fe5e 	bl	8002178 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80004bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80004c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004c2:	2301      	movs	r3, #1
 80004c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c6:	2300      	movs	r3, #0
 80004c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ca:	2302      	movs	r3, #2
 80004cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004ce:	f107 0310 	add.w	r3, r7, #16
 80004d2:	4619      	mov	r1, r3
 80004d4:	4804      	ldr	r0, [pc, #16]	; (80004e8 <MX_GPIO_Init+0x94>)
 80004d6:	f001 fccb 	bl	8001e70 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004da:	bf00      	nop
 80004dc:	3720      	adds	r7, #32
 80004de:	46bd      	mov	sp, r7
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	40021000 	.word	0x40021000
 80004e8:	40010c00 	.word	0x40010c00

080004ec <ADC_Conversion>:

/* USER CODE BEGIN 4 */
uint16_t ADC_Conversion(uint16_t ucADCread)
{
 80004ec:	b480      	push	{r7}
 80004ee:	b085      	sub	sp, #20
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	4603      	mov	r3, r0
 80004f4:	80fb      	strh	r3, [r7, #6]
	uint16_t ADCvoltage;
	ADCvoltage = ucADCread * 8 / 10;
 80004f6:	88fb      	ldrh	r3, [r7, #6]
 80004f8:	00db      	lsls	r3, r3, #3
 80004fa:	4a06      	ldr	r2, [pc, #24]	; (8000514 <ADC_Conversion+0x28>)
 80004fc:	fb82 1203 	smull	r1, r2, r2, r3
 8000500:	1092      	asrs	r2, r2, #2
 8000502:	17db      	asrs	r3, r3, #31
 8000504:	1ad3      	subs	r3, r2, r3
 8000506:	81fb      	strh	r3, [r7, #14]
	return ADCvoltage;
 8000508:	89fb      	ldrh	r3, [r7, #14]
}
 800050a:	4618      	mov	r0, r3
 800050c:	3714      	adds	r7, #20
 800050e:	46bd      	mov	sp, r7
 8000510:	bc80      	pop	{r7}
 8000512:	4770      	bx	lr
 8000514:	66666667 	.word	0x66666667

08000518 <Thermocouple_Temp>:
uint16_t Thermocouple_Temp(uint16_t ADC_Voltage)
{
 8000518:	b480      	push	{r7}
 800051a:	b085      	sub	sp, #20
 800051c:	af00      	add	r7, sp, #0
 800051e:	4603      	mov	r3, r0
 8000520:	80fb      	strh	r3, [r7, #6]
	uint16_t Tmj;
	Tmj = ADC_Voltage / 5;
 8000522:	88fb      	ldrh	r3, [r7, #6]
 8000524:	4a05      	ldr	r2, [pc, #20]	; (800053c <Thermocouple_Temp+0x24>)
 8000526:	fba2 2303 	umull	r2, r3, r2, r3
 800052a:	089b      	lsrs	r3, r3, #2
 800052c:	81fb      	strh	r3, [r7, #14]
	return Tmj;
 800052e:	89fb      	ldrh	r3, [r7, #14]
}
 8000530:	4618      	mov	r0, r3
 8000532:	3714      	adds	r7, #20
 8000534:	46bd      	mov	sp, r7
 8000536:	bc80      	pop	{r7}
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	cccccccd 	.word	0xcccccccd

08000540 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000544:	b672      	cpsid	i
}
 8000546:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000548:	e7fe      	b.n	8000548 <Error_Handler+0x8>
	...

0800054c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800054c:	b480      	push	{r7}
 800054e:	b085      	sub	sp, #20
 8000550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000552:	4b15      	ldr	r3, [pc, #84]	; (80005a8 <HAL_MspInit+0x5c>)
 8000554:	699b      	ldr	r3, [r3, #24]
 8000556:	4a14      	ldr	r2, [pc, #80]	; (80005a8 <HAL_MspInit+0x5c>)
 8000558:	f043 0301 	orr.w	r3, r3, #1
 800055c:	6193      	str	r3, [r2, #24]
 800055e:	4b12      	ldr	r3, [pc, #72]	; (80005a8 <HAL_MspInit+0x5c>)
 8000560:	699b      	ldr	r3, [r3, #24]
 8000562:	f003 0301 	and.w	r3, r3, #1
 8000566:	60bb      	str	r3, [r7, #8]
 8000568:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800056a:	4b0f      	ldr	r3, [pc, #60]	; (80005a8 <HAL_MspInit+0x5c>)
 800056c:	69db      	ldr	r3, [r3, #28]
 800056e:	4a0e      	ldr	r2, [pc, #56]	; (80005a8 <HAL_MspInit+0x5c>)
 8000570:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000574:	61d3      	str	r3, [r2, #28]
 8000576:	4b0c      	ldr	r3, [pc, #48]	; (80005a8 <HAL_MspInit+0x5c>)
 8000578:	69db      	ldr	r3, [r3, #28]
 800057a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800057e:	607b      	str	r3, [r7, #4]
 8000580:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000582:	4b0a      	ldr	r3, [pc, #40]	; (80005ac <HAL_MspInit+0x60>)
 8000584:	685b      	ldr	r3, [r3, #4]
 8000586:	60fb      	str	r3, [r7, #12]
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800058e:	60fb      	str	r3, [r7, #12]
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000596:	60fb      	str	r3, [r7, #12]
 8000598:	4a04      	ldr	r2, [pc, #16]	; (80005ac <HAL_MspInit+0x60>)
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800059e:	bf00      	nop
 80005a0:	3714      	adds	r7, #20
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bc80      	pop	{r7}
 80005a6:	4770      	bx	lr
 80005a8:	40021000 	.word	0x40021000
 80005ac:	40010000 	.word	0x40010000

080005b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b088      	sub	sp, #32
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b8:	f107 0310 	add.w	r3, r7, #16
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	605a      	str	r2, [r3, #4]
 80005c2:	609a      	str	r2, [r3, #8]
 80005c4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	4a28      	ldr	r2, [pc, #160]	; (800066c <HAL_ADC_MspInit+0xbc>)
 80005cc:	4293      	cmp	r3, r2
 80005ce:	d149      	bne.n	8000664 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80005d0:	4b27      	ldr	r3, [pc, #156]	; (8000670 <HAL_ADC_MspInit+0xc0>)
 80005d2:	699b      	ldr	r3, [r3, #24]
 80005d4:	4a26      	ldr	r2, [pc, #152]	; (8000670 <HAL_ADC_MspInit+0xc0>)
 80005d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005da:	6193      	str	r3, [r2, #24]
 80005dc:	4b24      	ldr	r3, [pc, #144]	; (8000670 <HAL_ADC_MspInit+0xc0>)
 80005de:	699b      	ldr	r3, [r3, #24]
 80005e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80005e4:	60fb      	str	r3, [r7, #12]
 80005e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e8:	4b21      	ldr	r3, [pc, #132]	; (8000670 <HAL_ADC_MspInit+0xc0>)
 80005ea:	699b      	ldr	r3, [r3, #24]
 80005ec:	4a20      	ldr	r2, [pc, #128]	; (8000670 <HAL_ADC_MspInit+0xc0>)
 80005ee:	f043 0304 	orr.w	r3, r3, #4
 80005f2:	6193      	str	r3, [r2, #24]
 80005f4:	4b1e      	ldr	r3, [pc, #120]	; (8000670 <HAL_ADC_MspInit+0xc0>)
 80005f6:	699b      	ldr	r3, [r3, #24]
 80005f8:	f003 0304 	and.w	r3, r3, #4
 80005fc:	60bb      	str	r3, [r7, #8]
 80005fe:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000600:	2378      	movs	r3, #120	; 0x78
 8000602:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000604:	2303      	movs	r3, #3
 8000606:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000608:	f107 0310 	add.w	r3, r7, #16
 800060c:	4619      	mov	r1, r3
 800060e:	4819      	ldr	r0, [pc, #100]	; (8000674 <HAL_ADC_MspInit+0xc4>)
 8000610:	f001 fc2e 	bl	8001e70 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000614:	4b18      	ldr	r3, [pc, #96]	; (8000678 <HAL_ADC_MspInit+0xc8>)
 8000616:	4a19      	ldr	r2, [pc, #100]	; (800067c <HAL_ADC_MspInit+0xcc>)
 8000618:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800061a:	4b17      	ldr	r3, [pc, #92]	; (8000678 <HAL_ADC_MspInit+0xc8>)
 800061c:	2200      	movs	r2, #0
 800061e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000620:	4b15      	ldr	r3, [pc, #84]	; (8000678 <HAL_ADC_MspInit+0xc8>)
 8000622:	2200      	movs	r2, #0
 8000624:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000626:	4b14      	ldr	r3, [pc, #80]	; (8000678 <HAL_ADC_MspInit+0xc8>)
 8000628:	2280      	movs	r2, #128	; 0x80
 800062a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800062c:	4b12      	ldr	r3, [pc, #72]	; (8000678 <HAL_ADC_MspInit+0xc8>)
 800062e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000632:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000634:	4b10      	ldr	r3, [pc, #64]	; (8000678 <HAL_ADC_MspInit+0xc8>)
 8000636:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800063a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800063c:	4b0e      	ldr	r3, [pc, #56]	; (8000678 <HAL_ADC_MspInit+0xc8>)
 800063e:	2220      	movs	r2, #32
 8000640:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000642:	4b0d      	ldr	r3, [pc, #52]	; (8000678 <HAL_ADC_MspInit+0xc8>)
 8000644:	2200      	movs	r2, #0
 8000646:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000648:	480b      	ldr	r0, [pc, #44]	; (8000678 <HAL_ADC_MspInit+0xc8>)
 800064a:	f001 fa23 	bl	8001a94 <HAL_DMA_Init>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000654:	f7ff ff74 	bl	8000540 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	4a07      	ldr	r2, [pc, #28]	; (8000678 <HAL_ADC_MspInit+0xc8>)
 800065c:	621a      	str	r2, [r3, #32]
 800065e:	4a06      	ldr	r2, [pc, #24]	; (8000678 <HAL_ADC_MspInit+0xc8>)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000664:	bf00      	nop
 8000666:	3720      	adds	r7, #32
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	40012400 	.word	0x40012400
 8000670:	40021000 	.word	0x40021000
 8000674:	40010800 	.word	0x40010800
 8000678:	200001cc 	.word	0x200001cc
 800067c:	40020008 	.word	0x40020008

08000680 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b08a      	sub	sp, #40	; 0x28
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000688:	f107 0314 	add.w	r3, r7, #20
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	609a      	str	r2, [r3, #8]
 8000694:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4a29      	ldr	r2, [pc, #164]	; (8000740 <HAL_CAN_MspInit+0xc0>)
 800069c:	4293      	cmp	r3, r2
 800069e:	d14b      	bne.n	8000738 <HAL_CAN_MspInit+0xb8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80006a0:	4b28      	ldr	r3, [pc, #160]	; (8000744 <HAL_CAN_MspInit+0xc4>)
 80006a2:	69db      	ldr	r3, [r3, #28]
 80006a4:	4a27      	ldr	r2, [pc, #156]	; (8000744 <HAL_CAN_MspInit+0xc4>)
 80006a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006aa:	61d3      	str	r3, [r2, #28]
 80006ac:	4b25      	ldr	r3, [pc, #148]	; (8000744 <HAL_CAN_MspInit+0xc4>)
 80006ae:	69db      	ldr	r3, [r3, #28]
 80006b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80006b4:	613b      	str	r3, [r7, #16]
 80006b6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006b8:	4b22      	ldr	r3, [pc, #136]	; (8000744 <HAL_CAN_MspInit+0xc4>)
 80006ba:	699b      	ldr	r3, [r3, #24]
 80006bc:	4a21      	ldr	r2, [pc, #132]	; (8000744 <HAL_CAN_MspInit+0xc4>)
 80006be:	f043 0308 	orr.w	r3, r3, #8
 80006c2:	6193      	str	r3, [r2, #24]
 80006c4:	4b1f      	ldr	r3, [pc, #124]	; (8000744 <HAL_CAN_MspInit+0xc4>)
 80006c6:	699b      	ldr	r3, [r3, #24]
 80006c8:	f003 0308 	and.w	r3, r3, #8
 80006cc:	60fb      	str	r3, [r7, #12]
 80006ce:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80006d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006d6:	2300      	movs	r3, #0
 80006d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006da:	2300      	movs	r3, #0
 80006dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006de:	f107 0314 	add.w	r3, r7, #20
 80006e2:	4619      	mov	r1, r3
 80006e4:	4818      	ldr	r0, [pc, #96]	; (8000748 <HAL_CAN_MspInit+0xc8>)
 80006e6:	f001 fbc3 	bl	8001e70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80006ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80006ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006f0:	2302      	movs	r3, #2
 80006f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006f4:	2303      	movs	r3, #3
 80006f6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006f8:	f107 0314 	add.w	r3, r7, #20
 80006fc:	4619      	mov	r1, r3
 80006fe:	4812      	ldr	r0, [pc, #72]	; (8000748 <HAL_CAN_MspInit+0xc8>)
 8000700:	f001 fbb6 	bl	8001e70 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8000704:	4b11      	ldr	r3, [pc, #68]	; (800074c <HAL_CAN_MspInit+0xcc>)
 8000706:	685b      	ldr	r3, [r3, #4]
 8000708:	627b      	str	r3, [r7, #36]	; 0x24
 800070a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800070c:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8000710:	627b      	str	r3, [r7, #36]	; 0x24
 8000712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000714:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000718:	627b      	str	r3, [r7, #36]	; 0x24
 800071a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800071c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000720:	627b      	str	r3, [r7, #36]	; 0x24
 8000722:	4a0a      	ldr	r2, [pc, #40]	; (800074c <HAL_CAN_MspInit+0xcc>)
 8000724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000726:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8000728:	2200      	movs	r2, #0
 800072a:	2100      	movs	r1, #0
 800072c:	2014      	movs	r0, #20
 800072e:	f001 f97a 	bl	8001a26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000732:	2014      	movs	r0, #20
 8000734:	f001 f993 	bl	8001a5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000738:	bf00      	nop
 800073a:	3728      	adds	r7, #40	; 0x28
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	40006400 	.word	0x40006400
 8000744:	40021000 	.word	0x40021000
 8000748:	40010c00 	.word	0x40010c00
 800074c:	40010000 	.word	0x40010000

08000750 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000754:	e7fe      	b.n	8000754 <NMI_Handler+0x4>

08000756 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000756:	b480      	push	{r7}
 8000758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800075a:	e7fe      	b.n	800075a <HardFault_Handler+0x4>

0800075c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000760:	e7fe      	b.n	8000760 <MemManage_Handler+0x4>

08000762 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000762:	b480      	push	{r7}
 8000764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000766:	e7fe      	b.n	8000766 <BusFault_Handler+0x4>

08000768 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800076c:	e7fe      	b.n	800076c <UsageFault_Handler+0x4>

0800076e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800076e:	b480      	push	{r7}
 8000770:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000772:	bf00      	nop
 8000774:	46bd      	mov	sp, r7
 8000776:	bc80      	pop	{r7}
 8000778:	4770      	bx	lr

0800077a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800077a:	b480      	push	{r7}
 800077c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800077e:	bf00      	nop
 8000780:	46bd      	mov	sp, r7
 8000782:	bc80      	pop	{r7}
 8000784:	4770      	bx	lr

08000786 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000786:	b480      	push	{r7}
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800078a:	bf00      	nop
 800078c:	46bd      	mov	sp, r7
 800078e:	bc80      	pop	{r7}
 8000790:	4770      	bx	lr

08000792 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000792:	b580      	push	{r7, lr}
 8000794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000796:	f000 f88d 	bl	80008b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
	...

080007a0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80007a4:	4802      	ldr	r0, [pc, #8]	; (80007b0 <DMA1_Channel1_IRQHandler+0x10>)
 80007a6:	f001 fa2f 	bl	8001c08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80007aa:	bf00      	nop
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	200001cc 	.word	0x200001cc

080007b4 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80007b8:	4803      	ldr	r0, [pc, #12]	; (80007c8 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 80007ba:	f000 fe30 	bl	800141e <HAL_CAN_IRQHandler>
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80007be:	4803      	ldr	r0, [pc, #12]	; (80007cc <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 80007c0:	f001 fe30 	bl	8002424 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80007c4:	bf00      	nop
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	20000210 	.word	0x20000210
 80007cc:	20000f0c 	.word	0x20000f0c

080007d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007d4:	bf00      	nop
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bc80      	pop	{r7}
 80007da:	4770      	bx	lr

080007dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007dc:	f7ff fff8 	bl	80007d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007e0:	480b      	ldr	r0, [pc, #44]	; (8000810 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80007e2:	490c      	ldr	r1, [pc, #48]	; (8000814 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80007e4:	4a0c      	ldr	r2, [pc, #48]	; (8000818 <LoopFillZerobss+0x16>)
  movs r3, #0
 80007e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007e8:	e002      	b.n	80007f0 <LoopCopyDataInit>

080007ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007ee:	3304      	adds	r3, #4

080007f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007f4:	d3f9      	bcc.n	80007ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007f6:	4a09      	ldr	r2, [pc, #36]	; (800081c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007f8:	4c09      	ldr	r4, [pc, #36]	; (8000820 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007fc:	e001      	b.n	8000802 <LoopFillZerobss>

080007fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000800:	3204      	adds	r2, #4

08000802 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000802:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000804:	d3fb      	bcc.n	80007fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000806:	f008 fb71 	bl	8008eec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800080a:	f7ff fca7 	bl	800015c <main>
  bx lr
 800080e:	4770      	bx	lr
  ldr r0, =_sdata
 8000810:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000814:	20000180 	.word	0x20000180
  ldr r2, =_sidata
 8000818:	08008ff8 	.word	0x08008ff8
  ldr r2, =_sbss
 800081c:	20000180 	.word	0x20000180
  ldr r4, =_ebss
 8000820:	2000141c 	.word	0x2000141c

08000824 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000824:	e7fe      	b.n	8000824 <ADC1_2_IRQHandler>
	...

08000828 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800082c:	4b08      	ldr	r3, [pc, #32]	; (8000850 <HAL_Init+0x28>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a07      	ldr	r2, [pc, #28]	; (8000850 <HAL_Init+0x28>)
 8000832:	f043 0310 	orr.w	r3, r3, #16
 8000836:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000838:	2003      	movs	r0, #3
 800083a:	f001 f8e9 	bl	8001a10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800083e:	200f      	movs	r0, #15
 8000840:	f000 f808 	bl	8000854 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000844:	f7ff fe82 	bl	800054c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000848:	2300      	movs	r3, #0
}
 800084a:	4618      	mov	r0, r3
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	40022000 	.word	0x40022000

08000854 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800085c:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <HAL_InitTick+0x54>)
 800085e:	681a      	ldr	r2, [r3, #0]
 8000860:	4b12      	ldr	r3, [pc, #72]	; (80008ac <HAL_InitTick+0x58>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	4619      	mov	r1, r3
 8000866:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800086a:	fbb3 f3f1 	udiv	r3, r3, r1
 800086e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000872:	4618      	mov	r0, r3
 8000874:	f001 f901 	bl	8001a7a <HAL_SYSTICK_Config>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800087e:	2301      	movs	r3, #1
 8000880:	e00e      	b.n	80008a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	2b0f      	cmp	r3, #15
 8000886:	d80a      	bhi.n	800089e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000888:	2200      	movs	r2, #0
 800088a:	6879      	ldr	r1, [r7, #4]
 800088c:	f04f 30ff 	mov.w	r0, #4294967295
 8000890:	f001 f8c9 	bl	8001a26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000894:	4a06      	ldr	r2, [pc, #24]	; (80008b0 <HAL_InitTick+0x5c>)
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800089a:	2300      	movs	r3, #0
 800089c:	e000      	b.n	80008a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800089e:	2301      	movs	r3, #1
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	3708      	adds	r7, #8
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	20000004 	.word	0x20000004
 80008ac:	2000000c 	.word	0x2000000c
 80008b0:	20000008 	.word	0x20000008

080008b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008b8:	4b05      	ldr	r3, [pc, #20]	; (80008d0 <HAL_IncTick+0x1c>)
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	461a      	mov	r2, r3
 80008be:	4b05      	ldr	r3, [pc, #20]	; (80008d4 <HAL_IncTick+0x20>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	4413      	add	r3, r2
 80008c4:	4a03      	ldr	r2, [pc, #12]	; (80008d4 <HAL_IncTick+0x20>)
 80008c6:	6013      	str	r3, [r2, #0]
}
 80008c8:	bf00      	nop
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bc80      	pop	{r7}
 80008ce:	4770      	bx	lr
 80008d0:	2000000c 	.word	0x2000000c
 80008d4:	20000240 	.word	0x20000240

080008d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  return uwTick;
 80008dc:	4b02      	ldr	r3, [pc, #8]	; (80008e8 <HAL_GetTick+0x10>)
 80008de:	681b      	ldr	r3, [r3, #0]
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bc80      	pop	{r7}
 80008e6:	4770      	bx	lr
 80008e8:	20000240 	.word	0x20000240

080008ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008f4:	f7ff fff0 	bl	80008d8 <HAL_GetTick>
 80008f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000904:	d005      	beq.n	8000912 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000906:	4b0a      	ldr	r3, [pc, #40]	; (8000930 <HAL_Delay+0x44>)
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	461a      	mov	r2, r3
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	4413      	add	r3, r2
 8000910:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000912:	bf00      	nop
 8000914:	f7ff ffe0 	bl	80008d8 <HAL_GetTick>
 8000918:	4602      	mov	r2, r0
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	1ad3      	subs	r3, r2, r3
 800091e:	68fa      	ldr	r2, [r7, #12]
 8000920:	429a      	cmp	r2, r3
 8000922:	d8f7      	bhi.n	8000914 <HAL_Delay+0x28>
  {
  }
}
 8000924:	bf00      	nop
 8000926:	bf00      	nop
 8000928:	3710      	adds	r7, #16
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	2000000c 	.word	0x2000000c

08000934 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800093c:	2300      	movs	r3, #0
 800093e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000940:	2300      	movs	r3, #0
 8000942:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000944:	2300      	movs	r3, #0
 8000946:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000948:	2300      	movs	r3, #0
 800094a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d101      	bne.n	8000956 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000952:	2301      	movs	r3, #1
 8000954:	e0be      	b.n	8000ad4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	689b      	ldr	r3, [r3, #8]
 800095a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000960:	2b00      	cmp	r3, #0
 8000962:	d109      	bne.n	8000978 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2200      	movs	r2, #0
 8000968:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	2200      	movs	r2, #0
 800096e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000972:	6878      	ldr	r0, [r7, #4]
 8000974:	f7ff fe1c 	bl	80005b0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000978:	6878      	ldr	r0, [r7, #4]
 800097a:	f000 faff 	bl	8000f7c <ADC_ConversionStop_Disable>
 800097e:	4603      	mov	r3, r0
 8000980:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000986:	f003 0310 	and.w	r3, r3, #16
 800098a:	2b00      	cmp	r3, #0
 800098c:	f040 8099 	bne.w	8000ac2 <HAL_ADC_Init+0x18e>
 8000990:	7dfb      	ldrb	r3, [r7, #23]
 8000992:	2b00      	cmp	r3, #0
 8000994:	f040 8095 	bne.w	8000ac2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800099c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80009a0:	f023 0302 	bic.w	r3, r3, #2
 80009a4:	f043 0202 	orr.w	r2, r3, #2
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80009b4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	7b1b      	ldrb	r3, [r3, #12]
 80009ba:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80009bc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80009be:	68ba      	ldr	r2, [r7, #8]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	689b      	ldr	r3, [r3, #8]
 80009c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80009cc:	d003      	beq.n	80009d6 <HAL_ADC_Init+0xa2>
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	689b      	ldr	r3, [r3, #8]
 80009d2:	2b01      	cmp	r3, #1
 80009d4:	d102      	bne.n	80009dc <HAL_ADC_Init+0xa8>
 80009d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009da:	e000      	b.n	80009de <HAL_ADC_Init+0xaa>
 80009dc:	2300      	movs	r3, #0
 80009de:	693a      	ldr	r2, [r7, #16]
 80009e0:	4313      	orrs	r3, r2
 80009e2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	7d1b      	ldrb	r3, [r3, #20]
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d119      	bne.n	8000a20 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	7b1b      	ldrb	r3, [r3, #12]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d109      	bne.n	8000a08 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	699b      	ldr	r3, [r3, #24]
 80009f8:	3b01      	subs	r3, #1
 80009fa:	035a      	lsls	r2, r3, #13
 80009fc:	693b      	ldr	r3, [r7, #16]
 80009fe:	4313      	orrs	r3, r2
 8000a00:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000a04:	613b      	str	r3, [r7, #16]
 8000a06:	e00b      	b.n	8000a20 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a0c:	f043 0220 	orr.w	r2, r3, #32
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a18:	f043 0201 	orr.w	r2, r3, #1
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	685b      	ldr	r3, [r3, #4]
 8000a26:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	693a      	ldr	r2, [r7, #16]
 8000a30:	430a      	orrs	r2, r1
 8000a32:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	689a      	ldr	r2, [r3, #8]
 8000a3a:	4b28      	ldr	r3, [pc, #160]	; (8000adc <HAL_ADC_Init+0x1a8>)
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	687a      	ldr	r2, [r7, #4]
 8000a40:	6812      	ldr	r2, [r2, #0]
 8000a42:	68b9      	ldr	r1, [r7, #8]
 8000a44:	430b      	orrs	r3, r1
 8000a46:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	689b      	ldr	r3, [r3, #8]
 8000a4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000a50:	d003      	beq.n	8000a5a <HAL_ADC_Init+0x126>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	689b      	ldr	r3, [r3, #8]
 8000a56:	2b01      	cmp	r3, #1
 8000a58:	d104      	bne.n	8000a64 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	691b      	ldr	r3, [r3, #16]
 8000a5e:	3b01      	subs	r3, #1
 8000a60:	051b      	lsls	r3, r3, #20
 8000a62:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a6a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	68fa      	ldr	r2, [r7, #12]
 8000a74:	430a      	orrs	r2, r1
 8000a76:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	689a      	ldr	r2, [r3, #8]
 8000a7e:	4b18      	ldr	r3, [pc, #96]	; (8000ae0 <HAL_ADC_Init+0x1ac>)
 8000a80:	4013      	ands	r3, r2
 8000a82:	68ba      	ldr	r2, [r7, #8]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	d10b      	bne.n	8000aa0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a92:	f023 0303 	bic.w	r3, r3, #3
 8000a96:	f043 0201 	orr.w	r2, r3, #1
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000a9e:	e018      	b.n	8000ad2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000aa4:	f023 0312 	bic.w	r3, r3, #18
 8000aa8:	f043 0210 	orr.w	r2, r3, #16
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ab4:	f043 0201 	orr.w	r2, r3, #1
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000abc:	2301      	movs	r3, #1
 8000abe:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ac0:	e007      	b.n	8000ad2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ac6:	f043 0210 	orr.w	r2, r3, #16
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000ad2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	3718      	adds	r7, #24
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	ffe1f7fd 	.word	0xffe1f7fd
 8000ae0:	ff1f0efe 	.word	0xff1f0efe

08000ae4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b086      	sub	sp, #24
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	60f8      	str	r0, [r7, #12]
 8000aec:	60b9      	str	r1, [r7, #8]
 8000aee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000af0:	2300      	movs	r3, #0
 8000af2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a64      	ldr	r2, [pc, #400]	; (8000c8c <HAL_ADC_Start_DMA+0x1a8>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d004      	beq.n	8000b08 <HAL_ADC_Start_DMA+0x24>
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4a63      	ldr	r2, [pc, #396]	; (8000c90 <HAL_ADC_Start_DMA+0x1ac>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d106      	bne.n	8000b16 <HAL_ADC_Start_DMA+0x32>
 8000b08:	4b60      	ldr	r3, [pc, #384]	; (8000c8c <HAL_ADC_Start_DMA+0x1a8>)
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	f040 80b3 	bne.w	8000c7c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d101      	bne.n	8000b24 <HAL_ADC_Start_DMA+0x40>
 8000b20:	2302      	movs	r3, #2
 8000b22:	e0ae      	b.n	8000c82 <HAL_ADC_Start_DMA+0x19e>
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	2201      	movs	r2, #1
 8000b28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000b2c:	68f8      	ldr	r0, [r7, #12]
 8000b2e:	f000 f9cb 	bl	8000ec8 <ADC_Enable>
 8000b32:	4603      	mov	r3, r0
 8000b34:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000b36:	7dfb      	ldrb	r3, [r7, #23]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	f040 809a 	bne.w	8000c72 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b42:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000b46:	f023 0301 	bic.w	r3, r3, #1
 8000b4a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a4e      	ldr	r2, [pc, #312]	; (8000c90 <HAL_ADC_Start_DMA+0x1ac>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d105      	bne.n	8000b68 <HAL_ADC_Start_DMA+0x84>
 8000b5c:	4b4b      	ldr	r3, [pc, #300]	; (8000c8c <HAL_ADC_Start_DMA+0x1a8>)
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d115      	bne.n	8000b94 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b6c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d026      	beq.n	8000bd0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b86:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000b8a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000b92:	e01d      	b.n	8000bd0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b98:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a39      	ldr	r2, [pc, #228]	; (8000c8c <HAL_ADC_Start_DMA+0x1a8>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d004      	beq.n	8000bb4 <HAL_ADC_Start_DMA+0xd0>
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a38      	ldr	r2, [pc, #224]	; (8000c90 <HAL_ADC_Start_DMA+0x1ac>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d10d      	bne.n	8000bd0 <HAL_ADC_Start_DMA+0xec>
 8000bb4:	4b35      	ldr	r3, [pc, #212]	; (8000c8c <HAL_ADC_Start_DMA+0x1a8>)
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d007      	beq.n	8000bd0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bc4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000bc8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bd4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d006      	beq.n	8000bea <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000be0:	f023 0206 	bic.w	r2, r3, #6
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	62da      	str	r2, [r3, #44]	; 0x2c
 8000be8:	e002      	b.n	8000bf0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	2200      	movs	r2, #0
 8000bee:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	6a1b      	ldr	r3, [r3, #32]
 8000bfc:	4a25      	ldr	r2, [pc, #148]	; (8000c94 <HAL_ADC_Start_DMA+0x1b0>)
 8000bfe:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	6a1b      	ldr	r3, [r3, #32]
 8000c04:	4a24      	ldr	r2, [pc, #144]	; (8000c98 <HAL_ADC_Start_DMA+0x1b4>)
 8000c06:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	6a1b      	ldr	r3, [r3, #32]
 8000c0c:	4a23      	ldr	r2, [pc, #140]	; (8000c9c <HAL_ADC_Start_DMA+0x1b8>)
 8000c0e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f06f 0202 	mvn.w	r2, #2
 8000c18:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	689a      	ldr	r2, [r3, #8]
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000c28:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	6a18      	ldr	r0, [r3, #32]
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	334c      	adds	r3, #76	; 0x4c
 8000c34:	4619      	mov	r1, r3
 8000c36:	68ba      	ldr	r2, [r7, #8]
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	f000 ff85 	bl	8001b48 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	689b      	ldr	r3, [r3, #8]
 8000c44:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000c48:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000c4c:	d108      	bne.n	8000c60 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	689a      	ldr	r2, [r3, #8]
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000c5c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000c5e:	e00f      	b.n	8000c80 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	689a      	ldr	r2, [r3, #8]
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000c6e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000c70:	e006      	b.n	8000c80 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	2200      	movs	r2, #0
 8000c76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8000c7a:	e001      	b.n	8000c80 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000c80:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3718      	adds	r7, #24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40012400 	.word	0x40012400
 8000c90:	40012800 	.word	0x40012800
 8000c94:	08000fff 	.word	0x08000fff
 8000c98:	0800107b 	.word	0x0800107b
 8000c9c:	08001097 	.word	0x08001097

08000ca0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b083      	sub	sp, #12
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000ca8:	bf00      	nop
 8000caa:	370c      	adds	r7, #12
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bc80      	pop	{r7}
 8000cb0:	4770      	bx	lr

08000cb2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000cb2:	b480      	push	{r7}
 8000cb4:	b083      	sub	sp, #12
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000cba:	bf00      	nop
 8000cbc:	370c      	adds	r7, #12
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bc80      	pop	{r7}
 8000cc2:	4770      	bx	lr

08000cc4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000ccc:	bf00      	nop
 8000cce:	370c      	adds	r7, #12
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bc80      	pop	{r7}
 8000cd4:	4770      	bx	lr
	...

08000cd8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000cd8:	b480      	push	{r7}
 8000cda:	b085      	sub	sp, #20
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d101      	bne.n	8000cf8 <HAL_ADC_ConfigChannel+0x20>
 8000cf4:	2302      	movs	r3, #2
 8000cf6:	e0dc      	b.n	8000eb2 <HAL_ADC_ConfigChannel+0x1da>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	2b06      	cmp	r3, #6
 8000d06:	d81c      	bhi.n	8000d42 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	685a      	ldr	r2, [r3, #4]
 8000d12:	4613      	mov	r3, r2
 8000d14:	009b      	lsls	r3, r3, #2
 8000d16:	4413      	add	r3, r2
 8000d18:	3b05      	subs	r3, #5
 8000d1a:	221f      	movs	r2, #31
 8000d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d20:	43db      	mvns	r3, r3
 8000d22:	4019      	ands	r1, r3
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	6818      	ldr	r0, [r3, #0]
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	685a      	ldr	r2, [r3, #4]
 8000d2c:	4613      	mov	r3, r2
 8000d2e:	009b      	lsls	r3, r3, #2
 8000d30:	4413      	add	r3, r2
 8000d32:	3b05      	subs	r3, #5
 8000d34:	fa00 f203 	lsl.w	r2, r0, r3
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	430a      	orrs	r2, r1
 8000d3e:	635a      	str	r2, [r3, #52]	; 0x34
 8000d40:	e03c      	b.n	8000dbc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	2b0c      	cmp	r3, #12
 8000d48:	d81c      	bhi.n	8000d84 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	685a      	ldr	r2, [r3, #4]
 8000d54:	4613      	mov	r3, r2
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	4413      	add	r3, r2
 8000d5a:	3b23      	subs	r3, #35	; 0x23
 8000d5c:	221f      	movs	r2, #31
 8000d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d62:	43db      	mvns	r3, r3
 8000d64:	4019      	ands	r1, r3
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	6818      	ldr	r0, [r3, #0]
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	685a      	ldr	r2, [r3, #4]
 8000d6e:	4613      	mov	r3, r2
 8000d70:	009b      	lsls	r3, r3, #2
 8000d72:	4413      	add	r3, r2
 8000d74:	3b23      	subs	r3, #35	; 0x23
 8000d76:	fa00 f203 	lsl.w	r2, r0, r3
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	430a      	orrs	r2, r1
 8000d80:	631a      	str	r2, [r3, #48]	; 0x30
 8000d82:	e01b      	b.n	8000dbc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	685a      	ldr	r2, [r3, #4]
 8000d8e:	4613      	mov	r3, r2
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	4413      	add	r3, r2
 8000d94:	3b41      	subs	r3, #65	; 0x41
 8000d96:	221f      	movs	r2, #31
 8000d98:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9c:	43db      	mvns	r3, r3
 8000d9e:	4019      	ands	r1, r3
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	6818      	ldr	r0, [r3, #0]
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	685a      	ldr	r2, [r3, #4]
 8000da8:	4613      	mov	r3, r2
 8000daa:	009b      	lsls	r3, r3, #2
 8000dac:	4413      	add	r3, r2
 8000dae:	3b41      	subs	r3, #65	; 0x41
 8000db0:	fa00 f203 	lsl.w	r2, r0, r3
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	430a      	orrs	r2, r1
 8000dba:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	2b09      	cmp	r3, #9
 8000dc2:	d91c      	bls.n	8000dfe <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	68d9      	ldr	r1, [r3, #12]
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	4613      	mov	r3, r2
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	4413      	add	r3, r2
 8000dd4:	3b1e      	subs	r3, #30
 8000dd6:	2207      	movs	r2, #7
 8000dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ddc:	43db      	mvns	r3, r3
 8000dde:	4019      	ands	r1, r3
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	6898      	ldr	r0, [r3, #8]
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	4613      	mov	r3, r2
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	4413      	add	r3, r2
 8000dee:	3b1e      	subs	r3, #30
 8000df0:	fa00 f203 	lsl.w	r2, r0, r3
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	430a      	orrs	r2, r1
 8000dfa:	60da      	str	r2, [r3, #12]
 8000dfc:	e019      	b.n	8000e32 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	6919      	ldr	r1, [r3, #16]
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	4613      	mov	r3, r2
 8000e0a:	005b      	lsls	r3, r3, #1
 8000e0c:	4413      	add	r3, r2
 8000e0e:	2207      	movs	r2, #7
 8000e10:	fa02 f303 	lsl.w	r3, r2, r3
 8000e14:	43db      	mvns	r3, r3
 8000e16:	4019      	ands	r1, r3
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	6898      	ldr	r0, [r3, #8]
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	4613      	mov	r3, r2
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	4413      	add	r3, r2
 8000e26:	fa00 f203 	lsl.w	r2, r0, r3
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	430a      	orrs	r2, r1
 8000e30:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	2b10      	cmp	r3, #16
 8000e38:	d003      	beq.n	8000e42 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000e3e:	2b11      	cmp	r3, #17
 8000e40:	d132      	bne.n	8000ea8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a1d      	ldr	r2, [pc, #116]	; (8000ebc <HAL_ADC_ConfigChannel+0x1e4>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d125      	bne.n	8000e98 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	689b      	ldr	r3, [r3, #8]
 8000e52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d126      	bne.n	8000ea8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	689a      	ldr	r2, [r3, #8]
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000e68:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	2b10      	cmp	r3, #16
 8000e70:	d11a      	bne.n	8000ea8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000e72:	4b13      	ldr	r3, [pc, #76]	; (8000ec0 <HAL_ADC_ConfigChannel+0x1e8>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4a13      	ldr	r2, [pc, #76]	; (8000ec4 <HAL_ADC_ConfigChannel+0x1ec>)
 8000e78:	fba2 2303 	umull	r2, r3, r2, r3
 8000e7c:	0c9a      	lsrs	r2, r3, #18
 8000e7e:	4613      	mov	r3, r2
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	4413      	add	r3, r2
 8000e84:	005b      	lsls	r3, r3, #1
 8000e86:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e88:	e002      	b.n	8000e90 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d1f9      	bne.n	8000e8a <HAL_ADC_ConfigChannel+0x1b2>
 8000e96:	e007      	b.n	8000ea8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e9c:	f043 0220 	orr.w	r2, r3, #32
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2200      	movs	r2, #0
 8000eac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3714      	adds	r7, #20
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bc80      	pop	{r7}
 8000eba:	4770      	bx	lr
 8000ebc:	40012400 	.word	0x40012400
 8000ec0:	20000004 	.word	0x20000004
 8000ec4:	431bde83 	.word	0x431bde83

08000ec8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	2b01      	cmp	r3, #1
 8000ee4:	d040      	beq.n	8000f68 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	689a      	ldr	r2, [r3, #8]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f042 0201 	orr.w	r2, r2, #1
 8000ef4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000ef6:	4b1f      	ldr	r3, [pc, #124]	; (8000f74 <ADC_Enable+0xac>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a1f      	ldr	r2, [pc, #124]	; (8000f78 <ADC_Enable+0xb0>)
 8000efc:	fba2 2303 	umull	r2, r3, r2, r3
 8000f00:	0c9b      	lsrs	r3, r3, #18
 8000f02:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000f04:	e002      	b.n	8000f0c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000f06:	68bb      	ldr	r3, [r7, #8]
 8000f08:	3b01      	subs	r3, #1
 8000f0a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000f0c:	68bb      	ldr	r3, [r7, #8]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d1f9      	bne.n	8000f06 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000f12:	f7ff fce1 	bl	80008d8 <HAL_GetTick>
 8000f16:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000f18:	e01f      	b.n	8000f5a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000f1a:	f7ff fcdd 	bl	80008d8 <HAL_GetTick>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	2b02      	cmp	r3, #2
 8000f26:	d918      	bls.n	8000f5a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	689b      	ldr	r3, [r3, #8]
 8000f2e:	f003 0301 	and.w	r3, r3, #1
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d011      	beq.n	8000f5a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f3a:	f043 0210 	orr.w	r2, r3, #16
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f46:	f043 0201 	orr.w	r2, r3, #1
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2200      	movs	r2, #0
 8000f52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	e007      	b.n	8000f6a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	f003 0301 	and.w	r3, r3, #1
 8000f64:	2b01      	cmp	r3, #1
 8000f66:	d1d8      	bne.n	8000f1a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000f68:	2300      	movs	r3, #0
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3710      	adds	r7, #16
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000004 	.word	0x20000004
 8000f78:	431bde83 	.word	0x431bde83

08000f7c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000f84:	2300      	movs	r3, #0
 8000f86:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	689b      	ldr	r3, [r3, #8]
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d12e      	bne.n	8000ff4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	689a      	ldr	r2, [r3, #8]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f022 0201 	bic.w	r2, r2, #1
 8000fa4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000fa6:	f7ff fc97 	bl	80008d8 <HAL_GetTick>
 8000faa:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000fac:	e01b      	b.n	8000fe6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000fae:	f7ff fc93 	bl	80008d8 <HAL_GetTick>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d914      	bls.n	8000fe6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	689b      	ldr	r3, [r3, #8]
 8000fc2:	f003 0301 	and.w	r3, r3, #1
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	d10d      	bne.n	8000fe6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fce:	f043 0210 	orr.w	r2, r3, #16
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fda:	f043 0201 	orr.w	r2, r3, #1
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e007      	b.n	8000ff6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	f003 0301 	and.w	r3, r3, #1
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d0dc      	beq.n	8000fae <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b084      	sub	sp, #16
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800100a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001010:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001014:	2b00      	cmp	r3, #0
 8001016:	d127      	bne.n	8001068 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800101c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800102e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001032:	d115      	bne.n	8001060 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001038:	2b00      	cmp	r3, #0
 800103a:	d111      	bne.n	8001060 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001040:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800104c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001050:	2b00      	cmp	r3, #0
 8001052:	d105      	bne.n	8001060 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001058:	f043 0201 	orr.w	r2, r3, #1
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001060:	68f8      	ldr	r0, [r7, #12]
 8001062:	f7ff fe1d 	bl	8000ca0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001066:	e004      	b.n	8001072 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	6a1b      	ldr	r3, [r3, #32]
 800106c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	4798      	blx	r3
}
 8001072:	bf00      	nop
 8001074:	3710      	adds	r7, #16
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800107a:	b580      	push	{r7, lr}
 800107c:	b084      	sub	sp, #16
 800107e:	af00      	add	r7, sp, #0
 8001080:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001086:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001088:	68f8      	ldr	r0, [r7, #12]
 800108a:	f7ff fe12 	bl	8000cb2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800108e:	bf00      	nop
 8001090:	3710      	adds	r7, #16
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b084      	sub	sp, #16
 800109a:	af00      	add	r7, sp, #0
 800109c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010a8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010b4:	f043 0204 	orr.w	r2, r3, #4
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80010bc:	68f8      	ldr	r0, [r7, #12]
 80010be:	f7ff fe01 	bl	8000cc4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80010c2:	bf00      	nop
 80010c4:	3710      	adds	r7, #16
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80010cc:	b590      	push	{r4, r7, lr}
 80010ce:	b087      	sub	sp, #28
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010d4:	2300      	movs	r3, #0
 80010d6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80010d8:	2300      	movs	r3, #0
 80010da:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	d101      	bne.n	80010ea <HAL_ADCEx_Calibration_Start+0x1e>
 80010e6:	2302      	movs	r3, #2
 80010e8:	e097      	b.n	800121a <HAL_ADCEx_Calibration_Start+0x14e>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2201      	movs	r2, #1
 80010ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f7ff ff42 	bl	8000f7c <ADC_ConversionStop_Disable>
 80010f8:	4603      	mov	r3, r0
 80010fa:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f7ff fee3 	bl	8000ec8 <ADC_Enable>
 8001102:	4603      	mov	r3, r0
 8001104:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8001106:	7dfb      	ldrb	r3, [r7, #23]
 8001108:	2b00      	cmp	r3, #0
 800110a:	f040 8081 	bne.w	8001210 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001112:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001116:	f023 0302 	bic.w	r3, r3, #2
 800111a:	f043 0202 	orr.w	r2, r3, #2
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001122:	4b40      	ldr	r3, [pc, #256]	; (8001224 <HAL_ADCEx_Calibration_Start+0x158>)
 8001124:	681c      	ldr	r4, [r3, #0]
 8001126:	2002      	movs	r0, #2
 8001128:	f003 fa7a 	bl	8004620 <HAL_RCCEx_GetPeriphCLKFreq>
 800112c:	4603      	mov	r3, r0
 800112e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001132:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001134:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001136:	e002      	b.n	800113e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	3b01      	subs	r3, #1
 800113c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d1f9      	bne.n	8001138 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	689a      	ldr	r2, [r3, #8]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f042 0208 	orr.w	r2, r2, #8
 8001152:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001154:	f7ff fbc0 	bl	80008d8 <HAL_GetTick>
 8001158:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800115a:	e01b      	b.n	8001194 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800115c:	f7ff fbbc 	bl	80008d8 <HAL_GetTick>
 8001160:	4602      	mov	r2, r0
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	2b0a      	cmp	r3, #10
 8001168:	d914      	bls.n	8001194 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	f003 0308 	and.w	r3, r3, #8
 8001174:	2b00      	cmp	r3, #0
 8001176:	d00d      	beq.n	8001194 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800117c:	f023 0312 	bic.w	r3, r3, #18
 8001180:	f043 0210 	orr.w	r2, r3, #16
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2200      	movs	r2, #0
 800118c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001190:	2301      	movs	r3, #1
 8001192:	e042      	b.n	800121a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	f003 0308 	and.w	r3, r3, #8
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d1dc      	bne.n	800115c <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	689a      	ldr	r2, [r3, #8]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f042 0204 	orr.w	r2, r2, #4
 80011b0:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80011b2:	f7ff fb91 	bl	80008d8 <HAL_GetTick>
 80011b6:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80011b8:	e01b      	b.n	80011f2 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80011ba:	f7ff fb8d 	bl	80008d8 <HAL_GetTick>
 80011be:	4602      	mov	r2, r0
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	2b0a      	cmp	r3, #10
 80011c6:	d914      	bls.n	80011f2 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	f003 0304 	and.w	r3, r3, #4
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d00d      	beq.n	80011f2 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011da:	f023 0312 	bic.w	r3, r3, #18
 80011de:	f043 0210 	orr.w	r2, r3, #16
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2200      	movs	r2, #0
 80011ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e013      	b.n	800121a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	f003 0304 	and.w	r3, r3, #4
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d1dc      	bne.n	80011ba <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001204:	f023 0303 	bic.w	r3, r3, #3
 8001208:	f043 0201 	orr.w	r2, r3, #1
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2200      	movs	r2, #0
 8001214:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001218:	7dfb      	ldrb	r3, [r7, #23]
}
 800121a:	4618      	mov	r0, r3
 800121c:	371c      	adds	r7, #28
 800121e:	46bd      	mov	sp, r7
 8001220:	bd90      	pop	{r4, r7, pc}
 8001222:	bf00      	nop
 8001224:	20000004 	.word	0x20000004

08001228 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d101      	bne.n	800123a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e0ed      	b.n	8001416 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001240:	b2db      	uxtb	r3, r3
 8001242:	2b00      	cmp	r3, #0
 8001244:	d102      	bne.n	800124c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f7ff fa1a 	bl	8000680 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f042 0201 	orr.w	r2, r2, #1
 800125a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800125c:	f7ff fb3c 	bl	80008d8 <HAL_GetTick>
 8001260:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001262:	e012      	b.n	800128a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001264:	f7ff fb38 	bl	80008d8 <HAL_GetTick>
 8001268:	4602      	mov	r2, r0
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	2b0a      	cmp	r3, #10
 8001270:	d90b      	bls.n	800128a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001276:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2205      	movs	r2, #5
 8001282:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e0c5      	b.n	8001416 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f003 0301 	and.w	r3, r3, #1
 8001294:	2b00      	cmp	r3, #0
 8001296:	d0e5      	beq.n	8001264 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f022 0202 	bic.w	r2, r2, #2
 80012a6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80012a8:	f7ff fb16 	bl	80008d8 <HAL_GetTick>
 80012ac:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80012ae:	e012      	b.n	80012d6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80012b0:	f7ff fb12 	bl	80008d8 <HAL_GetTick>
 80012b4:	4602      	mov	r2, r0
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	2b0a      	cmp	r3, #10
 80012bc:	d90b      	bls.n	80012d6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2205      	movs	r2, #5
 80012ce:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e09f      	b.n	8001416 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f003 0302 	and.w	r3, r3, #2
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d1e5      	bne.n	80012b0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	7e1b      	ldrb	r3, [r3, #24]
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d108      	bne.n	80012fe <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	e007      	b.n	800130e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800130c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	7e5b      	ldrb	r3, [r3, #25]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d108      	bne.n	8001328 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	e007      	b.n	8001338 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001336:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	7e9b      	ldrb	r3, [r3, #26]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d108      	bne.n	8001352 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f042 0220 	orr.w	r2, r2, #32
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	e007      	b.n	8001362 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f022 0220 	bic.w	r2, r2, #32
 8001360:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	7edb      	ldrb	r3, [r3, #27]
 8001366:	2b01      	cmp	r3, #1
 8001368:	d108      	bne.n	800137c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f022 0210 	bic.w	r2, r2, #16
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	e007      	b.n	800138c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f042 0210 	orr.w	r2, r2, #16
 800138a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	7f1b      	ldrb	r3, [r3, #28]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d108      	bne.n	80013a6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f042 0208 	orr.w	r2, r2, #8
 80013a2:	601a      	str	r2, [r3, #0]
 80013a4:	e007      	b.n	80013b6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f022 0208 	bic.w	r2, r2, #8
 80013b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	7f5b      	ldrb	r3, [r3, #29]
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d108      	bne.n	80013d0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f042 0204 	orr.w	r2, r2, #4
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	e007      	b.n	80013e0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f022 0204 	bic.w	r2, r2, #4
 80013de:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	689a      	ldr	r2, [r3, #8]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	431a      	orrs	r2, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	691b      	ldr	r3, [r3, #16]
 80013ee:	431a      	orrs	r2, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	695b      	ldr	r3, [r3, #20]
 80013f4:	ea42 0103 	orr.w	r1, r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	1e5a      	subs	r2, r3, #1
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	430a      	orrs	r2, r1
 8001404:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2200      	movs	r2, #0
 800140a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2201      	movs	r2, #1
 8001410:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001414:	2300      	movs	r3, #0
}
 8001416:	4618      	mov	r0, r3
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	b08a      	sub	sp, #40	; 0x28
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001426:	2300      	movs	r3, #0
 8001428:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	695b      	ldr	r3, [r3, #20]
 8001430:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	691b      	ldr	r3, [r3, #16]
 8001450:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	699b      	ldr	r3, [r3, #24]
 8001458:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800145a:	6a3b      	ldr	r3, [r7, #32]
 800145c:	f003 0301 	and.w	r3, r3, #1
 8001460:	2b00      	cmp	r3, #0
 8001462:	d07c      	beq.n	800155e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001464:	69bb      	ldr	r3, [r7, #24]
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	2b00      	cmp	r3, #0
 800146c:	d023      	beq.n	80014b6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2201      	movs	r2, #1
 8001474:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001476:	69bb      	ldr	r3, [r7, #24]
 8001478:	f003 0302 	and.w	r3, r3, #2
 800147c:	2b00      	cmp	r3, #0
 800147e:	d003      	beq.n	8001488 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f000 f983 	bl	800178c <HAL_CAN_TxMailbox0CompleteCallback>
 8001486:	e016      	b.n	80014b6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	f003 0304 	and.w	r3, r3, #4
 800148e:	2b00      	cmp	r3, #0
 8001490:	d004      	beq.n	800149c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001494:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001498:	627b      	str	r3, [r7, #36]	; 0x24
 800149a:	e00c      	b.n	80014b6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800149c:	69bb      	ldr	r3, [r7, #24]
 800149e:	f003 0308 	and.w	r3, r3, #8
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d004      	beq.n	80014b0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80014a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80014ac:	627b      	str	r3, [r7, #36]	; 0x24
 80014ae:	e002      	b.n	80014b6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f000 f986 	bl	80017c2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d024      	beq.n	800150a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014c8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80014ca:	69bb      	ldr	r3, [r7, #24]
 80014cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d003      	beq.n	80014dc <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f000 f962 	bl	800179e <HAL_CAN_TxMailbox1CompleteCallback>
 80014da:	e016      	b.n	800150a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80014dc:	69bb      	ldr	r3, [r7, #24]
 80014de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d004      	beq.n	80014f0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80014e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80014ec:	627b      	str	r3, [r7, #36]	; 0x24
 80014ee:	e00c      	b.n	800150a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d004      	beq.n	8001504 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80014fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001500:	627b      	str	r3, [r7, #36]	; 0x24
 8001502:	e002      	b.n	800150a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	f000 f965 	bl	80017d4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800150a:	69bb      	ldr	r3, [r7, #24]
 800150c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001510:	2b00      	cmp	r3, #0
 8001512:	d024      	beq.n	800155e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800151c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001524:	2b00      	cmp	r3, #0
 8001526:	d003      	beq.n	8001530 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f000 f941 	bl	80017b0 <HAL_CAN_TxMailbox2CompleteCallback>
 800152e:	e016      	b.n	800155e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001530:	69bb      	ldr	r3, [r7, #24]
 8001532:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d004      	beq.n	8001544 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800153a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800153c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001540:	627b      	str	r3, [r7, #36]	; 0x24
 8001542:	e00c      	b.n	800155e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001544:	69bb      	ldr	r3, [r7, #24]
 8001546:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d004      	beq.n	8001558 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800154e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001550:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001554:	627b      	str	r3, [r7, #36]	; 0x24
 8001556:	e002      	b.n	800155e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f000 f944 	bl	80017e6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800155e:	6a3b      	ldr	r3, [r7, #32]
 8001560:	f003 0308 	and.w	r3, r3, #8
 8001564:	2b00      	cmp	r3, #0
 8001566:	d00c      	beq.n	8001582 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	f003 0310 	and.w	r3, r3, #16
 800156e:	2b00      	cmp	r3, #0
 8001570:	d007      	beq.n	8001582 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001574:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001578:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2210      	movs	r2, #16
 8001580:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001582:	6a3b      	ldr	r3, [r7, #32]
 8001584:	f003 0304 	and.w	r3, r3, #4
 8001588:	2b00      	cmp	r3, #0
 800158a:	d00b      	beq.n	80015a4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	f003 0308 	and.w	r3, r3, #8
 8001592:	2b00      	cmp	r3, #0
 8001594:	d006      	beq.n	80015a4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2208      	movs	r2, #8
 800159c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f000 f933 	bl	800180a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80015a4:	6a3b      	ldr	r3, [r7, #32]
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d009      	beq.n	80015c2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	f003 0303 	and.w	r3, r3, #3
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d002      	beq.n	80015c2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f000 f91b 	bl	80017f8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80015c2:	6a3b      	ldr	r3, [r7, #32]
 80015c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d00c      	beq.n	80015e6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	f003 0310 	and.w	r3, r3, #16
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d007      	beq.n	80015e6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80015d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015dc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2210      	movs	r2, #16
 80015e4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80015e6:	6a3b      	ldr	r3, [r7, #32]
 80015e8:	f003 0320 	and.w	r3, r3, #32
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d00b      	beq.n	8001608 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	f003 0308 	and.w	r3, r3, #8
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d006      	beq.n	8001608 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2208      	movs	r2, #8
 8001600:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f000 f913 	bl	800182e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001608:	6a3b      	ldr	r3, [r7, #32]
 800160a:	f003 0310 	and.w	r3, r3, #16
 800160e:	2b00      	cmp	r3, #0
 8001610:	d009      	beq.n	8001626 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	691b      	ldr	r3, [r3, #16]
 8001618:	f003 0303 	and.w	r3, r3, #3
 800161c:	2b00      	cmp	r3, #0
 800161e:	d002      	beq.n	8001626 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f000 f8fb 	bl	800181c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001626:	6a3b      	ldr	r3, [r7, #32]
 8001628:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800162c:	2b00      	cmp	r3, #0
 800162e:	d00b      	beq.n	8001648 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001630:	69fb      	ldr	r3, [r7, #28]
 8001632:	f003 0310 	and.w	r3, r3, #16
 8001636:	2b00      	cmp	r3, #0
 8001638:	d006      	beq.n	8001648 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2210      	movs	r2, #16
 8001640:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001642:	6878      	ldr	r0, [r7, #4]
 8001644:	f000 f8fc 	bl	8001840 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001648:	6a3b      	ldr	r3, [r7, #32]
 800164a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d00b      	beq.n	800166a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	f003 0308 	and.w	r3, r3, #8
 8001658:	2b00      	cmp	r3, #0
 800165a:	d006      	beq.n	800166a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2208      	movs	r2, #8
 8001662:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f000 f8f4 	bl	8001852 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800166a:	6a3b      	ldr	r3, [r7, #32]
 800166c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001670:	2b00      	cmp	r3, #0
 8001672:	d07b      	beq.n	800176c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	f003 0304 	and.w	r3, r3, #4
 800167a:	2b00      	cmp	r3, #0
 800167c:	d072      	beq.n	8001764 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800167e:	6a3b      	ldr	r3, [r7, #32]
 8001680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001684:	2b00      	cmp	r3, #0
 8001686:	d008      	beq.n	800169a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800168e:	2b00      	cmp	r3, #0
 8001690:	d003      	beq.n	800169a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800169a:	6a3b      	ldr	r3, [r7, #32]
 800169c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d008      	beq.n	80016b6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d003      	beq.n	80016b6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80016ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b0:	f043 0302 	orr.w	r3, r3, #2
 80016b4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80016b6:	6a3b      	ldr	r3, [r7, #32]
 80016b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d008      	beq.n	80016d2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d003      	beq.n	80016d2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80016ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016cc:	f043 0304 	orr.w	r3, r3, #4
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80016d2:	6a3b      	ldr	r3, [r7, #32]
 80016d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d043      	beq.n	8001764 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d03e      	beq.n	8001764 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80016ec:	2b60      	cmp	r3, #96	; 0x60
 80016ee:	d02b      	beq.n	8001748 <HAL_CAN_IRQHandler+0x32a>
 80016f0:	2b60      	cmp	r3, #96	; 0x60
 80016f2:	d82e      	bhi.n	8001752 <HAL_CAN_IRQHandler+0x334>
 80016f4:	2b50      	cmp	r3, #80	; 0x50
 80016f6:	d022      	beq.n	800173e <HAL_CAN_IRQHandler+0x320>
 80016f8:	2b50      	cmp	r3, #80	; 0x50
 80016fa:	d82a      	bhi.n	8001752 <HAL_CAN_IRQHandler+0x334>
 80016fc:	2b40      	cmp	r3, #64	; 0x40
 80016fe:	d019      	beq.n	8001734 <HAL_CAN_IRQHandler+0x316>
 8001700:	2b40      	cmp	r3, #64	; 0x40
 8001702:	d826      	bhi.n	8001752 <HAL_CAN_IRQHandler+0x334>
 8001704:	2b30      	cmp	r3, #48	; 0x30
 8001706:	d010      	beq.n	800172a <HAL_CAN_IRQHandler+0x30c>
 8001708:	2b30      	cmp	r3, #48	; 0x30
 800170a:	d822      	bhi.n	8001752 <HAL_CAN_IRQHandler+0x334>
 800170c:	2b10      	cmp	r3, #16
 800170e:	d002      	beq.n	8001716 <HAL_CAN_IRQHandler+0x2f8>
 8001710:	2b20      	cmp	r3, #32
 8001712:	d005      	beq.n	8001720 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001714:	e01d      	b.n	8001752 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001718:	f043 0308 	orr.w	r3, r3, #8
 800171c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800171e:	e019      	b.n	8001754 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001722:	f043 0310 	orr.w	r3, r3, #16
 8001726:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001728:	e014      	b.n	8001754 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800172a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800172c:	f043 0320 	orr.w	r3, r3, #32
 8001730:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001732:	e00f      	b.n	8001754 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800173a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800173c:	e00a      	b.n	8001754 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800173e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001744:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001746:	e005      	b.n	8001754 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800174a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800174e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001750:	e000      	b.n	8001754 <HAL_CAN_IRQHandler+0x336>
            break;
 8001752:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	699a      	ldr	r2, [r3, #24]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001762:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2204      	movs	r2, #4
 800176a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800176c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176e:	2b00      	cmp	r3, #0
 8001770:	d008      	beq.n	8001784 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001778:	431a      	orrs	r2, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f000 f870 	bl	8001864 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001784:	bf00      	nop
 8001786:	3728      	adds	r7, #40	; 0x28
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	bc80      	pop	{r7}
 800179c:	4770      	bx	lr

0800179e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800179e:	b480      	push	{r7}
 80017a0:	b083      	sub	sp, #12
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80017a6:	bf00      	nop
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr

080017b0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80017b8:	bf00      	nop
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	bc80      	pop	{r7}
 80017c0:	4770      	bx	lr

080017c2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80017c2:	b480      	push	{r7}
 80017c4:	b083      	sub	sp, #12
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80017ca:	bf00      	nop
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bc80      	pop	{r7}
 80017d2:	4770      	bx	lr

080017d4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80017dc:	bf00      	nop
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bc80      	pop	{r7}
 80017e4:	4770      	bx	lr

080017e6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80017e6:	b480      	push	{r7}
 80017e8:	b083      	sub	sp, #12
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bc80      	pop	{r7}
 80017f6:	4770      	bx	lr

080017f8 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8001800:	bf00      	nop
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	bc80      	pop	{r7}
 8001808:	4770      	bx	lr

0800180a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800180a:	b480      	push	{r7}
 800180c:	b083      	sub	sp, #12
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	bc80      	pop	{r7}
 800181a:	4770      	bx	lr

0800181c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001824:	bf00      	nop
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	bc80      	pop	{r7}
 800182c:	4770      	bx	lr

0800182e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800182e:	b480      	push	{r7}
 8001830:	b083      	sub	sp, #12
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001836:	bf00      	nop
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	bc80      	pop	{r7}
 800183e:	4770      	bx	lr

08001840 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr

08001852 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001852:	b480      	push	{r7}
 8001854:	b083      	sub	sp, #12
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr

08001864 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800186c:	bf00      	nop
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	bc80      	pop	{r7}
 8001874:	4770      	bx	lr
	...

08001878 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001878:	b480      	push	{r7}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f003 0307 	and.w	r3, r3, #7
 8001886:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001888:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <__NVIC_SetPriorityGrouping+0x44>)
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800188e:	68ba      	ldr	r2, [r7, #8]
 8001890:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001894:	4013      	ands	r3, r2
 8001896:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018aa:	4a04      	ldr	r2, [pc, #16]	; (80018bc <__NVIC_SetPriorityGrouping+0x44>)
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	60d3      	str	r3, [r2, #12]
}
 80018b0:	bf00      	nop
 80018b2:	3714      	adds	r7, #20
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bc80      	pop	{r7}
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	e000ed00 	.word	0xe000ed00

080018c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018c4:	4b04      	ldr	r3, [pc, #16]	; (80018d8 <__NVIC_GetPriorityGrouping+0x18>)
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	0a1b      	lsrs	r3, r3, #8
 80018ca:	f003 0307 	and.w	r3, r3, #7
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bc80      	pop	{r7}
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	e000ed00 	.word	0xe000ed00

080018dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	db0b      	blt.n	8001906 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	f003 021f 	and.w	r2, r3, #31
 80018f4:	4906      	ldr	r1, [pc, #24]	; (8001910 <__NVIC_EnableIRQ+0x34>)
 80018f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fa:	095b      	lsrs	r3, r3, #5
 80018fc:	2001      	movs	r0, #1
 80018fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr
 8001910:	e000e100 	.word	0xe000e100

08001914 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	6039      	str	r1, [r7, #0]
 800191e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001924:	2b00      	cmp	r3, #0
 8001926:	db0a      	blt.n	800193e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	b2da      	uxtb	r2, r3
 800192c:	490c      	ldr	r1, [pc, #48]	; (8001960 <__NVIC_SetPriority+0x4c>)
 800192e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001932:	0112      	lsls	r2, r2, #4
 8001934:	b2d2      	uxtb	r2, r2
 8001936:	440b      	add	r3, r1
 8001938:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800193c:	e00a      	b.n	8001954 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	b2da      	uxtb	r2, r3
 8001942:	4908      	ldr	r1, [pc, #32]	; (8001964 <__NVIC_SetPriority+0x50>)
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	f003 030f 	and.w	r3, r3, #15
 800194a:	3b04      	subs	r3, #4
 800194c:	0112      	lsls	r2, r2, #4
 800194e:	b2d2      	uxtb	r2, r2
 8001950:	440b      	add	r3, r1
 8001952:	761a      	strb	r2, [r3, #24]
}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	bc80      	pop	{r7}
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	e000e100 	.word	0xe000e100
 8001964:	e000ed00 	.word	0xe000ed00

08001968 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001968:	b480      	push	{r7}
 800196a:	b089      	sub	sp, #36	; 0x24
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f003 0307 	and.w	r3, r3, #7
 800197a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	f1c3 0307 	rsb	r3, r3, #7
 8001982:	2b04      	cmp	r3, #4
 8001984:	bf28      	it	cs
 8001986:	2304      	movcs	r3, #4
 8001988:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	3304      	adds	r3, #4
 800198e:	2b06      	cmp	r3, #6
 8001990:	d902      	bls.n	8001998 <NVIC_EncodePriority+0x30>
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	3b03      	subs	r3, #3
 8001996:	e000      	b.n	800199a <NVIC_EncodePriority+0x32>
 8001998:	2300      	movs	r3, #0
 800199a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800199c:	f04f 32ff 	mov.w	r2, #4294967295
 80019a0:	69bb      	ldr	r3, [r7, #24]
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	43da      	mvns	r2, r3
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	401a      	ands	r2, r3
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019b0:	f04f 31ff 	mov.w	r1, #4294967295
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	fa01 f303 	lsl.w	r3, r1, r3
 80019ba:	43d9      	mvns	r1, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c0:	4313      	orrs	r3, r2
         );
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3724      	adds	r7, #36	; 0x24
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr

080019cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	3b01      	subs	r3, #1
 80019d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019dc:	d301      	bcc.n	80019e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019de:	2301      	movs	r3, #1
 80019e0:	e00f      	b.n	8001a02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019e2:	4a0a      	ldr	r2, [pc, #40]	; (8001a0c <SysTick_Config+0x40>)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	3b01      	subs	r3, #1
 80019e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ea:	210f      	movs	r1, #15
 80019ec:	f04f 30ff 	mov.w	r0, #4294967295
 80019f0:	f7ff ff90 	bl	8001914 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019f4:	4b05      	ldr	r3, [pc, #20]	; (8001a0c <SysTick_Config+0x40>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019fa:	4b04      	ldr	r3, [pc, #16]	; (8001a0c <SysTick_Config+0x40>)
 80019fc:	2207      	movs	r2, #7
 80019fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	e000e010 	.word	0xe000e010

08001a10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f7ff ff2d 	bl	8001878 <__NVIC_SetPriorityGrouping>
}
 8001a1e:	bf00      	nop
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b086      	sub	sp, #24
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	60b9      	str	r1, [r7, #8]
 8001a30:	607a      	str	r2, [r7, #4]
 8001a32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a34:	2300      	movs	r3, #0
 8001a36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a38:	f7ff ff42 	bl	80018c0 <__NVIC_GetPriorityGrouping>
 8001a3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	68b9      	ldr	r1, [r7, #8]
 8001a42:	6978      	ldr	r0, [r7, #20]
 8001a44:	f7ff ff90 	bl	8001968 <NVIC_EncodePriority>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a4e:	4611      	mov	r1, r2
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff ff5f 	bl	8001914 <__NVIC_SetPriority>
}
 8001a56:	bf00      	nop
 8001a58:	3718      	adds	r7, #24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	4603      	mov	r3, r0
 8001a66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff ff35 	bl	80018dc <__NVIC_EnableIRQ>
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b082      	sub	sp, #8
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f7ff ffa2 	bl	80019cc <SysTick_Config>
 8001a88:	4603      	mov	r3, r0
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
	...

08001a94 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d101      	bne.n	8001aaa <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e043      	b.n	8001b32 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	4b22      	ldr	r3, [pc, #136]	; (8001b3c <HAL_DMA_Init+0xa8>)
 8001ab2:	4413      	add	r3, r2
 8001ab4:	4a22      	ldr	r2, [pc, #136]	; (8001b40 <HAL_DMA_Init+0xac>)
 8001ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8001aba:	091b      	lsrs	r3, r3, #4
 8001abc:	009a      	lsls	r2, r3, #2
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4a1f      	ldr	r2, [pc, #124]	; (8001b44 <HAL_DMA_Init+0xb0>)
 8001ac6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2202      	movs	r2, #2
 8001acc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001ade:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001ae2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001aec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001af8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	695b      	ldr	r3, [r3, #20]
 8001afe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	69db      	ldr	r3, [r3, #28]
 8001b0a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001b0c:	68fa      	ldr	r2, [r7, #12]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	68fa      	ldr	r2, [r7, #12]
 8001b18:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2201      	movs	r2, #1
 8001b24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3714      	adds	r7, #20
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bc80      	pop	{r7}
 8001b3a:	4770      	bx	lr
 8001b3c:	bffdfff8 	.word	0xbffdfff8
 8001b40:	cccccccd 	.word	0xcccccccd
 8001b44:	40020000 	.word	0x40020000

08001b48 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b086      	sub	sp, #24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	60f8      	str	r0, [r7, #12]
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	607a      	str	r2, [r7, #4]
 8001b54:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b56:	2300      	movs	r3, #0
 8001b58:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d101      	bne.n	8001b68 <HAL_DMA_Start_IT+0x20>
 8001b64:	2302      	movs	r3, #2
 8001b66:	e04b      	b.n	8001c00 <HAL_DMA_Start_IT+0xb8>
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d13a      	bne.n	8001bf2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2202      	movs	r2, #2
 8001b80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2200      	movs	r2, #0
 8001b88:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f022 0201 	bic.w	r2, r2, #1
 8001b98:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	68b9      	ldr	r1, [r7, #8]
 8001ba0:	68f8      	ldr	r0, [r7, #12]
 8001ba2:	f000 f937 	bl	8001e14 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d008      	beq.n	8001bc0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f042 020e 	orr.w	r2, r2, #14
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	e00f      	b.n	8001be0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f022 0204 	bic.w	r2, r2, #4
 8001bce:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f042 020a 	orr.w	r2, r2, #10
 8001bde:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f042 0201 	orr.w	r2, r2, #1
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	e005      	b.n	8001bfe <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001bfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3718      	adds	r7, #24
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c24:	2204      	movs	r2, #4
 8001c26:	409a      	lsls	r2, r3
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d04f      	beq.n	8001cd0 <HAL_DMA_IRQHandler+0xc8>
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	f003 0304 	and.w	r3, r3, #4
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d04a      	beq.n	8001cd0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0320 	and.w	r3, r3, #32
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d107      	bne.n	8001c58 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f022 0204 	bic.w	r2, r2, #4
 8001c56:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a66      	ldr	r2, [pc, #408]	; (8001df8 <HAL_DMA_IRQHandler+0x1f0>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d029      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0xae>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a65      	ldr	r2, [pc, #404]	; (8001dfc <HAL_DMA_IRQHandler+0x1f4>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d022      	beq.n	8001cb2 <HAL_DMA_IRQHandler+0xaa>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a63      	ldr	r2, [pc, #396]	; (8001e00 <HAL_DMA_IRQHandler+0x1f8>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d01a      	beq.n	8001cac <HAL_DMA_IRQHandler+0xa4>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a62      	ldr	r2, [pc, #392]	; (8001e04 <HAL_DMA_IRQHandler+0x1fc>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d012      	beq.n	8001ca6 <HAL_DMA_IRQHandler+0x9e>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a60      	ldr	r2, [pc, #384]	; (8001e08 <HAL_DMA_IRQHandler+0x200>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d00a      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x98>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a5f      	ldr	r2, [pc, #380]	; (8001e0c <HAL_DMA_IRQHandler+0x204>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d102      	bne.n	8001c9a <HAL_DMA_IRQHandler+0x92>
 8001c94:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c98:	e00e      	b.n	8001cb8 <HAL_DMA_IRQHandler+0xb0>
 8001c9a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001c9e:	e00b      	b.n	8001cb8 <HAL_DMA_IRQHandler+0xb0>
 8001ca0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001ca4:	e008      	b.n	8001cb8 <HAL_DMA_IRQHandler+0xb0>
 8001ca6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001caa:	e005      	b.n	8001cb8 <HAL_DMA_IRQHandler+0xb0>
 8001cac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cb0:	e002      	b.n	8001cb8 <HAL_DMA_IRQHandler+0xb0>
 8001cb2:	2340      	movs	r3, #64	; 0x40
 8001cb4:	e000      	b.n	8001cb8 <HAL_DMA_IRQHandler+0xb0>
 8001cb6:	2304      	movs	r3, #4
 8001cb8:	4a55      	ldr	r2, [pc, #340]	; (8001e10 <HAL_DMA_IRQHandler+0x208>)
 8001cba:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	f000 8094 	beq.w	8001dee <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001cce:	e08e      	b.n	8001dee <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd4:	2202      	movs	r2, #2
 8001cd6:	409a      	lsls	r2, r3
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d056      	beq.n	8001d8e <HAL_DMA_IRQHandler+0x186>
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	f003 0302 	and.w	r3, r3, #2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d051      	beq.n	8001d8e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0320 	and.w	r3, r3, #32
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d10b      	bne.n	8001d10 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f022 020a 	bic.w	r2, r2, #10
 8001d06:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a38      	ldr	r2, [pc, #224]	; (8001df8 <HAL_DMA_IRQHandler+0x1f0>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d029      	beq.n	8001d6e <HAL_DMA_IRQHandler+0x166>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a37      	ldr	r2, [pc, #220]	; (8001dfc <HAL_DMA_IRQHandler+0x1f4>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d022      	beq.n	8001d6a <HAL_DMA_IRQHandler+0x162>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a35      	ldr	r2, [pc, #212]	; (8001e00 <HAL_DMA_IRQHandler+0x1f8>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d01a      	beq.n	8001d64 <HAL_DMA_IRQHandler+0x15c>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a34      	ldr	r2, [pc, #208]	; (8001e04 <HAL_DMA_IRQHandler+0x1fc>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d012      	beq.n	8001d5e <HAL_DMA_IRQHandler+0x156>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a32      	ldr	r2, [pc, #200]	; (8001e08 <HAL_DMA_IRQHandler+0x200>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d00a      	beq.n	8001d58 <HAL_DMA_IRQHandler+0x150>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a31      	ldr	r2, [pc, #196]	; (8001e0c <HAL_DMA_IRQHandler+0x204>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d102      	bne.n	8001d52 <HAL_DMA_IRQHandler+0x14a>
 8001d4c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d50:	e00e      	b.n	8001d70 <HAL_DMA_IRQHandler+0x168>
 8001d52:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d56:	e00b      	b.n	8001d70 <HAL_DMA_IRQHandler+0x168>
 8001d58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d5c:	e008      	b.n	8001d70 <HAL_DMA_IRQHandler+0x168>
 8001d5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d62:	e005      	b.n	8001d70 <HAL_DMA_IRQHandler+0x168>
 8001d64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d68:	e002      	b.n	8001d70 <HAL_DMA_IRQHandler+0x168>
 8001d6a:	2320      	movs	r3, #32
 8001d6c:	e000      	b.n	8001d70 <HAL_DMA_IRQHandler+0x168>
 8001d6e:	2302      	movs	r3, #2
 8001d70:	4a27      	ldr	r2, [pc, #156]	; (8001e10 <HAL_DMA_IRQHandler+0x208>)
 8001d72:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d034      	beq.n	8001dee <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001d8c:	e02f      	b.n	8001dee <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d92:	2208      	movs	r2, #8
 8001d94:	409a      	lsls	r2, r3
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d028      	beq.n	8001df0 <HAL_DMA_IRQHandler+0x1e8>
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	f003 0308 	and.w	r3, r3, #8
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d023      	beq.n	8001df0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f022 020e 	bic.w	r2, r2, #14
 8001db6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dc0:	2101      	movs	r1, #1
 8001dc2:	fa01 f202 	lsl.w	r2, r1, r2
 8001dc6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d004      	beq.n	8001df0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	4798      	blx	r3
    }
  }
  return;
 8001dee:	bf00      	nop
 8001df0:	bf00      	nop
}
 8001df2:	3710      	adds	r7, #16
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40020008 	.word	0x40020008
 8001dfc:	4002001c 	.word	0x4002001c
 8001e00:	40020030 	.word	0x40020030
 8001e04:	40020044 	.word	0x40020044
 8001e08:	40020058 	.word	0x40020058
 8001e0c:	4002006c 	.word	0x4002006c
 8001e10:	40020000 	.word	0x40020000

08001e14 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
 8001e20:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e2a:	2101      	movs	r1, #1
 8001e2c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e30:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	683a      	ldr	r2, [r7, #0]
 8001e38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	2b10      	cmp	r3, #16
 8001e40:	d108      	bne.n	8001e54 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	68ba      	ldr	r2, [r7, #8]
 8001e50:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e52:	e007      	b.n	8001e64 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	68ba      	ldr	r2, [r7, #8]
 8001e5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	60da      	str	r2, [r3, #12]
}
 8001e64:	bf00      	nop
 8001e66:	3714      	adds	r7, #20
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bc80      	pop	{r7}
 8001e6c:	4770      	bx	lr
	...

08001e70 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b08b      	sub	sp, #44	; 0x2c
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e82:	e169      	b.n	8002158 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e84:	2201      	movs	r2, #1
 8001e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e88:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	69fa      	ldr	r2, [r7, #28]
 8001e94:	4013      	ands	r3, r2
 8001e96:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	f040 8158 	bne.w	8002152 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	4a9a      	ldr	r2, [pc, #616]	; (8002110 <HAL_GPIO_Init+0x2a0>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d05e      	beq.n	8001f6a <HAL_GPIO_Init+0xfa>
 8001eac:	4a98      	ldr	r2, [pc, #608]	; (8002110 <HAL_GPIO_Init+0x2a0>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d875      	bhi.n	8001f9e <HAL_GPIO_Init+0x12e>
 8001eb2:	4a98      	ldr	r2, [pc, #608]	; (8002114 <HAL_GPIO_Init+0x2a4>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d058      	beq.n	8001f6a <HAL_GPIO_Init+0xfa>
 8001eb8:	4a96      	ldr	r2, [pc, #600]	; (8002114 <HAL_GPIO_Init+0x2a4>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d86f      	bhi.n	8001f9e <HAL_GPIO_Init+0x12e>
 8001ebe:	4a96      	ldr	r2, [pc, #600]	; (8002118 <HAL_GPIO_Init+0x2a8>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d052      	beq.n	8001f6a <HAL_GPIO_Init+0xfa>
 8001ec4:	4a94      	ldr	r2, [pc, #592]	; (8002118 <HAL_GPIO_Init+0x2a8>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d869      	bhi.n	8001f9e <HAL_GPIO_Init+0x12e>
 8001eca:	4a94      	ldr	r2, [pc, #592]	; (800211c <HAL_GPIO_Init+0x2ac>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d04c      	beq.n	8001f6a <HAL_GPIO_Init+0xfa>
 8001ed0:	4a92      	ldr	r2, [pc, #584]	; (800211c <HAL_GPIO_Init+0x2ac>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d863      	bhi.n	8001f9e <HAL_GPIO_Init+0x12e>
 8001ed6:	4a92      	ldr	r2, [pc, #584]	; (8002120 <HAL_GPIO_Init+0x2b0>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d046      	beq.n	8001f6a <HAL_GPIO_Init+0xfa>
 8001edc:	4a90      	ldr	r2, [pc, #576]	; (8002120 <HAL_GPIO_Init+0x2b0>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d85d      	bhi.n	8001f9e <HAL_GPIO_Init+0x12e>
 8001ee2:	2b12      	cmp	r3, #18
 8001ee4:	d82a      	bhi.n	8001f3c <HAL_GPIO_Init+0xcc>
 8001ee6:	2b12      	cmp	r3, #18
 8001ee8:	d859      	bhi.n	8001f9e <HAL_GPIO_Init+0x12e>
 8001eea:	a201      	add	r2, pc, #4	; (adr r2, 8001ef0 <HAL_GPIO_Init+0x80>)
 8001eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ef0:	08001f6b 	.word	0x08001f6b
 8001ef4:	08001f45 	.word	0x08001f45
 8001ef8:	08001f57 	.word	0x08001f57
 8001efc:	08001f99 	.word	0x08001f99
 8001f00:	08001f9f 	.word	0x08001f9f
 8001f04:	08001f9f 	.word	0x08001f9f
 8001f08:	08001f9f 	.word	0x08001f9f
 8001f0c:	08001f9f 	.word	0x08001f9f
 8001f10:	08001f9f 	.word	0x08001f9f
 8001f14:	08001f9f 	.word	0x08001f9f
 8001f18:	08001f9f 	.word	0x08001f9f
 8001f1c:	08001f9f 	.word	0x08001f9f
 8001f20:	08001f9f 	.word	0x08001f9f
 8001f24:	08001f9f 	.word	0x08001f9f
 8001f28:	08001f9f 	.word	0x08001f9f
 8001f2c:	08001f9f 	.word	0x08001f9f
 8001f30:	08001f9f 	.word	0x08001f9f
 8001f34:	08001f4d 	.word	0x08001f4d
 8001f38:	08001f61 	.word	0x08001f61
 8001f3c:	4a79      	ldr	r2, [pc, #484]	; (8002124 <HAL_GPIO_Init+0x2b4>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d013      	beq.n	8001f6a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f42:	e02c      	b.n	8001f9e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	623b      	str	r3, [r7, #32]
          break;
 8001f4a:	e029      	b.n	8001fa0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	3304      	adds	r3, #4
 8001f52:	623b      	str	r3, [r7, #32]
          break;
 8001f54:	e024      	b.n	8001fa0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	68db      	ldr	r3, [r3, #12]
 8001f5a:	3308      	adds	r3, #8
 8001f5c:	623b      	str	r3, [r7, #32]
          break;
 8001f5e:	e01f      	b.n	8001fa0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	330c      	adds	r3, #12
 8001f66:	623b      	str	r3, [r7, #32]
          break;
 8001f68:	e01a      	b.n	8001fa0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d102      	bne.n	8001f78 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f72:	2304      	movs	r3, #4
 8001f74:	623b      	str	r3, [r7, #32]
          break;
 8001f76:	e013      	b.n	8001fa0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d105      	bne.n	8001f8c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f80:	2308      	movs	r3, #8
 8001f82:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	69fa      	ldr	r2, [r7, #28]
 8001f88:	611a      	str	r2, [r3, #16]
          break;
 8001f8a:	e009      	b.n	8001fa0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f8c:	2308      	movs	r3, #8
 8001f8e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	69fa      	ldr	r2, [r7, #28]
 8001f94:	615a      	str	r2, [r3, #20]
          break;
 8001f96:	e003      	b.n	8001fa0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	623b      	str	r3, [r7, #32]
          break;
 8001f9c:	e000      	b.n	8001fa0 <HAL_GPIO_Init+0x130>
          break;
 8001f9e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	2bff      	cmp	r3, #255	; 0xff
 8001fa4:	d801      	bhi.n	8001faa <HAL_GPIO_Init+0x13a>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	e001      	b.n	8001fae <HAL_GPIO_Init+0x13e>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	3304      	adds	r3, #4
 8001fae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	2bff      	cmp	r3, #255	; 0xff
 8001fb4:	d802      	bhi.n	8001fbc <HAL_GPIO_Init+0x14c>
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	e002      	b.n	8001fc2 <HAL_GPIO_Init+0x152>
 8001fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fbe:	3b08      	subs	r3, #8
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	210f      	movs	r1, #15
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8001fd0:	43db      	mvns	r3, r3
 8001fd2:	401a      	ands	r2, r3
 8001fd4:	6a39      	ldr	r1, [r7, #32]
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fdc:	431a      	orrs	r2, r3
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f000 80b1 	beq.w	8002152 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ff0:	4b4d      	ldr	r3, [pc, #308]	; (8002128 <HAL_GPIO_Init+0x2b8>)
 8001ff2:	699b      	ldr	r3, [r3, #24]
 8001ff4:	4a4c      	ldr	r2, [pc, #304]	; (8002128 <HAL_GPIO_Init+0x2b8>)
 8001ff6:	f043 0301 	orr.w	r3, r3, #1
 8001ffa:	6193      	str	r3, [r2, #24]
 8001ffc:	4b4a      	ldr	r3, [pc, #296]	; (8002128 <HAL_GPIO_Init+0x2b8>)
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	f003 0301 	and.w	r3, r3, #1
 8002004:	60bb      	str	r3, [r7, #8]
 8002006:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002008:	4a48      	ldr	r2, [pc, #288]	; (800212c <HAL_GPIO_Init+0x2bc>)
 800200a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800200c:	089b      	lsrs	r3, r3, #2
 800200e:	3302      	adds	r3, #2
 8002010:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002014:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002018:	f003 0303 	and.w	r3, r3, #3
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	220f      	movs	r2, #15
 8002020:	fa02 f303 	lsl.w	r3, r2, r3
 8002024:	43db      	mvns	r3, r3
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	4013      	ands	r3, r2
 800202a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4a40      	ldr	r2, [pc, #256]	; (8002130 <HAL_GPIO_Init+0x2c0>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d013      	beq.n	800205c <HAL_GPIO_Init+0x1ec>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4a3f      	ldr	r2, [pc, #252]	; (8002134 <HAL_GPIO_Init+0x2c4>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d00d      	beq.n	8002058 <HAL_GPIO_Init+0x1e8>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4a3e      	ldr	r2, [pc, #248]	; (8002138 <HAL_GPIO_Init+0x2c8>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d007      	beq.n	8002054 <HAL_GPIO_Init+0x1e4>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4a3d      	ldr	r2, [pc, #244]	; (800213c <HAL_GPIO_Init+0x2cc>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d101      	bne.n	8002050 <HAL_GPIO_Init+0x1e0>
 800204c:	2303      	movs	r3, #3
 800204e:	e006      	b.n	800205e <HAL_GPIO_Init+0x1ee>
 8002050:	2304      	movs	r3, #4
 8002052:	e004      	b.n	800205e <HAL_GPIO_Init+0x1ee>
 8002054:	2302      	movs	r3, #2
 8002056:	e002      	b.n	800205e <HAL_GPIO_Init+0x1ee>
 8002058:	2301      	movs	r3, #1
 800205a:	e000      	b.n	800205e <HAL_GPIO_Init+0x1ee>
 800205c:	2300      	movs	r3, #0
 800205e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002060:	f002 0203 	and.w	r2, r2, #3
 8002064:	0092      	lsls	r2, r2, #2
 8002066:	4093      	lsls	r3, r2
 8002068:	68fa      	ldr	r2, [r7, #12]
 800206a:	4313      	orrs	r3, r2
 800206c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800206e:	492f      	ldr	r1, [pc, #188]	; (800212c <HAL_GPIO_Init+0x2bc>)
 8002070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002072:	089b      	lsrs	r3, r3, #2
 8002074:	3302      	adds	r3, #2
 8002076:	68fa      	ldr	r2, [r7, #12]
 8002078:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002084:	2b00      	cmp	r3, #0
 8002086:	d006      	beq.n	8002096 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002088:	4b2d      	ldr	r3, [pc, #180]	; (8002140 <HAL_GPIO_Init+0x2d0>)
 800208a:	689a      	ldr	r2, [r3, #8]
 800208c:	492c      	ldr	r1, [pc, #176]	; (8002140 <HAL_GPIO_Init+0x2d0>)
 800208e:	69bb      	ldr	r3, [r7, #24]
 8002090:	4313      	orrs	r3, r2
 8002092:	608b      	str	r3, [r1, #8]
 8002094:	e006      	b.n	80020a4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002096:	4b2a      	ldr	r3, [pc, #168]	; (8002140 <HAL_GPIO_Init+0x2d0>)
 8002098:	689a      	ldr	r2, [r3, #8]
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	43db      	mvns	r3, r3
 800209e:	4928      	ldr	r1, [pc, #160]	; (8002140 <HAL_GPIO_Init+0x2d0>)
 80020a0:	4013      	ands	r3, r2
 80020a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d006      	beq.n	80020be <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80020b0:	4b23      	ldr	r3, [pc, #140]	; (8002140 <HAL_GPIO_Init+0x2d0>)
 80020b2:	68da      	ldr	r2, [r3, #12]
 80020b4:	4922      	ldr	r1, [pc, #136]	; (8002140 <HAL_GPIO_Init+0x2d0>)
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	60cb      	str	r3, [r1, #12]
 80020bc:	e006      	b.n	80020cc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020be:	4b20      	ldr	r3, [pc, #128]	; (8002140 <HAL_GPIO_Init+0x2d0>)
 80020c0:	68da      	ldr	r2, [r3, #12]
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	43db      	mvns	r3, r3
 80020c6:	491e      	ldr	r1, [pc, #120]	; (8002140 <HAL_GPIO_Init+0x2d0>)
 80020c8:	4013      	ands	r3, r2
 80020ca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d006      	beq.n	80020e6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80020d8:	4b19      	ldr	r3, [pc, #100]	; (8002140 <HAL_GPIO_Init+0x2d0>)
 80020da:	685a      	ldr	r2, [r3, #4]
 80020dc:	4918      	ldr	r1, [pc, #96]	; (8002140 <HAL_GPIO_Init+0x2d0>)
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	604b      	str	r3, [r1, #4]
 80020e4:	e006      	b.n	80020f4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80020e6:	4b16      	ldr	r3, [pc, #88]	; (8002140 <HAL_GPIO_Init+0x2d0>)
 80020e8:	685a      	ldr	r2, [r3, #4]
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	43db      	mvns	r3, r3
 80020ee:	4914      	ldr	r1, [pc, #80]	; (8002140 <HAL_GPIO_Init+0x2d0>)
 80020f0:	4013      	ands	r3, r2
 80020f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d021      	beq.n	8002144 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002100:	4b0f      	ldr	r3, [pc, #60]	; (8002140 <HAL_GPIO_Init+0x2d0>)
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	490e      	ldr	r1, [pc, #56]	; (8002140 <HAL_GPIO_Init+0x2d0>)
 8002106:	69bb      	ldr	r3, [r7, #24]
 8002108:	4313      	orrs	r3, r2
 800210a:	600b      	str	r3, [r1, #0]
 800210c:	e021      	b.n	8002152 <HAL_GPIO_Init+0x2e2>
 800210e:	bf00      	nop
 8002110:	10320000 	.word	0x10320000
 8002114:	10310000 	.word	0x10310000
 8002118:	10220000 	.word	0x10220000
 800211c:	10210000 	.word	0x10210000
 8002120:	10120000 	.word	0x10120000
 8002124:	10110000 	.word	0x10110000
 8002128:	40021000 	.word	0x40021000
 800212c:	40010000 	.word	0x40010000
 8002130:	40010800 	.word	0x40010800
 8002134:	40010c00 	.word	0x40010c00
 8002138:	40011000 	.word	0x40011000
 800213c:	40011400 	.word	0x40011400
 8002140:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002144:	4b0b      	ldr	r3, [pc, #44]	; (8002174 <HAL_GPIO_Init+0x304>)
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	43db      	mvns	r3, r3
 800214c:	4909      	ldr	r1, [pc, #36]	; (8002174 <HAL_GPIO_Init+0x304>)
 800214e:	4013      	ands	r3, r2
 8002150:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002154:	3301      	adds	r3, #1
 8002156:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800215e:	fa22 f303 	lsr.w	r3, r2, r3
 8002162:	2b00      	cmp	r3, #0
 8002164:	f47f ae8e 	bne.w	8001e84 <HAL_GPIO_Init+0x14>
  }
}
 8002168:	bf00      	nop
 800216a:	bf00      	nop
 800216c:	372c      	adds	r7, #44	; 0x2c
 800216e:	46bd      	mov	sp, r7
 8002170:	bc80      	pop	{r7}
 8002172:	4770      	bx	lr
 8002174:	40010400 	.word	0x40010400

08002178 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	460b      	mov	r3, r1
 8002182:	807b      	strh	r3, [r7, #2]
 8002184:	4613      	mov	r3, r2
 8002186:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002188:	787b      	ldrb	r3, [r7, #1]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d003      	beq.n	8002196 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800218e:	887a      	ldrh	r2, [r7, #2]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002194:	e003      	b.n	800219e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002196:	887b      	ldrh	r3, [r7, #2]
 8002198:	041a      	lsls	r2, r3, #16
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	611a      	str	r2, [r3, #16]
}
 800219e:	bf00      	nop
 80021a0:	370c      	adds	r7, #12
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bc80      	pop	{r7}
 80021a6:	4770      	bx	lr

080021a8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	460b      	mov	r3, r1
 80021b2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80021ba:	887a      	ldrh	r2, [r7, #2]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	4013      	ands	r3, r2
 80021c0:	041a      	lsls	r2, r3, #16
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	43d9      	mvns	r1, r3
 80021c6:	887b      	ldrh	r3, [r7, #2]
 80021c8:	400b      	ands	r3, r1
 80021ca:	431a      	orrs	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	611a      	str	r2, [r3, #16]
}
 80021d0:	bf00      	nop
 80021d2:	3714      	adds	r7, #20
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bc80      	pop	{r7}
 80021d8:	4770      	bx	lr

080021da <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80021da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021dc:	b08b      	sub	sp, #44	; 0x2c
 80021de:	af06      	add	r7, sp, #24
 80021e0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d101      	bne.n	80021ec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	e0f1      	b.n	80023d0 <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d106      	bne.n	8002206 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2200      	movs	r2, #0
 80021fc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f006 fbc1 	bl	8008988 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2203      	movs	r2, #3
 800220a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4618      	mov	r0, r3
 8002214:	f002 fae0 	bl	80047d8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	603b      	str	r3, [r7, #0]
 800221e:	687e      	ldr	r6, [r7, #4]
 8002220:	466d      	mov	r5, sp
 8002222:	f106 0410 	add.w	r4, r6, #16
 8002226:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002228:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800222a:	6823      	ldr	r3, [r4, #0]
 800222c:	602b      	str	r3, [r5, #0]
 800222e:	1d33      	adds	r3, r6, #4
 8002230:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002232:	6838      	ldr	r0, [r7, #0]
 8002234:	f002 faaa 	bl	800478c <USB_CoreInit>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d005      	beq.n	800224a <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2202      	movs	r2, #2
 8002242:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e0c2      	b.n	80023d0 <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2100      	movs	r1, #0
 8002250:	4618      	mov	r0, r3
 8002252:	f002 fadb 	bl	800480c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002256:	2300      	movs	r3, #0
 8002258:	73fb      	strb	r3, [r7, #15]
 800225a:	e040      	b.n	80022de <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800225c:	7bfb      	ldrb	r3, [r7, #15]
 800225e:	6879      	ldr	r1, [r7, #4]
 8002260:	1c5a      	adds	r2, r3, #1
 8002262:	4613      	mov	r3, r2
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	4413      	add	r3, r2
 8002268:	00db      	lsls	r3, r3, #3
 800226a:	440b      	add	r3, r1
 800226c:	3301      	adds	r3, #1
 800226e:	2201      	movs	r2, #1
 8002270:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002272:	7bfb      	ldrb	r3, [r7, #15]
 8002274:	6879      	ldr	r1, [r7, #4]
 8002276:	1c5a      	adds	r2, r3, #1
 8002278:	4613      	mov	r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	4413      	add	r3, r2
 800227e:	00db      	lsls	r3, r3, #3
 8002280:	440b      	add	r3, r1
 8002282:	7bfa      	ldrb	r2, [r7, #15]
 8002284:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002286:	7bfb      	ldrb	r3, [r7, #15]
 8002288:	6879      	ldr	r1, [r7, #4]
 800228a:	1c5a      	adds	r2, r3, #1
 800228c:	4613      	mov	r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	4413      	add	r3, r2
 8002292:	00db      	lsls	r3, r3, #3
 8002294:	440b      	add	r3, r1
 8002296:	3303      	adds	r3, #3
 8002298:	2200      	movs	r2, #0
 800229a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800229c:	7bfa      	ldrb	r2, [r7, #15]
 800229e:	6879      	ldr	r1, [r7, #4]
 80022a0:	4613      	mov	r3, r2
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	4413      	add	r3, r2
 80022a6:	00db      	lsls	r3, r3, #3
 80022a8:	440b      	add	r3, r1
 80022aa:	3338      	adds	r3, #56	; 0x38
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80022b0:	7bfa      	ldrb	r2, [r7, #15]
 80022b2:	6879      	ldr	r1, [r7, #4]
 80022b4:	4613      	mov	r3, r2
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	4413      	add	r3, r2
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	440b      	add	r3, r1
 80022be:	333c      	adds	r3, #60	; 0x3c
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80022c4:	7bfa      	ldrb	r2, [r7, #15]
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	4613      	mov	r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	4413      	add	r3, r2
 80022ce:	00db      	lsls	r3, r3, #3
 80022d0:	440b      	add	r3, r1
 80022d2:	3340      	adds	r3, #64	; 0x40
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022d8:	7bfb      	ldrb	r3, [r7, #15]
 80022da:	3301      	adds	r3, #1
 80022dc:	73fb      	strb	r3, [r7, #15]
 80022de:	7bfa      	ldrb	r2, [r7, #15]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d3b9      	bcc.n	800225c <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022e8:	2300      	movs	r3, #0
 80022ea:	73fb      	strb	r3, [r7, #15]
 80022ec:	e044      	b.n	8002378 <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80022ee:	7bfa      	ldrb	r2, [r7, #15]
 80022f0:	6879      	ldr	r1, [r7, #4]
 80022f2:	4613      	mov	r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	4413      	add	r3, r2
 80022f8:	00db      	lsls	r3, r3, #3
 80022fa:	440b      	add	r3, r1
 80022fc:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002300:	2200      	movs	r2, #0
 8002302:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002304:	7bfa      	ldrb	r2, [r7, #15]
 8002306:	6879      	ldr	r1, [r7, #4]
 8002308:	4613      	mov	r3, r2
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	4413      	add	r3, r2
 800230e:	00db      	lsls	r3, r3, #3
 8002310:	440b      	add	r3, r1
 8002312:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002316:	7bfa      	ldrb	r2, [r7, #15]
 8002318:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800231a:	7bfa      	ldrb	r2, [r7, #15]
 800231c:	6879      	ldr	r1, [r7, #4]
 800231e:	4613      	mov	r3, r2
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	4413      	add	r3, r2
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	440b      	add	r3, r1
 8002328:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800232c:	2200      	movs	r2, #0
 800232e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002330:	7bfa      	ldrb	r2, [r7, #15]
 8002332:	6879      	ldr	r1, [r7, #4]
 8002334:	4613      	mov	r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	4413      	add	r3, r2
 800233a:	00db      	lsls	r3, r3, #3
 800233c:	440b      	add	r3, r1
 800233e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8002342:	2200      	movs	r2, #0
 8002344:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002346:	7bfa      	ldrb	r2, [r7, #15]
 8002348:	6879      	ldr	r1, [r7, #4]
 800234a:	4613      	mov	r3, r2
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	4413      	add	r3, r2
 8002350:	00db      	lsls	r3, r3, #3
 8002352:	440b      	add	r3, r1
 8002354:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002358:	2200      	movs	r2, #0
 800235a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800235c:	7bfa      	ldrb	r2, [r7, #15]
 800235e:	6879      	ldr	r1, [r7, #4]
 8002360:	4613      	mov	r3, r2
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	4413      	add	r3, r2
 8002366:	00db      	lsls	r3, r3, #3
 8002368:	440b      	add	r3, r1
 800236a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800236e:	2200      	movs	r2, #0
 8002370:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002372:	7bfb      	ldrb	r3, [r7, #15]
 8002374:	3301      	adds	r3, #1
 8002376:	73fb      	strb	r3, [r7, #15]
 8002378:	7bfa      	ldrb	r2, [r7, #15]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	429a      	cmp	r2, r3
 8002380:	d3b5      	bcc.n	80022ee <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	603b      	str	r3, [r7, #0]
 8002388:	687e      	ldr	r6, [r7, #4]
 800238a:	466d      	mov	r5, sp
 800238c:	f106 0410 	add.w	r4, r6, #16
 8002390:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002392:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002394:	6823      	ldr	r3, [r4, #0]
 8002396:	602b      	str	r3, [r5, #0]
 8002398:	1d33      	adds	r3, r6, #4
 800239a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800239c:	6838      	ldr	r0, [r7, #0]
 800239e:	f002 fa41 	bl	8004824 <USB_DevInit>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d005      	beq.n	80023b4 <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2202      	movs	r2, #2
 80023ac:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e00d      	b.n	80023d0 <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2201      	movs	r2, #1
 80023c0:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f004 fcc2 	bl	8006d52 <USB_DevDisconnect>

  return HAL_OK;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3714      	adds	r7, #20
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080023d8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d101      	bne.n	80023ee <HAL_PCD_Start+0x16>
 80023ea:	2302      	movs	r3, #2
 80023ec:	e016      	b.n	800241c <HAL_PCD_Start+0x44>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2201      	movs	r2, #1
 80023f2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f002 f9d6 	bl	80047ac <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002400:	2101      	movs	r1, #1
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f006 fd33 	bl	8008e6e <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4618      	mov	r0, r3
 800240e:	f004 fc96 	bl	8006d3e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b088      	sub	sp, #32
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4618      	mov	r0, r3
 8002432:	f004 fc98 	bl	8006d66 <USB_ReadInterrupts>
 8002436:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d003      	beq.n	800244a <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f000 fb1b 	bl	8002a7e <PCD_EP_ISR_Handler>

    return;
 8002448:	e119      	b.n	800267e <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002450:	2b00      	cmp	r3, #0
 8002452:	d013      	beq.n	800247c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800245c:	b29a      	uxth	r2, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002466:	b292      	uxth	r2, r2
 8002468:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f006 fb06 	bl	8008a7e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002472:	2100      	movs	r1, #0
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f000 f905 	bl	8002684 <HAL_PCD_SetAddress>

    return;
 800247a:	e100      	b.n	800267e <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800247c:	69bb      	ldr	r3, [r7, #24]
 800247e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d00c      	beq.n	80024a0 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800248e:	b29a      	uxth	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002498:	b292      	uxth	r2, r2
 800249a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800249e:	e0ee      	b.n	800267e <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d00c      	beq.n	80024c4 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80024bc:	b292      	uxth	r2, r2
 80024be:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80024c2:	e0dc      	b.n	800267e <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d027      	beq.n	800251e <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80024d6:	b29a      	uxth	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f022 0204 	bic.w	r2, r2, #4
 80024e0:	b292      	uxth	r2, r2
 80024e2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f022 0208 	bic.w	r2, r2, #8
 80024f8:	b292      	uxth	r2, r2
 80024fa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f006 faf6 	bl	8008af0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800250c:	b29a      	uxth	r2, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002516:	b292      	uxth	r2, r2
 8002518:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800251c:	e0af      	b.n	800267e <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002524:	2b00      	cmp	r3, #0
 8002526:	f000 8083 	beq.w	8002630 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 800252a:	2300      	movs	r3, #0
 800252c:	77fb      	strb	r3, [r7, #31]
 800252e:	e010      	b.n	8002552 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	461a      	mov	r2, r3
 8002536:	7ffb      	ldrb	r3, [r7, #31]
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	441a      	add	r2, r3
 800253c:	7ffb      	ldrb	r3, [r7, #31]
 800253e:	8812      	ldrh	r2, [r2, #0]
 8002540:	b292      	uxth	r2, r2
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	3320      	adds	r3, #32
 8002546:	443b      	add	r3, r7
 8002548:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 800254c:	7ffb      	ldrb	r3, [r7, #31]
 800254e:	3301      	adds	r3, #1
 8002550:	77fb      	strb	r3, [r7, #31]
 8002552:	7ffb      	ldrb	r3, [r7, #31]
 8002554:	2b07      	cmp	r3, #7
 8002556:	d9eb      	bls.n	8002530 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002560:	b29a      	uxth	r2, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f042 0201 	orr.w	r2, r2, #1
 800256a:	b292      	uxth	r2, r2
 800256c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002578:	b29a      	uxth	r2, r3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f022 0201 	bic.w	r2, r2, #1
 8002582:	b292      	uxth	r2, r2
 8002584:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8002588:	bf00      	nop
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002592:	b29b      	uxth	r3, r3
 8002594:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002598:	2b00      	cmp	r3, #0
 800259a:	d0f6      	beq.n	800258a <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80025a4:	b29a      	uxth	r2, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025ae:	b292      	uxth	r2, r2
 80025b0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80025b4:	2300      	movs	r3, #0
 80025b6:	77fb      	strb	r3, [r7, #31]
 80025b8:	e00f      	b.n	80025da <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80025ba:	7ffb      	ldrb	r3, [r7, #31]
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	6812      	ldr	r2, [r2, #0]
 80025c0:	4611      	mov	r1, r2
 80025c2:	7ffa      	ldrb	r2, [r7, #31]
 80025c4:	0092      	lsls	r2, r2, #2
 80025c6:	440a      	add	r2, r1
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	3320      	adds	r3, #32
 80025cc:	443b      	add	r3, r7
 80025ce:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80025d2:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 80025d4:	7ffb      	ldrb	r3, [r7, #31]
 80025d6:	3301      	adds	r3, #1
 80025d8:	77fb      	strb	r3, [r7, #31]
 80025da:	7ffb      	ldrb	r3, [r7, #31]
 80025dc:	2b07      	cmp	r3, #7
 80025de:	d9ec      	bls.n	80025ba <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f042 0208 	orr.w	r2, r2, #8
 80025f2:	b292      	uxth	r2, r2
 80025f4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002600:	b29a      	uxth	r2, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800260a:	b292      	uxth	r2, r2
 800260c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002618:	b29a      	uxth	r2, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f042 0204 	orr.w	r2, r2, #4
 8002622:	b292      	uxth	r2, r2
 8002624:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f006 fa47 	bl	8008abc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800262e:	e026      	b.n	800267e <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002636:	2b00      	cmp	r3, #0
 8002638:	d00f      	beq.n	800265a <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002642:	b29a      	uxth	r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800264c:	b292      	uxth	r2, r2
 800264e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f006 fa05 	bl	8008a62 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002658:	e011      	b.n	800267e <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002660:	2b00      	cmp	r3, #0
 8002662:	d00c      	beq.n	800267e <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800266c:	b29a      	uxth	r2, r3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002676:	b292      	uxth	r2, r2
 8002678:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800267c:	bf00      	nop
  }
}
 800267e:	3720      	adds	r7, #32
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	460b      	mov	r3, r1
 800268e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002696:	2b01      	cmp	r3, #1
 8002698:	d101      	bne.n	800269e <HAL_PCD_SetAddress+0x1a>
 800269a:	2302      	movs	r3, #2
 800269c:	e013      	b.n	80026c6 <HAL_PCD_SetAddress+0x42>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2201      	movs	r2, #1
 80026a2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	78fa      	ldrb	r2, [r7, #3]
 80026aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	78fa      	ldrb	r2, [r7, #3]
 80026b4:	4611      	mov	r1, r2
 80026b6:	4618      	mov	r0, r3
 80026b8:	f004 fb2e 	bl	8006d18 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b084      	sub	sp, #16
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
 80026d6:	4608      	mov	r0, r1
 80026d8:	4611      	mov	r1, r2
 80026da:	461a      	mov	r2, r3
 80026dc:	4603      	mov	r3, r0
 80026de:	70fb      	strb	r3, [r7, #3]
 80026e0:	460b      	mov	r3, r1
 80026e2:	803b      	strh	r3, [r7, #0]
 80026e4:	4613      	mov	r3, r2
 80026e6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80026e8:	2300      	movs	r3, #0
 80026ea:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80026ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	da0e      	bge.n	8002712 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80026f4:	78fb      	ldrb	r3, [r7, #3]
 80026f6:	f003 0307 	and.w	r3, r3, #7
 80026fa:	1c5a      	adds	r2, r3, #1
 80026fc:	4613      	mov	r3, r2
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	4413      	add	r3, r2
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	4413      	add	r3, r2
 8002708:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2201      	movs	r2, #1
 800270e:	705a      	strb	r2, [r3, #1]
 8002710:	e00e      	b.n	8002730 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002712:	78fb      	ldrb	r3, [r7, #3]
 8002714:	f003 0207 	and.w	r2, r3, #7
 8002718:	4613      	mov	r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	4413      	add	r3, r2
 800271e:	00db      	lsls	r3, r3, #3
 8002720:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	4413      	add	r3, r2
 8002728:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2200      	movs	r2, #0
 800272e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002730:	78fb      	ldrb	r3, [r7, #3]
 8002732:	f003 0307 	and.w	r3, r3, #7
 8002736:	b2da      	uxtb	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800273c:	883a      	ldrh	r2, [r7, #0]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	78ba      	ldrb	r2, [r7, #2]
 8002746:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002748:	78bb      	ldrb	r3, [r7, #2]
 800274a:	2b02      	cmp	r3, #2
 800274c:	d102      	bne.n	8002754 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2200      	movs	r2, #0
 8002752:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800275a:	2b01      	cmp	r3, #1
 800275c:	d101      	bne.n	8002762 <HAL_PCD_EP_Open+0x94>
 800275e:	2302      	movs	r3, #2
 8002760:	e00e      	b.n	8002780 <HAL_PCD_EP_Open+0xb2>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2201      	movs	r2, #1
 8002766:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68f9      	ldr	r1, [r7, #12]
 8002770:	4618      	mov	r0, r3
 8002772:	f002 f877 	bl	8004864 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 800277e:	7afb      	ldrb	r3, [r7, #11]
}
 8002780:	4618      	mov	r0, r3
 8002782:	3710      	adds	r7, #16
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	460b      	mov	r3, r1
 8002792:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002794:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002798:	2b00      	cmp	r3, #0
 800279a:	da0e      	bge.n	80027ba <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800279c:	78fb      	ldrb	r3, [r7, #3]
 800279e:	f003 0307 	and.w	r3, r3, #7
 80027a2:	1c5a      	adds	r2, r3, #1
 80027a4:	4613      	mov	r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	4413      	add	r3, r2
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	4413      	add	r3, r2
 80027b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2201      	movs	r2, #1
 80027b6:	705a      	strb	r2, [r3, #1]
 80027b8:	e00e      	b.n	80027d8 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80027ba:	78fb      	ldrb	r3, [r7, #3]
 80027bc:	f003 0207 	and.w	r2, r3, #7
 80027c0:	4613      	mov	r3, r2
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	4413      	add	r3, r2
 80027c6:	00db      	lsls	r3, r3, #3
 80027c8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	4413      	add	r3, r2
 80027d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2200      	movs	r2, #0
 80027d6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80027d8:	78fb      	ldrb	r3, [r7, #3]
 80027da:	f003 0307 	and.w	r3, r3, #7
 80027de:	b2da      	uxtb	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d101      	bne.n	80027f2 <HAL_PCD_EP_Close+0x6a>
 80027ee:	2302      	movs	r3, #2
 80027f0:	e00e      	b.n	8002810 <HAL_PCD_EP_Close+0x88>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2201      	movs	r2, #1
 80027f6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	68f9      	ldr	r1, [r7, #12]
 8002800:	4618      	mov	r0, r3
 8002802:	f002 fbef 	bl	8004fe4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	3710      	adds	r7, #16
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b086      	sub	sp, #24
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	607a      	str	r2, [r7, #4]
 8002822:	603b      	str	r3, [r7, #0]
 8002824:	460b      	mov	r3, r1
 8002826:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002828:	7afb      	ldrb	r3, [r7, #11]
 800282a:	f003 0207 	and.w	r2, r3, #7
 800282e:	4613      	mov	r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	4413      	add	r3, r2
 8002834:	00db      	lsls	r3, r3, #3
 8002836:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800283a:	68fa      	ldr	r2, [r7, #12]
 800283c:	4413      	add	r3, r2
 800283e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	683a      	ldr	r2, [r7, #0]
 800284a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	2200      	movs	r2, #0
 8002850:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	2200      	movs	r2, #0
 8002856:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002858:	7afb      	ldrb	r3, [r7, #11]
 800285a:	f003 0307 	and.w	r3, r3, #7
 800285e:	b2da      	uxtb	r2, r3
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6979      	ldr	r1, [r7, #20]
 800286a:	4618      	mov	r0, r3
 800286c:	f002 fda6 	bl	80053bc <USB_EPStartXfer>

  return HAL_OK;
 8002870:	2300      	movs	r3, #0
}
 8002872:	4618      	mov	r0, r3
 8002874:	3718      	adds	r7, #24
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800287a:	b480      	push	{r7}
 800287c:	b083      	sub	sp, #12
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
 8002882:	460b      	mov	r3, r1
 8002884:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002886:	78fb      	ldrb	r3, [r7, #3]
 8002888:	f003 0207 	and.w	r2, r3, #7
 800288c:	6879      	ldr	r1, [r7, #4]
 800288e:	4613      	mov	r3, r2
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	4413      	add	r3, r2
 8002894:	00db      	lsls	r3, r3, #3
 8002896:	440b      	add	r3, r1
 8002898:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800289c:	681b      	ldr	r3, [r3, #0]
}
 800289e:	4618      	mov	r0, r3
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bc80      	pop	{r7}
 80028a6:	4770      	bx	lr

080028a8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b086      	sub	sp, #24
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	607a      	str	r2, [r7, #4]
 80028b2:	603b      	str	r3, [r7, #0]
 80028b4:	460b      	mov	r3, r1
 80028b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80028b8:	7afb      	ldrb	r3, [r7, #11]
 80028ba:	f003 0307 	and.w	r3, r3, #7
 80028be:	1c5a      	adds	r2, r3, #1
 80028c0:	4613      	mov	r3, r2
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	4413      	add	r3, r2
 80028c6:	00db      	lsls	r3, r3, #3
 80028c8:	68fa      	ldr	r2, [r7, #12]
 80028ca:	4413      	add	r3, r2
 80028cc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	683a      	ldr	r2, [r7, #0]
 80028d8:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	2201      	movs	r2, #1
 80028de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	683a      	ldr	r2, [r7, #0]
 80028e6:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	2200      	movs	r2, #0
 80028ec:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	2201      	movs	r2, #1
 80028f2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80028f4:	7afb      	ldrb	r3, [r7, #11]
 80028f6:	f003 0307 	and.w	r3, r3, #7
 80028fa:	b2da      	uxtb	r2, r3
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	6979      	ldr	r1, [r7, #20]
 8002906:	4618      	mov	r0, r3
 8002908:	f002 fd58 	bl	80053bc <USB_EPStartXfer>

  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3718      	adds	r7, #24
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}

08002916 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002916:	b580      	push	{r7, lr}
 8002918:	b084      	sub	sp, #16
 800291a:	af00      	add	r7, sp, #0
 800291c:	6078      	str	r0, [r7, #4]
 800291e:	460b      	mov	r3, r1
 8002920:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002922:	78fb      	ldrb	r3, [r7, #3]
 8002924:	f003 0207 	and.w	r2, r3, #7
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	429a      	cmp	r2, r3
 800292e:	d901      	bls.n	8002934 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e04c      	b.n	80029ce <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002934:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002938:	2b00      	cmp	r3, #0
 800293a:	da0e      	bge.n	800295a <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800293c:	78fb      	ldrb	r3, [r7, #3]
 800293e:	f003 0307 	and.w	r3, r3, #7
 8002942:	1c5a      	adds	r2, r3, #1
 8002944:	4613      	mov	r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	4413      	add	r3, r2
 800294a:	00db      	lsls	r3, r3, #3
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	4413      	add	r3, r2
 8002950:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2201      	movs	r2, #1
 8002956:	705a      	strb	r2, [r3, #1]
 8002958:	e00c      	b.n	8002974 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800295a:	78fa      	ldrb	r2, [r7, #3]
 800295c:	4613      	mov	r3, r2
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	4413      	add	r3, r2
 8002962:	00db      	lsls	r3, r3, #3
 8002964:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	4413      	add	r3, r2
 800296c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2201      	movs	r2, #1
 8002978:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800297a:	78fb      	ldrb	r3, [r7, #3]
 800297c:	f003 0307 	and.w	r3, r3, #7
 8002980:	b2da      	uxtb	r2, r3
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800298c:	2b01      	cmp	r3, #1
 800298e:	d101      	bne.n	8002994 <HAL_PCD_EP_SetStall+0x7e>
 8002990:	2302      	movs	r3, #2
 8002992:	e01c      	b.n	80029ce <HAL_PCD_EP_SetStall+0xb8>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2201      	movs	r2, #1
 8002998:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	68f9      	ldr	r1, [r7, #12]
 80029a2:	4618      	mov	r0, r3
 80029a4:	f004 f8bb 	bl	8006b1e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80029a8:	78fb      	ldrb	r3, [r7, #3]
 80029aa:	f003 0307 	and.w	r3, r3, #7
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d108      	bne.n	80029c4 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 80029bc:	4619      	mov	r1, r3
 80029be:	4610      	mov	r0, r2
 80029c0:	f004 f9e0 	bl	8006d84 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b084      	sub	sp, #16
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
 80029de:	460b      	mov	r3, r1
 80029e0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80029e2:	78fb      	ldrb	r3, [r7, #3]
 80029e4:	f003 020f 	and.w	r2, r3, #15
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d901      	bls.n	80029f4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e040      	b.n	8002a76 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80029f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	da0e      	bge.n	8002a1a <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029fc:	78fb      	ldrb	r3, [r7, #3]
 80029fe:	f003 0307 	and.w	r3, r3, #7
 8002a02:	1c5a      	adds	r2, r3, #1
 8002a04:	4613      	mov	r3, r2
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	4413      	add	r3, r2
 8002a0a:	00db      	lsls	r3, r3, #3
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	4413      	add	r3, r2
 8002a10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2201      	movs	r2, #1
 8002a16:	705a      	strb	r2, [r3, #1]
 8002a18:	e00e      	b.n	8002a38 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a1a:	78fb      	ldrb	r3, [r7, #3]
 8002a1c:	f003 0207 	and.w	r2, r3, #7
 8002a20:	4613      	mov	r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	4413      	add	r3, r2
 8002a26:	00db      	lsls	r3, r3, #3
 8002a28:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002a2c:	687a      	ldr	r2, [r7, #4]
 8002a2e:	4413      	add	r3, r2
 8002a30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2200      	movs	r2, #0
 8002a36:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a3e:	78fb      	ldrb	r3, [r7, #3]
 8002a40:	f003 0307 	and.w	r3, r3, #7
 8002a44:	b2da      	uxtb	r2, r3
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d101      	bne.n	8002a58 <HAL_PCD_EP_ClrStall+0x82>
 8002a54:	2302      	movs	r3, #2
 8002a56:	e00e      	b.n	8002a76 <HAL_PCD_EP_ClrStall+0xa0>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	68f9      	ldr	r1, [r7, #12]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f004 f8a9 	bl	8006bbe <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3710      	adds	r7, #16
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b096      	sub	sp, #88	; 0x58
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002a86:	e3bf      	b.n	8003208 <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002a90:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002a94:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	f003 030f 	and.w	r3, r3, #15
 8002a9e:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 8002aa2:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	f040 8179 	bne.w	8002d9e <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002aac:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002ab0:	f003 0310 	and.w	r3, r3, #16
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d152      	bne.n	8002b5e <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	881b      	ldrh	r3, [r3, #0]
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002ac4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ac8:	81fb      	strh	r3, [r7, #14]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	89fb      	ldrh	r3, [r7, #14]
 8002ad0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ad4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	3328      	adds	r3, #40	; 0x28
 8002ae0:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	461a      	mov	r2, r3
 8002aee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	00db      	lsls	r3, r3, #3
 8002af4:	4413      	add	r3, r2
 8002af6:	3302      	adds	r3, #2
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	6812      	ldr	r2, [r2, #0]
 8002afe:	4413      	add	r3, r2
 8002b00:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002b04:	881b      	ldrh	r3, [r3, #0]
 8002b06:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002b0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b0c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002b0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b10:	695a      	ldr	r2, [r3, #20]
 8002b12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b14:	69db      	ldr	r3, [r3, #28]
 8002b16:	441a      	add	r2, r3
 8002b18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b1a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f005 ff85 	bl	8008a2e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	f000 836b 	beq.w	8003208 <PCD_EP_ISR_Handler+0x78a>
 8002b32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b34:	699b      	ldr	r3, [r3, #24]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	f040 8366 	bne.w	8003208 <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002b48:	b2da      	uxtb	r2, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	b292      	uxth	r2, r2
 8002b50:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002b5c:	e354      	b.n	8003208 <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002b64:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	881b      	ldrh	r3, [r3, #0]
 8002b6c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002b70:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002b74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d034      	beq.n	8002be6 <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	461a      	mov	r2, r3
 8002b88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	00db      	lsls	r3, r3, #3
 8002b8e:	4413      	add	r3, r2
 8002b90:	3306      	adds	r3, #6
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	687a      	ldr	r2, [r7, #4]
 8002b96:	6812      	ldr	r2, [r2, #0]
 8002b98:	4413      	add	r3, r2
 8002b9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002b9e:	881b      	ldrh	r3, [r3, #0]
 8002ba0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002ba4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ba6:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6818      	ldr	r0, [r3, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8002bb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002bb4:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002bb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002bb8:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	f004 f932 	bl	8006e24 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	881b      	ldrh	r3, [r3, #0]
 8002bc6:	b29a      	uxth	r2, r3
 8002bc8:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002bcc:	4013      	ands	r3, r2
 8002bce:	823b      	strh	r3, [r7, #16]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	8a3a      	ldrh	r2, [r7, #16]
 8002bd6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002bda:	b292      	uxth	r2, r2
 8002bdc:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f005 fef8 	bl	80089d4 <HAL_PCD_SetupStageCallback>
 8002be4:	e310      	b.n	8003208 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002be6:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	f280 830c 	bge.w	8003208 <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	881b      	ldrh	r3, [r3, #0]
 8002bf6:	b29a      	uxth	r2, r3
 8002bf8:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	83fb      	strh	r3, [r7, #30]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	8bfa      	ldrh	r2, [r7, #30]
 8002c06:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002c0a:	b292      	uxth	r2, r2
 8002c0c:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	461a      	mov	r2, r3
 8002c1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	4413      	add	r3, r2
 8002c22:	3306      	adds	r3, #6
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	6812      	ldr	r2, [r2, #0]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002c36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c38:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002c3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c3c:	69db      	ldr	r3, [r3, #28]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d019      	beq.n	8002c76 <PCD_EP_ISR_Handler+0x1f8>
 8002c42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c44:	695b      	ldr	r3, [r3, #20]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d015      	beq.n	8002c76 <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6818      	ldr	r0, [r3, #0]
 8002c4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c50:	6959      	ldr	r1, [r3, #20]
 8002c52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c54:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002c56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c58:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	f004 f8e2 	bl	8006e24 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002c60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c62:	695a      	ldr	r2, [r3, #20]
 8002c64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c66:	69db      	ldr	r3, [r3, #28]
 8002c68:	441a      	add	r2, r3
 8002c6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c6c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002c6e:	2100      	movs	r1, #0
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f005 fec1 	bl	80089f8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	881b      	ldrh	r3, [r3, #0]
 8002c7c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002c80:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002c84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	f040 82bd 	bne.w	8003208 <PCD_EP_ISR_Handler+0x78a>
 8002c8e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002c92:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002c96:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002c9a:	f000 82b5 	beq.w	8003208 <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	61bb      	str	r3, [r7, #24]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	461a      	mov	r2, r3
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	4413      	add	r3, r2
 8002cb4:	61bb      	str	r3, [r7, #24]
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002cbc:	617b      	str	r3, [r7, #20]
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	881b      	ldrh	r3, [r3, #0]
 8002cc2:	b29b      	uxth	r3, r3
 8002cc4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cc8:	b29a      	uxth	r2, r3
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	801a      	strh	r2, [r3, #0]
 8002cce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	2b3e      	cmp	r3, #62	; 0x3e
 8002cd4:	d91d      	bls.n	8002d12 <PCD_EP_ISR_Handler+0x294>
 8002cd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cd8:	691b      	ldr	r3, [r3, #16]
 8002cda:	095b      	lsrs	r3, r3, #5
 8002cdc:	647b      	str	r3, [r7, #68]	; 0x44
 8002cde:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	f003 031f 	and.w	r3, r3, #31
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d102      	bne.n	8002cf0 <PCD_EP_ISR_Handler+0x272>
 8002cea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cec:	3b01      	subs	r3, #1
 8002cee:	647b      	str	r3, [r7, #68]	; 0x44
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	881b      	ldrh	r3, [r3, #0]
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	029b      	lsls	r3, r3, #10
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d0a:	b29a      	uxth	r2, r3
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	801a      	strh	r2, [r3, #0]
 8002d10:	e026      	b.n	8002d60 <PCD_EP_ISR_Handler+0x2e2>
 8002d12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d10a      	bne.n	8002d30 <PCD_EP_ISR_Handler+0x2b2>
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	881b      	ldrh	r3, [r3, #0]
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d28:	b29a      	uxth	r2, r3
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	801a      	strh	r2, [r3, #0]
 8002d2e:	e017      	b.n	8002d60 <PCD_EP_ISR_Handler+0x2e2>
 8002d30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d32:	691b      	ldr	r3, [r3, #16]
 8002d34:	085b      	lsrs	r3, r3, #1
 8002d36:	647b      	str	r3, [r7, #68]	; 0x44
 8002d38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d3a:	691b      	ldr	r3, [r3, #16]
 8002d3c:	f003 0301 	and.w	r3, r3, #1
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d002      	beq.n	8002d4a <PCD_EP_ISR_Handler+0x2cc>
 8002d44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d46:	3301      	adds	r3, #1
 8002d48:	647b      	str	r3, [r7, #68]	; 0x44
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	881b      	ldrh	r3, [r3, #0]
 8002d4e:	b29a      	uxth	r2, r3
 8002d50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	029b      	lsls	r3, r3, #10
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	881b      	ldrh	r3, [r3, #0]
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d70:	827b      	strh	r3, [r7, #18]
 8002d72:	8a7b      	ldrh	r3, [r7, #18]
 8002d74:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002d78:	827b      	strh	r3, [r7, #18]
 8002d7a:	8a7b      	ldrh	r3, [r7, #18]
 8002d7c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002d80:	827b      	strh	r3, [r7, #18]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	8a7b      	ldrh	r3, [r7, #18]
 8002d88:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002d8c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002d90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	8013      	strh	r3, [r2, #0]
 8002d9c:	e234      	b.n	8003208 <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	461a      	mov	r2, r3
 8002da4:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	4413      	add	r3, r2
 8002dac:	881b      	ldrh	r3, [r3, #0]
 8002dae:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002db2:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	f280 80fc 	bge.w	8002fb4 <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	4413      	add	r3, r2
 8002dca:	881b      	ldrh	r3, [r3, #0]
 8002dcc:	b29a      	uxth	r2, r3
 8002dce:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	461a      	mov	r2, r3
 8002dde:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8002dea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002dee:	b292      	uxth	r2, r2
 8002df0:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002df2:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8002df6:	4613      	mov	r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	4413      	add	r3, r2
 8002dfc:	00db      	lsls	r3, r3, #3
 8002dfe:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	4413      	add	r3, r2
 8002e06:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002e08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e0a:	7b1b      	ldrb	r3, [r3, #12]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d125      	bne.n	8002e5c <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	00db      	lsls	r3, r3, #3
 8002e22:	4413      	add	r3, r2
 8002e24:	3306      	adds	r3, #6
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	6812      	ldr	r2, [r2, #0]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e32:	881b      	ldrh	r3, [r3, #0]
 8002e34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e38:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8002e3c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	f000 8092 	beq.w	8002f6a <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6818      	ldr	r0, [r3, #0]
 8002e4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e4c:	6959      	ldr	r1, [r3, #20]
 8002e4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e50:	88da      	ldrh	r2, [r3, #6]
 8002e52:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002e56:	f003 ffe5 	bl	8006e24 <USB_ReadPMA>
 8002e5a:	e086      	b.n	8002f6a <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002e5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e5e:	78db      	ldrb	r3, [r3, #3]
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d10a      	bne.n	8002e7a <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002e64:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002e68:	461a      	mov	r2, r3
 8002e6a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	f000 f9d9 	bl	8003224 <HAL_PCD_EP_DB_Receive>
 8002e72:	4603      	mov	r3, r0
 8002e74:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002e78:	e077      	b.n	8002f6a <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	461a      	mov	r2, r3
 8002e80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	4413      	add	r3, r2
 8002e88:	881b      	ldrh	r3, [r3, #0]
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002e90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e94:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ea0:	781b      	ldrb	r3, [r3, #0]
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	441a      	add	r2, r3
 8002ea6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8002eaa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002eae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002eb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002eb6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	4413      	add	r3, r2
 8002ecc:	881b      	ldrh	r3, [r3, #0]
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d024      	beq.n	8002f22 <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	00db      	lsls	r3, r3, #3
 8002eea:	4413      	add	r3, r2
 8002eec:	3302      	adds	r3, #2
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	6812      	ldr	r2, [r2, #0]
 8002ef4:	4413      	add	r3, r2
 8002ef6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002efa:	881b      	ldrh	r3, [r3, #0]
 8002efc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f00:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8002f04:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d02e      	beq.n	8002f6a <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6818      	ldr	r0, [r3, #0]
 8002f10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f12:	6959      	ldr	r1, [r3, #20]
 8002f14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f16:	891a      	ldrh	r2, [r3, #8]
 8002f18:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002f1c:	f003 ff82 	bl	8006e24 <USB_ReadPMA>
 8002f20:	e023      	b.n	8002f6a <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	4413      	add	r3, r2
 8002f36:	3306      	adds	r3, #6
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	6812      	ldr	r2, [r2, #0]
 8002f3e:	4413      	add	r3, r2
 8002f40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f44:	881b      	ldrh	r3, [r3, #0]
 8002f46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f4a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8002f4e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d009      	beq.n	8002f6a <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6818      	ldr	r0, [r3, #0]
 8002f5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f5c:	6959      	ldr	r1, [r3, #20]
 8002f5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f60:	895a      	ldrh	r2, [r3, #10]
 8002f62:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002f66:	f003 ff5d 	bl	8006e24 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002f6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f6c:	69da      	ldr	r2, [r3, #28]
 8002f6e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002f72:	441a      	add	r2, r3
 8002f74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f76:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002f78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f7a:	695a      	ldr	r2, [r3, #20]
 8002f7c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002f80:	441a      	add	r2, r3
 8002f82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f84:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002f86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f88:	699b      	ldr	r3, [r3, #24]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d005      	beq.n	8002f9a <PCD_EP_ISR_Handler+0x51c>
 8002f8e:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8002f92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f94:	691b      	ldr	r3, [r3, #16]
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d206      	bcs.n	8002fa8 <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002f9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f005 fd29 	bl	80089f8 <HAL_PCD_DataOutStageCallback>
 8002fa6:	e005      	b.n	8002fb4 <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f002 fa04 	bl	80053bc <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002fb4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002fb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	f000 8123 	beq.w	8003208 <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 8002fc2:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002fc6:	1c5a      	adds	r2, r3, #1
 8002fc8:	4613      	mov	r3, r2
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	4413      	add	r3, r2
 8002fce:	00db      	lsls	r3, r3, #3
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	4413      	add	r3, r2
 8002fd4:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	461a      	mov	r2, r3
 8002fdc:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	4413      	add	r3, r2
 8002fe4:	881b      	ldrh	r3, [r3, #0]
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002fec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ff0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	441a      	add	r2, r3
 8003002:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8003006:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800300a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800300e:	b29b      	uxth	r3, r3
 8003010:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003012:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003014:	78db      	ldrb	r3, [r3, #3]
 8003016:	2b01      	cmp	r3, #1
 8003018:	f040 80a2 	bne.w	8003160 <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 800301c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800301e:	2200      	movs	r2, #0
 8003020:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003022:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003024:	7b1b      	ldrb	r3, [r3, #12]
 8003026:	2b00      	cmp	r3, #0
 8003028:	f000 8093 	beq.w	8003152 <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800302c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003034:	2b00      	cmp	r3, #0
 8003036:	d046      	beq.n	80030c6 <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003038:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800303a:	785b      	ldrb	r3, [r3, #1]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d126      	bne.n	800308e <PCD_EP_ISR_Handler+0x610>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	627b      	str	r3, [r7, #36]	; 0x24
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800304e:	b29b      	uxth	r3, r3
 8003050:	461a      	mov	r2, r3
 8003052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003054:	4413      	add	r3, r2
 8003056:	627b      	str	r3, [r7, #36]	; 0x24
 8003058:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800305a:	781b      	ldrb	r3, [r3, #0]
 800305c:	011a      	lsls	r2, r3, #4
 800305e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003060:	4413      	add	r3, r2
 8003062:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003066:	623b      	str	r3, [r7, #32]
 8003068:	6a3b      	ldr	r3, [r7, #32]
 800306a:	881b      	ldrh	r3, [r3, #0]
 800306c:	b29b      	uxth	r3, r3
 800306e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003072:	b29a      	uxth	r2, r3
 8003074:	6a3b      	ldr	r3, [r7, #32]
 8003076:	801a      	strh	r2, [r3, #0]
 8003078:	6a3b      	ldr	r3, [r7, #32]
 800307a:	881b      	ldrh	r3, [r3, #0]
 800307c:	b29b      	uxth	r3, r3
 800307e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003082:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003086:	b29a      	uxth	r2, r3
 8003088:	6a3b      	ldr	r3, [r7, #32]
 800308a:	801a      	strh	r2, [r3, #0]
 800308c:	e061      	b.n	8003152 <PCD_EP_ISR_Handler+0x6d4>
 800308e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003090:	785b      	ldrb	r3, [r3, #1]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d15d      	bne.n	8003152 <PCD_EP_ISR_Handler+0x6d4>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	461a      	mov	r2, r3
 80030a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030aa:	4413      	add	r3, r2
 80030ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	011a      	lsls	r2, r3, #4
 80030b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030b6:	4413      	add	r3, r2
 80030b8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80030bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80030be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c0:	2200      	movs	r2, #0
 80030c2:	801a      	strh	r2, [r3, #0]
 80030c4:	e045      	b.n	8003152 <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030ce:	785b      	ldrb	r3, [r3, #1]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d126      	bne.n	8003122 <PCD_EP_ISR_Handler+0x6a4>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	637b      	str	r3, [r7, #52]	; 0x34
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	461a      	mov	r2, r3
 80030e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030e8:	4413      	add	r3, r2
 80030ea:	637b      	str	r3, [r7, #52]	; 0x34
 80030ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	011a      	lsls	r2, r3, #4
 80030f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030f4:	4413      	add	r3, r2
 80030f6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80030fa:	633b      	str	r3, [r7, #48]	; 0x30
 80030fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030fe:	881b      	ldrh	r3, [r3, #0]
 8003100:	b29b      	uxth	r3, r3
 8003102:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003106:	b29a      	uxth	r2, r3
 8003108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800310a:	801a      	strh	r2, [r3, #0]
 800310c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800310e:	881b      	ldrh	r3, [r3, #0]
 8003110:	b29b      	uxth	r3, r3
 8003112:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003116:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800311a:	b29a      	uxth	r2, r3
 800311c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800311e:	801a      	strh	r2, [r3, #0]
 8003120:	e017      	b.n	8003152 <PCD_EP_ISR_Handler+0x6d4>
 8003122:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003124:	785b      	ldrb	r3, [r3, #1]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d113      	bne.n	8003152 <PCD_EP_ISR_Handler+0x6d4>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003132:	b29b      	uxth	r3, r3
 8003134:	461a      	mov	r2, r3
 8003136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003138:	4413      	add	r3, r2
 800313a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800313c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800313e:	781b      	ldrb	r3, [r3, #0]
 8003140:	011a      	lsls	r2, r3, #4
 8003142:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003144:	4413      	add	r3, r2
 8003146:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800314a:	63bb      	str	r3, [r7, #56]	; 0x38
 800314c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800314e:	2200      	movs	r2, #0
 8003150:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003152:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003154:	781b      	ldrb	r3, [r3, #0]
 8003156:	4619      	mov	r1, r3
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f005 fc68 	bl	8008a2e <HAL_PCD_DataInStageCallback>
 800315e:	e053      	b.n	8003208 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003160:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003168:	2b00      	cmp	r3, #0
 800316a:	d146      	bne.n	80031fa <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003174:	b29b      	uxth	r3, r3
 8003176:	461a      	mov	r2, r3
 8003178:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	00db      	lsls	r3, r3, #3
 800317e:	4413      	add	r3, r2
 8003180:	3302      	adds	r3, #2
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	6812      	ldr	r2, [r2, #0]
 8003188:	4413      	add	r3, r2
 800318a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800318e:	881b      	ldrh	r3, [r3, #0]
 8003190:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003194:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8003198:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800319a:	699a      	ldr	r2, [r3, #24]
 800319c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d907      	bls.n	80031b4 <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 80031a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031a6:	699a      	ldr	r2, [r3, #24]
 80031a8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80031ac:	1ad2      	subs	r2, r2, r3
 80031ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031b0:	619a      	str	r2, [r3, #24]
 80031b2:	e002      	b.n	80031ba <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 80031b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031b6:	2200      	movs	r2, #0
 80031b8:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80031ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d106      	bne.n	80031d0 <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80031c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031c4:	781b      	ldrb	r3, [r3, #0]
 80031c6:	4619      	mov	r1, r3
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f005 fc30 	bl	8008a2e <HAL_PCD_DataInStageCallback>
 80031ce:	e01b      	b.n	8003208 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80031d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031d2:	695a      	ldr	r2, [r3, #20]
 80031d4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80031d8:	441a      	add	r2, r3
 80031da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031dc:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80031de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031e0:	69da      	ldr	r2, [r3, #28]
 80031e2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80031e6:	441a      	add	r2, r3
 80031e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031ea:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80031f2:	4618      	mov	r0, r3
 80031f4:	f002 f8e2 	bl	80053bc <USB_EPStartXfer>
 80031f8:	e006      	b.n	8003208 <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80031fa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80031fe:	461a      	mov	r2, r3
 8003200:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f000 f91b 	bl	800343e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003210:	b29b      	uxth	r3, r3
 8003212:	b21b      	sxth	r3, r3
 8003214:	2b00      	cmp	r3, #0
 8003216:	f6ff ac37 	blt.w	8002a88 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800321a:	2300      	movs	r3, #0
}
 800321c:	4618      	mov	r0, r3
 800321e:	3758      	adds	r7, #88	; 0x58
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}

08003224 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b088      	sub	sp, #32
 8003228:	af00      	add	r7, sp, #0
 800322a:	60f8      	str	r0, [r7, #12]
 800322c:	60b9      	str	r1, [r7, #8]
 800322e:	4613      	mov	r3, r2
 8003230:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003232:	88fb      	ldrh	r3, [r7, #6]
 8003234:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d07e      	beq.n	800333a <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003244:	b29b      	uxth	r3, r3
 8003246:	461a      	mov	r2, r3
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	00db      	lsls	r3, r3, #3
 800324e:	4413      	add	r3, r2
 8003250:	3302      	adds	r3, #2
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	68fa      	ldr	r2, [r7, #12]
 8003256:	6812      	ldr	r2, [r2, #0]
 8003258:	4413      	add	r3, r2
 800325a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800325e:	881b      	ldrh	r3, [r3, #0]
 8003260:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003264:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	699a      	ldr	r2, [r3, #24]
 800326a:	8b7b      	ldrh	r3, [r7, #26]
 800326c:	429a      	cmp	r2, r3
 800326e:	d306      	bcc.n	800327e <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	699a      	ldr	r2, [r3, #24]
 8003274:	8b7b      	ldrh	r3, [r7, #26]
 8003276:	1ad2      	subs	r2, r2, r3
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	619a      	str	r2, [r3, #24]
 800327c:	e002      	b.n	8003284 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	2200      	movs	r2, #0
 8003282:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	699b      	ldr	r3, [r3, #24]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d123      	bne.n	80032d4 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	461a      	mov	r2, r3
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	781b      	ldrb	r3, [r3, #0]
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	4413      	add	r3, r2
 800329a:	881b      	ldrh	r3, [r3, #0]
 800329c:	b29b      	uxth	r3, r3
 800329e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80032a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032a6:	833b      	strh	r3, [r7, #24]
 80032a8:	8b3b      	ldrh	r3, [r7, #24]
 80032aa:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80032ae:	833b      	strh	r3, [r7, #24]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	461a      	mov	r2, r3
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	441a      	add	r2, r3
 80032be:	8b3b      	ldrh	r3, [r7, #24]
 80032c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80032c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80032c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80032d4:	88fb      	ldrh	r3, [r7, #6]
 80032d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d01f      	beq.n	800331e <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	461a      	mov	r2, r3
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	4413      	add	r3, r2
 80032ec:	881b      	ldrh	r3, [r3, #0]
 80032ee:	b29b      	uxth	r3, r3
 80032f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032f8:	82fb      	strh	r3, [r7, #22]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	461a      	mov	r2, r3
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	441a      	add	r2, r3
 8003308:	8afb      	ldrh	r3, [r7, #22]
 800330a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800330e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003312:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003316:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800331a:	b29b      	uxth	r3, r3
 800331c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800331e:	8b7b      	ldrh	r3, [r7, #26]
 8003320:	2b00      	cmp	r3, #0
 8003322:	f000 8087 	beq.w	8003434 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6818      	ldr	r0, [r3, #0]
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	6959      	ldr	r1, [r3, #20]
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	891a      	ldrh	r2, [r3, #8]
 8003332:	8b7b      	ldrh	r3, [r7, #26]
 8003334:	f003 fd76 	bl	8006e24 <USB_ReadPMA>
 8003338:	e07c      	b.n	8003434 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003342:	b29b      	uxth	r3, r3
 8003344:	461a      	mov	r2, r3
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	00db      	lsls	r3, r3, #3
 800334c:	4413      	add	r3, r2
 800334e:	3306      	adds	r3, #6
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	68fa      	ldr	r2, [r7, #12]
 8003354:	6812      	ldr	r2, [r2, #0]
 8003356:	4413      	add	r3, r2
 8003358:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800335c:	881b      	ldrh	r3, [r3, #0]
 800335e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003362:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	699a      	ldr	r2, [r3, #24]
 8003368:	8b7b      	ldrh	r3, [r7, #26]
 800336a:	429a      	cmp	r2, r3
 800336c:	d306      	bcc.n	800337c <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	699a      	ldr	r2, [r3, #24]
 8003372:	8b7b      	ldrh	r3, [r7, #26]
 8003374:	1ad2      	subs	r2, r2, r3
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	619a      	str	r2, [r3, #24]
 800337a:	e002      	b.n	8003382 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	2200      	movs	r2, #0
 8003380:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	699b      	ldr	r3, [r3, #24]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d123      	bne.n	80033d2 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	461a      	mov	r2, r3
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	4413      	add	r3, r2
 8003398:	881b      	ldrh	r3, [r3, #0]
 800339a:	b29b      	uxth	r3, r3
 800339c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80033a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033a4:	83fb      	strh	r3, [r7, #30]
 80033a6:	8bfb      	ldrh	r3, [r7, #30]
 80033a8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80033ac:	83fb      	strh	r3, [r7, #30]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	461a      	mov	r2, r3
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	441a      	add	r2, r3
 80033bc:	8bfb      	ldrh	r3, [r7, #30]
 80033be:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80033c2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80033c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80033d2:	88fb      	ldrh	r3, [r7, #6]
 80033d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d11f      	bne.n	800341c <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	461a      	mov	r2, r3
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	781b      	ldrb	r3, [r3, #0]
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	4413      	add	r3, r2
 80033ea:	881b      	ldrh	r3, [r3, #0]
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80033f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033f6:	83bb      	strh	r3, [r7, #28]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	461a      	mov	r2, r3
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	441a      	add	r2, r3
 8003406:	8bbb      	ldrh	r3, [r7, #28]
 8003408:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800340c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003410:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003414:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003418:	b29b      	uxth	r3, r3
 800341a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800341c:	8b7b      	ldrh	r3, [r7, #26]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d008      	beq.n	8003434 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6818      	ldr	r0, [r3, #0]
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	6959      	ldr	r1, [r3, #20]
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	895a      	ldrh	r2, [r3, #10]
 800342e:	8b7b      	ldrh	r3, [r7, #26]
 8003430:	f003 fcf8 	bl	8006e24 <USB_ReadPMA>
    }
  }

  return count;
 8003434:	8b7b      	ldrh	r3, [r7, #26]
}
 8003436:	4618      	mov	r0, r3
 8003438:	3720      	adds	r7, #32
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}

0800343e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800343e:	b580      	push	{r7, lr}
 8003440:	b0a4      	sub	sp, #144	; 0x90
 8003442:	af00      	add	r7, sp, #0
 8003444:	60f8      	str	r0, [r7, #12]
 8003446:	60b9      	str	r1, [r7, #8]
 8003448:	4613      	mov	r3, r2
 800344a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800344c:	88fb      	ldrh	r3, [r7, #6]
 800344e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003452:	2b00      	cmp	r3, #0
 8003454:	f000 81dd 	beq.w	8003812 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003460:	b29b      	uxth	r3, r3
 8003462:	461a      	mov	r2, r3
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	00db      	lsls	r3, r3, #3
 800346a:	4413      	add	r3, r2
 800346c:	3302      	adds	r3, #2
 800346e:	005b      	lsls	r3, r3, #1
 8003470:	68fa      	ldr	r2, [r7, #12]
 8003472:	6812      	ldr	r2, [r2, #0]
 8003474:	4413      	add	r3, r2
 8003476:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800347a:	881b      	ldrh	r3, [r3, #0]
 800347c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003480:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	699a      	ldr	r2, [r3, #24]
 8003488:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800348c:	429a      	cmp	r2, r3
 800348e:	d907      	bls.n	80034a0 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	699a      	ldr	r2, [r3, #24]
 8003494:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003498:	1ad2      	subs	r2, r2, r3
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	619a      	str	r2, [r3, #24]
 800349e:	e002      	b.n	80034a6 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	2200      	movs	r2, #0
 80034a4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	699b      	ldr	r3, [r3, #24]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	f040 80b9 	bne.w	8003622 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	785b      	ldrb	r3, [r3, #1]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d126      	bne.n	8003506 <HAL_PCD_EP_DB_Transmit+0xc8>
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	461a      	mov	r2, r3
 80034ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034cc:	4413      	add	r3, r2
 80034ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	011a      	lsls	r2, r3, #4
 80034d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034d8:	4413      	add	r3, r2
 80034da:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80034de:	62bb      	str	r3, [r7, #40]	; 0x28
 80034e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034e2:	881b      	ldrh	r3, [r3, #0]
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ee:	801a      	strh	r2, [r3, #0]
 80034f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034f2:	881b      	ldrh	r3, [r3, #0]
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80034fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034fe:	b29a      	uxth	r2, r3
 8003500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003502:	801a      	strh	r2, [r3, #0]
 8003504:	e01a      	b.n	800353c <HAL_PCD_EP_DB_Transmit+0xfe>
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	785b      	ldrb	r3, [r3, #1]
 800350a:	2b01      	cmp	r3, #1
 800350c:	d116      	bne.n	800353c <HAL_PCD_EP_DB_Transmit+0xfe>
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	637b      	str	r3, [r7, #52]	; 0x34
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800351c:	b29b      	uxth	r3, r3
 800351e:	461a      	mov	r2, r3
 8003520:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003522:	4413      	add	r3, r2
 8003524:	637b      	str	r3, [r7, #52]	; 0x34
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	011a      	lsls	r2, r3, #4
 800352c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800352e:	4413      	add	r3, r2
 8003530:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003534:	633b      	str	r3, [r7, #48]	; 0x30
 8003536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003538:	2200      	movs	r2, #0
 800353a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	627b      	str	r3, [r7, #36]	; 0x24
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	785b      	ldrb	r3, [r3, #1]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d126      	bne.n	8003598 <HAL_PCD_EP_DB_Transmit+0x15a>
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	61fb      	str	r3, [r7, #28]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003558:	b29b      	uxth	r3, r3
 800355a:	461a      	mov	r2, r3
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	4413      	add	r3, r2
 8003560:	61fb      	str	r3, [r7, #28]
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	011a      	lsls	r2, r3, #4
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	4413      	add	r3, r2
 800356c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003570:	61bb      	str	r3, [r7, #24]
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	881b      	ldrh	r3, [r3, #0]
 8003576:	b29b      	uxth	r3, r3
 8003578:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800357c:	b29a      	uxth	r2, r3
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	801a      	strh	r2, [r3, #0]
 8003582:	69bb      	ldr	r3, [r7, #24]
 8003584:	881b      	ldrh	r3, [r3, #0]
 8003586:	b29b      	uxth	r3, r3
 8003588:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800358c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003590:	b29a      	uxth	r2, r3
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	801a      	strh	r2, [r3, #0]
 8003596:	e017      	b.n	80035c8 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	785b      	ldrb	r3, [r3, #1]
 800359c:	2b01      	cmp	r3, #1
 800359e:	d113      	bne.n	80035c8 <HAL_PCD_EP_DB_Transmit+0x18a>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	461a      	mov	r2, r3
 80035ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ae:	4413      	add	r3, r2
 80035b0:	627b      	str	r3, [r7, #36]	; 0x24
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	011a      	lsls	r2, r3, #4
 80035b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ba:	4413      	add	r3, r2
 80035bc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80035c0:	623b      	str	r3, [r7, #32]
 80035c2:	6a3b      	ldr	r3, [r7, #32]
 80035c4:	2200      	movs	r2, #0
 80035c6:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	4619      	mov	r1, r3
 80035ce:	68f8      	ldr	r0, [r7, #12]
 80035d0:	f005 fa2d 	bl	8008a2e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80035d4:	88fb      	ldrh	r3, [r7, #6]
 80035d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	f000 82fc 	beq.w	8003bd8 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	461a      	mov	r2, r3
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	4413      	add	r3, r2
 80035ee:	881b      	ldrh	r3, [r3, #0]
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035fa:	82fb      	strh	r3, [r7, #22]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	461a      	mov	r2, r3
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	441a      	add	r2, r3
 800360a:	8afb      	ldrh	r3, [r7, #22]
 800360c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003610:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003614:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003618:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800361c:	b29b      	uxth	r3, r3
 800361e:	8013      	strh	r3, [r2, #0]
 8003620:	e2da      	b.n	8003bd8 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003622:	88fb      	ldrh	r3, [r7, #6]
 8003624:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d021      	beq.n	8003670 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	461a      	mov	r2, r3
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	4413      	add	r3, r2
 800363a:	881b      	ldrh	r3, [r3, #0]
 800363c:	b29b      	uxth	r3, r3
 800363e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003646:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	461a      	mov	r2, r3
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	441a      	add	r2, r3
 8003658:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800365c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003660:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003664:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800366c:	b29b      	uxth	r3, r3
 800366e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003676:	2b01      	cmp	r3, #1
 8003678:	f040 82ae 	bne.w	8003bd8 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	695a      	ldr	r2, [r3, #20]
 8003680:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003684:	441a      	add	r2, r3
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	69da      	ldr	r2, [r3, #28]
 800368e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003692:	441a      	add	r2, r3
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	6a1a      	ldr	r2, [r3, #32]
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	691b      	ldr	r3, [r3, #16]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d30b      	bcc.n	80036bc <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	691b      	ldr	r3, [r3, #16]
 80036a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	6a1a      	ldr	r2, [r3, #32]
 80036b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80036b4:	1ad2      	subs	r2, r2, r3
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	621a      	str	r2, [r3, #32]
 80036ba:	e017      	b.n	80036ec <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	6a1b      	ldr	r3, [r3, #32]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d108      	bne.n	80036d6 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 80036c4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80036c8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80036d4:	e00a      	b.n	80036ec <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	2200      	movs	r2, #0
 80036ea:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	785b      	ldrb	r3, [r3, #1]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d165      	bne.n	80037c0 <HAL_PCD_EP_DB_Transmit+0x382>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003702:	b29b      	uxth	r3, r3
 8003704:	461a      	mov	r2, r3
 8003706:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003708:	4413      	add	r3, r2
 800370a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	781b      	ldrb	r3, [r3, #0]
 8003710:	011a      	lsls	r2, r3, #4
 8003712:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003714:	4413      	add	r3, r2
 8003716:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800371a:	63bb      	str	r3, [r7, #56]	; 0x38
 800371c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800371e:	881b      	ldrh	r3, [r3, #0]
 8003720:	b29b      	uxth	r3, r3
 8003722:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003726:	b29a      	uxth	r2, r3
 8003728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800372a:	801a      	strh	r2, [r3, #0]
 800372c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003730:	2b3e      	cmp	r3, #62	; 0x3e
 8003732:	d91d      	bls.n	8003770 <HAL_PCD_EP_DB_Transmit+0x332>
 8003734:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003738:	095b      	lsrs	r3, r3, #5
 800373a:	64bb      	str	r3, [r7, #72]	; 0x48
 800373c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003740:	f003 031f 	and.w	r3, r3, #31
 8003744:	2b00      	cmp	r3, #0
 8003746:	d102      	bne.n	800374e <HAL_PCD_EP_DB_Transmit+0x310>
 8003748:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800374a:	3b01      	subs	r3, #1
 800374c:	64bb      	str	r3, [r7, #72]	; 0x48
 800374e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003750:	881b      	ldrh	r3, [r3, #0]
 8003752:	b29a      	uxth	r2, r3
 8003754:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003756:	b29b      	uxth	r3, r3
 8003758:	029b      	lsls	r3, r3, #10
 800375a:	b29b      	uxth	r3, r3
 800375c:	4313      	orrs	r3, r2
 800375e:	b29b      	uxth	r3, r3
 8003760:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003764:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003768:	b29a      	uxth	r2, r3
 800376a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800376c:	801a      	strh	r2, [r3, #0]
 800376e:	e044      	b.n	80037fa <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003770:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003774:	2b00      	cmp	r3, #0
 8003776:	d10a      	bne.n	800378e <HAL_PCD_EP_DB_Transmit+0x350>
 8003778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800377a:	881b      	ldrh	r3, [r3, #0]
 800377c:	b29b      	uxth	r3, r3
 800377e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003782:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003786:	b29a      	uxth	r2, r3
 8003788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800378a:	801a      	strh	r2, [r3, #0]
 800378c:	e035      	b.n	80037fa <HAL_PCD_EP_DB_Transmit+0x3bc>
 800378e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003792:	085b      	lsrs	r3, r3, #1
 8003794:	64bb      	str	r3, [r7, #72]	; 0x48
 8003796:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d002      	beq.n	80037a8 <HAL_PCD_EP_DB_Transmit+0x36a>
 80037a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037a4:	3301      	adds	r3, #1
 80037a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80037a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037aa:	881b      	ldrh	r3, [r3, #0]
 80037ac:	b29a      	uxth	r2, r3
 80037ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	029b      	lsls	r3, r3, #10
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	4313      	orrs	r3, r2
 80037b8:	b29a      	uxth	r2, r3
 80037ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037bc:	801a      	strh	r2, [r3, #0]
 80037be:	e01c      	b.n	80037fa <HAL_PCD_EP_DB_Transmit+0x3bc>
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	785b      	ldrb	r3, [r3, #1]
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d118      	bne.n	80037fa <HAL_PCD_EP_DB_Transmit+0x3bc>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	647b      	str	r3, [r7, #68]	; 0x44
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80037d6:	b29b      	uxth	r3, r3
 80037d8:	461a      	mov	r2, r3
 80037da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037dc:	4413      	add	r3, r2
 80037de:	647b      	str	r3, [r7, #68]	; 0x44
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	781b      	ldrb	r3, [r3, #0]
 80037e4:	011a      	lsls	r2, r3, #4
 80037e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037e8:	4413      	add	r3, r2
 80037ea:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80037ee:	643b      	str	r3, [r7, #64]	; 0x40
 80037f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80037f4:	b29a      	uxth	r2, r3
 80037f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037f8:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6818      	ldr	r0, [r3, #0]
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	6959      	ldr	r1, [r3, #20]
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	891a      	ldrh	r2, [r3, #8]
 8003806:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800380a:	b29b      	uxth	r3, r3
 800380c:	f003 fac5 	bl	8006d9a <USB_WritePMA>
 8003810:	e1e2      	b.n	8003bd8 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800381a:	b29b      	uxth	r3, r3
 800381c:	461a      	mov	r2, r3
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	00db      	lsls	r3, r3, #3
 8003824:	4413      	add	r3, r2
 8003826:	3306      	adds	r3, #6
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	68fa      	ldr	r2, [r7, #12]
 800382c:	6812      	ldr	r2, [r2, #0]
 800382e:	4413      	add	r3, r2
 8003830:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003834:	881b      	ldrh	r3, [r3, #0]
 8003836:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800383a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	699a      	ldr	r2, [r3, #24]
 8003842:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003846:	429a      	cmp	r2, r3
 8003848:	d307      	bcc.n	800385a <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	699a      	ldr	r2, [r3, #24]
 800384e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003852:	1ad2      	subs	r2, r2, r3
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	619a      	str	r2, [r3, #24]
 8003858:	e002      	b.n	8003860 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	2200      	movs	r2, #0
 800385e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	699b      	ldr	r3, [r3, #24]
 8003864:	2b00      	cmp	r3, #0
 8003866:	f040 80c0 	bne.w	80039ea <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	785b      	ldrb	r3, [r3, #1]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d126      	bne.n	80038c0 <HAL_PCD_EP_DB_Transmit+0x482>
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003880:	b29b      	uxth	r3, r3
 8003882:	461a      	mov	r2, r3
 8003884:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003886:	4413      	add	r3, r2
 8003888:	67fb      	str	r3, [r7, #124]	; 0x7c
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	011a      	lsls	r2, r3, #4
 8003890:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003892:	4413      	add	r3, r2
 8003894:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003898:	67bb      	str	r3, [r7, #120]	; 0x78
 800389a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800389c:	881b      	ldrh	r3, [r3, #0]
 800389e:	b29b      	uxth	r3, r3
 80038a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038a8:	801a      	strh	r2, [r3, #0]
 80038aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038ac:	881b      	ldrh	r3, [r3, #0]
 80038ae:	b29b      	uxth	r3, r3
 80038b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80038b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80038b8:	b29a      	uxth	r2, r3
 80038ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038bc:	801a      	strh	r2, [r3, #0]
 80038be:	e01a      	b.n	80038f6 <HAL_PCD_EP_DB_Transmit+0x4b8>
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	785b      	ldrb	r3, [r3, #1]
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d116      	bne.n	80038f6 <HAL_PCD_EP_DB_Transmit+0x4b8>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	667b      	str	r3, [r7, #100]	; 0x64
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	461a      	mov	r2, r3
 80038da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80038dc:	4413      	add	r3, r2
 80038de:	667b      	str	r3, [r7, #100]	; 0x64
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	011a      	lsls	r2, r3, #4
 80038e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80038e8:	4413      	add	r3, r2
 80038ea:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80038ee:	663b      	str	r3, [r7, #96]	; 0x60
 80038f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80038f2:	2200      	movs	r2, #0
 80038f4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	677b      	str	r3, [r7, #116]	; 0x74
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	785b      	ldrb	r3, [r3, #1]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d12b      	bne.n	800395c <HAL_PCD_EP_DB_Transmit+0x51e>
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	66fb      	str	r3, [r7, #108]	; 0x6c
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003912:	b29b      	uxth	r3, r3
 8003914:	461a      	mov	r2, r3
 8003916:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003918:	4413      	add	r3, r2
 800391a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	011a      	lsls	r2, r3, #4
 8003922:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003924:	4413      	add	r3, r2
 8003926:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800392a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800392e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003932:	881b      	ldrh	r3, [r3, #0]
 8003934:	b29b      	uxth	r3, r3
 8003936:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800393a:	b29a      	uxth	r2, r3
 800393c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003940:	801a      	strh	r2, [r3, #0]
 8003942:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003946:	881b      	ldrh	r3, [r3, #0]
 8003948:	b29b      	uxth	r3, r3
 800394a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800394e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003952:	b29a      	uxth	r2, r3
 8003954:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003958:	801a      	strh	r2, [r3, #0]
 800395a:	e017      	b.n	800398c <HAL_PCD_EP_DB_Transmit+0x54e>
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	785b      	ldrb	r3, [r3, #1]
 8003960:	2b01      	cmp	r3, #1
 8003962:	d113      	bne.n	800398c <HAL_PCD_EP_DB_Transmit+0x54e>
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800396c:	b29b      	uxth	r3, r3
 800396e:	461a      	mov	r2, r3
 8003970:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003972:	4413      	add	r3, r2
 8003974:	677b      	str	r3, [r7, #116]	; 0x74
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	011a      	lsls	r2, r3, #4
 800397c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800397e:	4413      	add	r3, r2
 8003980:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003984:	673b      	str	r3, [r7, #112]	; 0x70
 8003986:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003988:	2200      	movs	r2, #0
 800398a:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	4619      	mov	r1, r3
 8003992:	68f8      	ldr	r0, [r7, #12]
 8003994:	f005 f84b 	bl	8008a2e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003998:	88fb      	ldrh	r3, [r7, #6]
 800399a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f040 811a 	bne.w	8003bd8 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	461a      	mov	r2, r3
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	4413      	add	r3, r2
 80039b2:	881b      	ldrh	r3, [r3, #0]
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80039ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039be:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	461a      	mov	r2, r3
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	441a      	add	r2, r3
 80039d0:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 80039d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80039d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80039dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80039e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	8013      	strh	r3, [r2, #0]
 80039e8:	e0f6      	b.n	8003bd8 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80039ea:	88fb      	ldrh	r3, [r7, #6]
 80039ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d121      	bne.n	8003a38 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	461a      	mov	r2, r3
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	4413      	add	r3, r2
 8003a02:	881b      	ldrh	r3, [r3, #0]
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a0e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	461a      	mov	r2, r3
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	781b      	ldrb	r3, [r3, #0]
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	441a      	add	r2, r3
 8003a20:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003a24:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003a28:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003a2c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003a30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a34:	b29b      	uxth	r3, r3
 8003a36:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	f040 80ca 	bne.w	8003bd8 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	695a      	ldr	r2, [r3, #20]
 8003a48:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003a4c:	441a      	add	r2, r3
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	69da      	ldr	r2, [r3, #28]
 8003a56:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003a5a:	441a      	add	r2, r3
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	6a1a      	ldr	r2, [r3, #32]
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	691b      	ldr	r3, [r3, #16]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d30b      	bcc.n	8003a84 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	691b      	ldr	r3, [r3, #16]
 8003a70:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	6a1a      	ldr	r2, [r3, #32]
 8003a78:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a7c:	1ad2      	subs	r2, r2, r3
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	621a      	str	r2, [r3, #32]
 8003a82:	e017      	b.n	8003ab4 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	6a1b      	ldr	r3, [r3, #32]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d108      	bne.n	8003a9e <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8003a8c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003a90:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003a9c:	e00a      	b.n	8003ab4 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	6a1b      	ldr	r3, [r3, #32]
 8003aa2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	657b      	str	r3, [r7, #84]	; 0x54
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	785b      	ldrb	r3, [r3, #1]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d165      	bne.n	8003b8e <HAL_PCD_EP_DB_Transmit+0x750>
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ad6:	4413      	add	r3, r2
 8003ad8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	011a      	lsls	r2, r3, #4
 8003ae0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ae2:	4413      	add	r3, r2
 8003ae4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003ae8:	65bb      	str	r3, [r7, #88]	; 0x58
 8003aea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003aec:	881b      	ldrh	r3, [r3, #0]
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003af4:	b29a      	uxth	r2, r3
 8003af6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003af8:	801a      	strh	r2, [r3, #0]
 8003afa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003afe:	2b3e      	cmp	r3, #62	; 0x3e
 8003b00:	d91d      	bls.n	8003b3e <HAL_PCD_EP_DB_Transmit+0x700>
 8003b02:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b06:	095b      	lsrs	r3, r3, #5
 8003b08:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b0e:	f003 031f 	and.w	r3, r3, #31
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d102      	bne.n	8003b1c <HAL_PCD_EP_DB_Transmit+0x6de>
 8003b16:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b1c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b1e:	881b      	ldrh	r3, [r3, #0]
 8003b20:	b29a      	uxth	r2, r3
 8003b22:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	029b      	lsls	r3, r3, #10
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b3a:	801a      	strh	r2, [r3, #0]
 8003b3c:	e041      	b.n	8003bc2 <HAL_PCD_EP_DB_Transmit+0x784>
 8003b3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d10a      	bne.n	8003b5c <HAL_PCD_EP_DB_Transmit+0x71e>
 8003b46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b48:	881b      	ldrh	r3, [r3, #0]
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b54:	b29a      	uxth	r2, r3
 8003b56:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b58:	801a      	strh	r2, [r3, #0]
 8003b5a:	e032      	b.n	8003bc2 <HAL_PCD_EP_DB_Transmit+0x784>
 8003b5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b60:	085b      	lsrs	r3, r3, #1
 8003b62:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b64:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b68:	f003 0301 	and.w	r3, r3, #1
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d002      	beq.n	8003b76 <HAL_PCD_EP_DB_Transmit+0x738>
 8003b70:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b72:	3301      	adds	r3, #1
 8003b74:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b78:	881b      	ldrh	r3, [r3, #0]
 8003b7a:	b29a      	uxth	r2, r3
 8003b7c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	029b      	lsls	r3, r3, #10
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	4313      	orrs	r3, r2
 8003b86:	b29a      	uxth	r2, r3
 8003b88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b8a:	801a      	strh	r2, [r3, #0]
 8003b8c:	e019      	b.n	8003bc2 <HAL_PCD_EP_DB_Transmit+0x784>
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	785b      	ldrb	r3, [r3, #1]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d115      	bne.n	8003bc2 <HAL_PCD_EP_DB_Transmit+0x784>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ba4:	4413      	add	r3, r2
 8003ba6:	657b      	str	r3, [r7, #84]	; 0x54
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	011a      	lsls	r2, r3, #4
 8003bae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bb0:	4413      	add	r3, r2
 8003bb2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003bb6:	653b      	str	r3, [r7, #80]	; 0x50
 8003bb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003bc0:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6818      	ldr	r0, [r3, #0]
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	6959      	ldr	r1, [r3, #20]
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	895a      	ldrh	r2, [r3, #10]
 8003bce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	f003 f8e1 	bl	8006d9a <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	461a      	mov	r2, r3
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	4413      	add	r3, r2
 8003be6:	881b      	ldrh	r3, [r3, #0]
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bf2:	82bb      	strh	r3, [r7, #20]
 8003bf4:	8abb      	ldrh	r3, [r7, #20]
 8003bf6:	f083 0310 	eor.w	r3, r3, #16
 8003bfa:	82bb      	strh	r3, [r7, #20]
 8003bfc:	8abb      	ldrh	r3, [r7, #20]
 8003bfe:	f083 0320 	eor.w	r3, r3, #32
 8003c02:	82bb      	strh	r3, [r7, #20]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	461a      	mov	r2, r3
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	441a      	add	r2, r3
 8003c12:	8abb      	ldrh	r3, [r7, #20]
 8003c14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003c18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003c1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003c28:	2300      	movs	r3, #0
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3790      	adds	r7, #144	; 0x90
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}

08003c32 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003c32:	b480      	push	{r7}
 8003c34:	b087      	sub	sp, #28
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	60f8      	str	r0, [r7, #12]
 8003c3a:	607b      	str	r3, [r7, #4]
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	817b      	strh	r3, [r7, #10]
 8003c40:	4613      	mov	r3, r2
 8003c42:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003c44:	897b      	ldrh	r3, [r7, #10]
 8003c46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00b      	beq.n	8003c68 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c50:	897b      	ldrh	r3, [r7, #10]
 8003c52:	f003 0307 	and.w	r3, r3, #7
 8003c56:	1c5a      	adds	r2, r3, #1
 8003c58:	4613      	mov	r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	4413      	add	r3, r2
 8003c5e:	00db      	lsls	r3, r3, #3
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	4413      	add	r3, r2
 8003c64:	617b      	str	r3, [r7, #20]
 8003c66:	e009      	b.n	8003c7c <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003c68:	897a      	ldrh	r2, [r7, #10]
 8003c6a:	4613      	mov	r3, r2
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	4413      	add	r3, r2
 8003c70:	00db      	lsls	r3, r3, #3
 8003c72:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	4413      	add	r3, r2
 8003c7a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003c7c:	893b      	ldrh	r3, [r7, #8]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d107      	bne.n	8003c92 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	2200      	movs	r2, #0
 8003c86:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	b29a      	uxth	r2, r3
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	80da      	strh	r2, [r3, #6]
 8003c90:	e00b      	b.n	8003caa <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	2201      	movs	r2, #1
 8003c96:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	b29a      	uxth	r2, r3
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	0c1b      	lsrs	r3, r3, #16
 8003ca4:	b29a      	uxth	r2, r3
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003caa:	2300      	movs	r3, #0
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	371c      	adds	r7, #28
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bc80      	pop	{r7}
 8003cb4:	4770      	bx	lr
	...

08003cb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b086      	sub	sp, #24
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e272      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0301 	and.w	r3, r3, #1
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	f000 8087 	beq.w	8003de6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003cd8:	4b92      	ldr	r3, [pc, #584]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f003 030c 	and.w	r3, r3, #12
 8003ce0:	2b04      	cmp	r3, #4
 8003ce2:	d00c      	beq.n	8003cfe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ce4:	4b8f      	ldr	r3, [pc, #572]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f003 030c 	and.w	r3, r3, #12
 8003cec:	2b08      	cmp	r3, #8
 8003cee:	d112      	bne.n	8003d16 <HAL_RCC_OscConfig+0x5e>
 8003cf0:	4b8c      	ldr	r3, [pc, #560]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cfc:	d10b      	bne.n	8003d16 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cfe:	4b89      	ldr	r3, [pc, #548]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d06c      	beq.n	8003de4 <HAL_RCC_OscConfig+0x12c>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d168      	bne.n	8003de4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e24c      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d1e:	d106      	bne.n	8003d2e <HAL_RCC_OscConfig+0x76>
 8003d20:	4b80      	ldr	r3, [pc, #512]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a7f      	ldr	r2, [pc, #508]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d2a:	6013      	str	r3, [r2, #0]
 8003d2c:	e02e      	b.n	8003d8c <HAL_RCC_OscConfig+0xd4>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10c      	bne.n	8003d50 <HAL_RCC_OscConfig+0x98>
 8003d36:	4b7b      	ldr	r3, [pc, #492]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a7a      	ldr	r2, [pc, #488]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d40:	6013      	str	r3, [r2, #0]
 8003d42:	4b78      	ldr	r3, [pc, #480]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a77      	ldr	r2, [pc, #476]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d4c:	6013      	str	r3, [r2, #0]
 8003d4e:	e01d      	b.n	8003d8c <HAL_RCC_OscConfig+0xd4>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d58:	d10c      	bne.n	8003d74 <HAL_RCC_OscConfig+0xbc>
 8003d5a:	4b72      	ldr	r3, [pc, #456]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a71      	ldr	r2, [pc, #452]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d64:	6013      	str	r3, [r2, #0]
 8003d66:	4b6f      	ldr	r3, [pc, #444]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a6e      	ldr	r2, [pc, #440]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d70:	6013      	str	r3, [r2, #0]
 8003d72:	e00b      	b.n	8003d8c <HAL_RCC_OscConfig+0xd4>
 8003d74:	4b6b      	ldr	r3, [pc, #428]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a6a      	ldr	r2, [pc, #424]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d7e:	6013      	str	r3, [r2, #0]
 8003d80:	4b68      	ldr	r3, [pc, #416]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a67      	ldr	r2, [pc, #412]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d8a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d013      	beq.n	8003dbc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d94:	f7fc fda0 	bl	80008d8 <HAL_GetTick>
 8003d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d9a:	e008      	b.n	8003dae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d9c:	f7fc fd9c 	bl	80008d8 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b64      	cmp	r3, #100	; 0x64
 8003da8:	d901      	bls.n	8003dae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e200      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dae:	4b5d      	ldr	r3, [pc, #372]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d0f0      	beq.n	8003d9c <HAL_RCC_OscConfig+0xe4>
 8003dba:	e014      	b.n	8003de6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dbc:	f7fc fd8c 	bl	80008d8 <HAL_GetTick>
 8003dc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dc2:	e008      	b.n	8003dd6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dc4:	f7fc fd88 	bl	80008d8 <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	2b64      	cmp	r3, #100	; 0x64
 8003dd0:	d901      	bls.n	8003dd6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e1ec      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dd6:	4b53      	ldr	r3, [pc, #332]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d1f0      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x10c>
 8003de2:	e000      	b.n	8003de6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d063      	beq.n	8003eba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003df2:	4b4c      	ldr	r3, [pc, #304]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f003 030c 	and.w	r3, r3, #12
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00b      	beq.n	8003e16 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003dfe:	4b49      	ldr	r3, [pc, #292]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	f003 030c 	and.w	r3, r3, #12
 8003e06:	2b08      	cmp	r3, #8
 8003e08:	d11c      	bne.n	8003e44 <HAL_RCC_OscConfig+0x18c>
 8003e0a:	4b46      	ldr	r3, [pc, #280]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d116      	bne.n	8003e44 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e16:	4b43      	ldr	r3, [pc, #268]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d005      	beq.n	8003e2e <HAL_RCC_OscConfig+0x176>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d001      	beq.n	8003e2e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e1c0      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e2e:	4b3d      	ldr	r3, [pc, #244]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	00db      	lsls	r3, r3, #3
 8003e3c:	4939      	ldr	r1, [pc, #228]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e42:	e03a      	b.n	8003eba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d020      	beq.n	8003e8e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e4c:	4b36      	ldr	r3, [pc, #216]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003e4e:	2201      	movs	r2, #1
 8003e50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e52:	f7fc fd41 	bl	80008d8 <HAL_GetTick>
 8003e56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e58:	e008      	b.n	8003e6c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e5a:	f7fc fd3d 	bl	80008d8 <HAL_GetTick>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d901      	bls.n	8003e6c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e1a1      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e6c:	4b2d      	ldr	r3, [pc, #180]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d0f0      	beq.n	8003e5a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e78:	4b2a      	ldr	r3, [pc, #168]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	695b      	ldr	r3, [r3, #20]
 8003e84:	00db      	lsls	r3, r3, #3
 8003e86:	4927      	ldr	r1, [pc, #156]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	600b      	str	r3, [r1, #0]
 8003e8c:	e015      	b.n	8003eba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e8e:	4b26      	ldr	r3, [pc, #152]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e94:	f7fc fd20 	bl	80008d8 <HAL_GetTick>
 8003e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e9a:	e008      	b.n	8003eae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e9c:	f7fc fd1c 	bl	80008d8 <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d901      	bls.n	8003eae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e180      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eae:	4b1d      	ldr	r3, [pc, #116]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0302 	and.w	r3, r3, #2
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1f0      	bne.n	8003e9c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0308 	and.w	r3, r3, #8
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d03a      	beq.n	8003f3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d019      	beq.n	8003f02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ece:	4b17      	ldr	r3, [pc, #92]	; (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ed4:	f7fc fd00 	bl	80008d8 <HAL_GetTick>
 8003ed8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eda:	e008      	b.n	8003eee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003edc:	f7fc fcfc 	bl	80008d8 <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d901      	bls.n	8003eee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e160      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eee:	4b0d      	ldr	r3, [pc, #52]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef2:	f003 0302 	and.w	r3, r3, #2
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d0f0      	beq.n	8003edc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003efa:	2001      	movs	r0, #1
 8003efc:	f000 fabc 	bl	8004478 <RCC_Delay>
 8003f00:	e01c      	b.n	8003f3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f02:	4b0a      	ldr	r3, [pc, #40]	; (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f08:	f7fc fce6 	bl	80008d8 <HAL_GetTick>
 8003f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f0e:	e00f      	b.n	8003f30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f10:	f7fc fce2 	bl	80008d8 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d908      	bls.n	8003f30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e146      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
 8003f22:	bf00      	nop
 8003f24:	40021000 	.word	0x40021000
 8003f28:	42420000 	.word	0x42420000
 8003f2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f30:	4b92      	ldr	r3, [pc, #584]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f34:	f003 0302 	and.w	r3, r3, #2
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d1e9      	bne.n	8003f10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0304 	and.w	r3, r3, #4
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f000 80a6 	beq.w	8004096 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f4e:	4b8b      	ldr	r3, [pc, #556]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003f50:	69db      	ldr	r3, [r3, #28]
 8003f52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d10d      	bne.n	8003f76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f5a:	4b88      	ldr	r3, [pc, #544]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003f5c:	69db      	ldr	r3, [r3, #28]
 8003f5e:	4a87      	ldr	r2, [pc, #540]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003f60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f64:	61d3      	str	r3, [r2, #28]
 8003f66:	4b85      	ldr	r3, [pc, #532]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003f68:	69db      	ldr	r3, [r3, #28]
 8003f6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f6e:	60bb      	str	r3, [r7, #8]
 8003f70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f72:	2301      	movs	r3, #1
 8003f74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f76:	4b82      	ldr	r3, [pc, #520]	; (8004180 <HAL_RCC_OscConfig+0x4c8>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d118      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f82:	4b7f      	ldr	r3, [pc, #508]	; (8004180 <HAL_RCC_OscConfig+0x4c8>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a7e      	ldr	r2, [pc, #504]	; (8004180 <HAL_RCC_OscConfig+0x4c8>)
 8003f88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f8e:	f7fc fca3 	bl	80008d8 <HAL_GetTick>
 8003f92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f94:	e008      	b.n	8003fa8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f96:	f7fc fc9f 	bl	80008d8 <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	2b64      	cmp	r3, #100	; 0x64
 8003fa2:	d901      	bls.n	8003fa8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e103      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa8:	4b75      	ldr	r3, [pc, #468]	; (8004180 <HAL_RCC_OscConfig+0x4c8>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d0f0      	beq.n	8003f96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d106      	bne.n	8003fca <HAL_RCC_OscConfig+0x312>
 8003fbc:	4b6f      	ldr	r3, [pc, #444]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003fbe:	6a1b      	ldr	r3, [r3, #32]
 8003fc0:	4a6e      	ldr	r2, [pc, #440]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003fc2:	f043 0301 	orr.w	r3, r3, #1
 8003fc6:	6213      	str	r3, [r2, #32]
 8003fc8:	e02d      	b.n	8004026 <HAL_RCC_OscConfig+0x36e>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d10c      	bne.n	8003fec <HAL_RCC_OscConfig+0x334>
 8003fd2:	4b6a      	ldr	r3, [pc, #424]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003fd4:	6a1b      	ldr	r3, [r3, #32]
 8003fd6:	4a69      	ldr	r2, [pc, #420]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003fd8:	f023 0301 	bic.w	r3, r3, #1
 8003fdc:	6213      	str	r3, [r2, #32]
 8003fde:	4b67      	ldr	r3, [pc, #412]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003fe0:	6a1b      	ldr	r3, [r3, #32]
 8003fe2:	4a66      	ldr	r2, [pc, #408]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003fe4:	f023 0304 	bic.w	r3, r3, #4
 8003fe8:	6213      	str	r3, [r2, #32]
 8003fea:	e01c      	b.n	8004026 <HAL_RCC_OscConfig+0x36e>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	2b05      	cmp	r3, #5
 8003ff2:	d10c      	bne.n	800400e <HAL_RCC_OscConfig+0x356>
 8003ff4:	4b61      	ldr	r3, [pc, #388]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003ff6:	6a1b      	ldr	r3, [r3, #32]
 8003ff8:	4a60      	ldr	r2, [pc, #384]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003ffa:	f043 0304 	orr.w	r3, r3, #4
 8003ffe:	6213      	str	r3, [r2, #32]
 8004000:	4b5e      	ldr	r3, [pc, #376]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004002:	6a1b      	ldr	r3, [r3, #32]
 8004004:	4a5d      	ldr	r2, [pc, #372]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004006:	f043 0301 	orr.w	r3, r3, #1
 800400a:	6213      	str	r3, [r2, #32]
 800400c:	e00b      	b.n	8004026 <HAL_RCC_OscConfig+0x36e>
 800400e:	4b5b      	ldr	r3, [pc, #364]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004010:	6a1b      	ldr	r3, [r3, #32]
 8004012:	4a5a      	ldr	r2, [pc, #360]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004014:	f023 0301 	bic.w	r3, r3, #1
 8004018:	6213      	str	r3, [r2, #32]
 800401a:	4b58      	ldr	r3, [pc, #352]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 800401c:	6a1b      	ldr	r3, [r3, #32]
 800401e:	4a57      	ldr	r2, [pc, #348]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004020:	f023 0304 	bic.w	r3, r3, #4
 8004024:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d015      	beq.n	800405a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800402e:	f7fc fc53 	bl	80008d8 <HAL_GetTick>
 8004032:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004034:	e00a      	b.n	800404c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004036:	f7fc fc4f 	bl	80008d8 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	f241 3288 	movw	r2, #5000	; 0x1388
 8004044:	4293      	cmp	r3, r2
 8004046:	d901      	bls.n	800404c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004048:	2303      	movs	r3, #3
 800404a:	e0b1      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800404c:	4b4b      	ldr	r3, [pc, #300]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 800404e:	6a1b      	ldr	r3, [r3, #32]
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	2b00      	cmp	r3, #0
 8004056:	d0ee      	beq.n	8004036 <HAL_RCC_OscConfig+0x37e>
 8004058:	e014      	b.n	8004084 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800405a:	f7fc fc3d 	bl	80008d8 <HAL_GetTick>
 800405e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004060:	e00a      	b.n	8004078 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004062:	f7fc fc39 	bl	80008d8 <HAL_GetTick>
 8004066:	4602      	mov	r2, r0
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004070:	4293      	cmp	r3, r2
 8004072:	d901      	bls.n	8004078 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004074:	2303      	movs	r3, #3
 8004076:	e09b      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004078:	4b40      	ldr	r3, [pc, #256]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 800407a:	6a1b      	ldr	r3, [r3, #32]
 800407c:	f003 0302 	and.w	r3, r3, #2
 8004080:	2b00      	cmp	r3, #0
 8004082:	d1ee      	bne.n	8004062 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004084:	7dfb      	ldrb	r3, [r7, #23]
 8004086:	2b01      	cmp	r3, #1
 8004088:	d105      	bne.n	8004096 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800408a:	4b3c      	ldr	r3, [pc, #240]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 800408c:	69db      	ldr	r3, [r3, #28]
 800408e:	4a3b      	ldr	r2, [pc, #236]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004090:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004094:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	69db      	ldr	r3, [r3, #28]
 800409a:	2b00      	cmp	r3, #0
 800409c:	f000 8087 	beq.w	80041ae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040a0:	4b36      	ldr	r3, [pc, #216]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	f003 030c 	and.w	r3, r3, #12
 80040a8:	2b08      	cmp	r3, #8
 80040aa:	d061      	beq.n	8004170 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	69db      	ldr	r3, [r3, #28]
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d146      	bne.n	8004142 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040b4:	4b33      	ldr	r3, [pc, #204]	; (8004184 <HAL_RCC_OscConfig+0x4cc>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ba:	f7fc fc0d 	bl	80008d8 <HAL_GetTick>
 80040be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040c0:	e008      	b.n	80040d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040c2:	f7fc fc09 	bl	80008d8 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d901      	bls.n	80040d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e06d      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040d4:	4b29      	ldr	r3, [pc, #164]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d1f0      	bne.n	80040c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a1b      	ldr	r3, [r3, #32]
 80040e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040e8:	d108      	bne.n	80040fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80040ea:	4b24      	ldr	r3, [pc, #144]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	4921      	ldr	r1, [pc, #132]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040fc:	4b1f      	ldr	r3, [pc, #124]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a19      	ldr	r1, [r3, #32]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410c:	430b      	orrs	r3, r1
 800410e:	491b      	ldr	r1, [pc, #108]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004110:	4313      	orrs	r3, r2
 8004112:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004114:	4b1b      	ldr	r3, [pc, #108]	; (8004184 <HAL_RCC_OscConfig+0x4cc>)
 8004116:	2201      	movs	r2, #1
 8004118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800411a:	f7fc fbdd 	bl	80008d8 <HAL_GetTick>
 800411e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004120:	e008      	b.n	8004134 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004122:	f7fc fbd9 	bl	80008d8 <HAL_GetTick>
 8004126:	4602      	mov	r2, r0
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	2b02      	cmp	r3, #2
 800412e:	d901      	bls.n	8004134 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e03d      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004134:	4b11      	ldr	r3, [pc, #68]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800413c:	2b00      	cmp	r3, #0
 800413e:	d0f0      	beq.n	8004122 <HAL_RCC_OscConfig+0x46a>
 8004140:	e035      	b.n	80041ae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004142:	4b10      	ldr	r3, [pc, #64]	; (8004184 <HAL_RCC_OscConfig+0x4cc>)
 8004144:	2200      	movs	r2, #0
 8004146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004148:	f7fc fbc6 	bl	80008d8 <HAL_GetTick>
 800414c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800414e:	e008      	b.n	8004162 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004150:	f7fc fbc2 	bl	80008d8 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b02      	cmp	r3, #2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e026      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004162:	4b06      	ldr	r3, [pc, #24]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1f0      	bne.n	8004150 <HAL_RCC_OscConfig+0x498>
 800416e:	e01e      	b.n	80041ae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	69db      	ldr	r3, [r3, #28]
 8004174:	2b01      	cmp	r3, #1
 8004176:	d107      	bne.n	8004188 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e019      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
 800417c:	40021000 	.word	0x40021000
 8004180:	40007000 	.word	0x40007000
 8004184:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004188:	4b0b      	ldr	r3, [pc, #44]	; (80041b8 <HAL_RCC_OscConfig+0x500>)
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a1b      	ldr	r3, [r3, #32]
 8004198:	429a      	cmp	r2, r3
 800419a:	d106      	bne.n	80041aa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d001      	beq.n	80041ae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e000      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80041ae:	2300      	movs	r3, #0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3718      	adds	r7, #24
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	40021000 	.word	0x40021000

080041bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d101      	bne.n	80041d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e0d0      	b.n	8004372 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041d0:	4b6a      	ldr	r3, [pc, #424]	; (800437c <HAL_RCC_ClockConfig+0x1c0>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0307 	and.w	r3, r3, #7
 80041d8:	683a      	ldr	r2, [r7, #0]
 80041da:	429a      	cmp	r2, r3
 80041dc:	d910      	bls.n	8004200 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041de:	4b67      	ldr	r3, [pc, #412]	; (800437c <HAL_RCC_ClockConfig+0x1c0>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f023 0207 	bic.w	r2, r3, #7
 80041e6:	4965      	ldr	r1, [pc, #404]	; (800437c <HAL_RCC_ClockConfig+0x1c0>)
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041ee:	4b63      	ldr	r3, [pc, #396]	; (800437c <HAL_RCC_ClockConfig+0x1c0>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0307 	and.w	r3, r3, #7
 80041f6:	683a      	ldr	r2, [r7, #0]
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d001      	beq.n	8004200 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e0b8      	b.n	8004372 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0302 	and.w	r3, r3, #2
 8004208:	2b00      	cmp	r3, #0
 800420a:	d020      	beq.n	800424e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0304 	and.w	r3, r3, #4
 8004214:	2b00      	cmp	r3, #0
 8004216:	d005      	beq.n	8004224 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004218:	4b59      	ldr	r3, [pc, #356]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	4a58      	ldr	r2, [pc, #352]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 800421e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004222:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0308 	and.w	r3, r3, #8
 800422c:	2b00      	cmp	r3, #0
 800422e:	d005      	beq.n	800423c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004230:	4b53      	ldr	r3, [pc, #332]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	4a52      	ldr	r2, [pc, #328]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 8004236:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800423a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800423c:	4b50      	ldr	r3, [pc, #320]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	494d      	ldr	r1, [pc, #308]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 800424a:	4313      	orrs	r3, r2
 800424c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	2b00      	cmp	r3, #0
 8004258:	d040      	beq.n	80042dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d107      	bne.n	8004272 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004262:	4b47      	ldr	r3, [pc, #284]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d115      	bne.n	800429a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e07f      	b.n	8004372 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	2b02      	cmp	r3, #2
 8004278:	d107      	bne.n	800428a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800427a:	4b41      	ldr	r3, [pc, #260]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d109      	bne.n	800429a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e073      	b.n	8004372 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800428a:	4b3d      	ldr	r3, [pc, #244]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 0302 	and.w	r3, r3, #2
 8004292:	2b00      	cmp	r3, #0
 8004294:	d101      	bne.n	800429a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e06b      	b.n	8004372 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800429a:	4b39      	ldr	r3, [pc, #228]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	f023 0203 	bic.w	r2, r3, #3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	4936      	ldr	r1, [pc, #216]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042ac:	f7fc fb14 	bl	80008d8 <HAL_GetTick>
 80042b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042b2:	e00a      	b.n	80042ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042b4:	f7fc fb10 	bl	80008d8 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	f241 3288 	movw	r2, #5000	; 0x1388
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e053      	b.n	8004372 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042ca:	4b2d      	ldr	r3, [pc, #180]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	f003 020c 	and.w	r2, r3, #12
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	429a      	cmp	r2, r3
 80042da:	d1eb      	bne.n	80042b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042dc:	4b27      	ldr	r3, [pc, #156]	; (800437c <HAL_RCC_ClockConfig+0x1c0>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	683a      	ldr	r2, [r7, #0]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d210      	bcs.n	800430c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ea:	4b24      	ldr	r3, [pc, #144]	; (800437c <HAL_RCC_ClockConfig+0x1c0>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f023 0207 	bic.w	r2, r3, #7
 80042f2:	4922      	ldr	r1, [pc, #136]	; (800437c <HAL_RCC_ClockConfig+0x1c0>)
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042fa:	4b20      	ldr	r3, [pc, #128]	; (800437c <HAL_RCC_ClockConfig+0x1c0>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0307 	and.w	r3, r3, #7
 8004302:	683a      	ldr	r2, [r7, #0]
 8004304:	429a      	cmp	r2, r3
 8004306:	d001      	beq.n	800430c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e032      	b.n	8004372 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0304 	and.w	r3, r3, #4
 8004314:	2b00      	cmp	r3, #0
 8004316:	d008      	beq.n	800432a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004318:	4b19      	ldr	r3, [pc, #100]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	4916      	ldr	r1, [pc, #88]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 8004326:	4313      	orrs	r3, r2
 8004328:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0308 	and.w	r3, r3, #8
 8004332:	2b00      	cmp	r3, #0
 8004334:	d009      	beq.n	800434a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004336:	4b12      	ldr	r3, [pc, #72]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	00db      	lsls	r3, r3, #3
 8004344:	490e      	ldr	r1, [pc, #56]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 8004346:	4313      	orrs	r3, r2
 8004348:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800434a:	f000 f821 	bl	8004390 <HAL_RCC_GetSysClockFreq>
 800434e:	4602      	mov	r2, r0
 8004350:	4b0b      	ldr	r3, [pc, #44]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	091b      	lsrs	r3, r3, #4
 8004356:	f003 030f 	and.w	r3, r3, #15
 800435a:	490a      	ldr	r1, [pc, #40]	; (8004384 <HAL_RCC_ClockConfig+0x1c8>)
 800435c:	5ccb      	ldrb	r3, [r1, r3]
 800435e:	fa22 f303 	lsr.w	r3, r2, r3
 8004362:	4a09      	ldr	r2, [pc, #36]	; (8004388 <HAL_RCC_ClockConfig+0x1cc>)
 8004364:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004366:	4b09      	ldr	r3, [pc, #36]	; (800438c <HAL_RCC_ClockConfig+0x1d0>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4618      	mov	r0, r3
 800436c:	f7fc fa72 	bl	8000854 <HAL_InitTick>

  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	3710      	adds	r7, #16
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	40022000 	.word	0x40022000
 8004380:	40021000 	.word	0x40021000
 8004384:	08008fb0 	.word	0x08008fb0
 8004388:	20000004 	.word	0x20000004
 800438c:	20000008 	.word	0x20000008

08004390 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004390:	b480      	push	{r7}
 8004392:	b087      	sub	sp, #28
 8004394:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004396:	2300      	movs	r3, #0
 8004398:	60fb      	str	r3, [r7, #12]
 800439a:	2300      	movs	r3, #0
 800439c:	60bb      	str	r3, [r7, #8]
 800439e:	2300      	movs	r3, #0
 80043a0:	617b      	str	r3, [r7, #20]
 80043a2:	2300      	movs	r3, #0
 80043a4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80043a6:	2300      	movs	r3, #0
 80043a8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80043aa:	4b1e      	ldr	r3, [pc, #120]	; (8004424 <HAL_RCC_GetSysClockFreq+0x94>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f003 030c 	and.w	r3, r3, #12
 80043b6:	2b04      	cmp	r3, #4
 80043b8:	d002      	beq.n	80043c0 <HAL_RCC_GetSysClockFreq+0x30>
 80043ba:	2b08      	cmp	r3, #8
 80043bc:	d003      	beq.n	80043c6 <HAL_RCC_GetSysClockFreq+0x36>
 80043be:	e027      	b.n	8004410 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80043c0:	4b19      	ldr	r3, [pc, #100]	; (8004428 <HAL_RCC_GetSysClockFreq+0x98>)
 80043c2:	613b      	str	r3, [r7, #16]
      break;
 80043c4:	e027      	b.n	8004416 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	0c9b      	lsrs	r3, r3, #18
 80043ca:	f003 030f 	and.w	r3, r3, #15
 80043ce:	4a17      	ldr	r2, [pc, #92]	; (800442c <HAL_RCC_GetSysClockFreq+0x9c>)
 80043d0:	5cd3      	ldrb	r3, [r2, r3]
 80043d2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d010      	beq.n	8004400 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80043de:	4b11      	ldr	r3, [pc, #68]	; (8004424 <HAL_RCC_GetSysClockFreq+0x94>)
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	0c5b      	lsrs	r3, r3, #17
 80043e4:	f003 0301 	and.w	r3, r3, #1
 80043e8:	4a11      	ldr	r2, [pc, #68]	; (8004430 <HAL_RCC_GetSysClockFreq+0xa0>)
 80043ea:	5cd3      	ldrb	r3, [r2, r3]
 80043ec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a0d      	ldr	r2, [pc, #52]	; (8004428 <HAL_RCC_GetSysClockFreq+0x98>)
 80043f2:	fb03 f202 	mul.w	r2, r3, r2
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043fc:	617b      	str	r3, [r7, #20]
 80043fe:	e004      	b.n	800440a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4a0c      	ldr	r2, [pc, #48]	; (8004434 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004404:	fb02 f303 	mul.w	r3, r2, r3
 8004408:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	613b      	str	r3, [r7, #16]
      break;
 800440e:	e002      	b.n	8004416 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004410:	4b09      	ldr	r3, [pc, #36]	; (8004438 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004412:	613b      	str	r3, [r7, #16]
      break;
 8004414:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004416:	693b      	ldr	r3, [r7, #16]
}
 8004418:	4618      	mov	r0, r3
 800441a:	371c      	adds	r7, #28
 800441c:	46bd      	mov	sp, r7
 800441e:	bc80      	pop	{r7}
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	40021000 	.word	0x40021000
 8004428:	00f42400 	.word	0x00f42400
 800442c:	08008fc8 	.word	0x08008fc8
 8004430:	08008fd8 	.word	0x08008fd8
 8004434:	003d0900 	.word	0x003d0900
 8004438:	007a1200 	.word	0x007a1200

0800443c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800443c:	b480      	push	{r7}
 800443e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004440:	4b02      	ldr	r3, [pc, #8]	; (800444c <HAL_RCC_GetHCLKFreq+0x10>)
 8004442:	681b      	ldr	r3, [r3, #0]
}
 8004444:	4618      	mov	r0, r3
 8004446:	46bd      	mov	sp, r7
 8004448:	bc80      	pop	{r7}
 800444a:	4770      	bx	lr
 800444c:	20000004 	.word	0x20000004

08004450 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004454:	f7ff fff2 	bl	800443c <HAL_RCC_GetHCLKFreq>
 8004458:	4602      	mov	r2, r0
 800445a:	4b05      	ldr	r3, [pc, #20]	; (8004470 <HAL_RCC_GetPCLK2Freq+0x20>)
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	0adb      	lsrs	r3, r3, #11
 8004460:	f003 0307 	and.w	r3, r3, #7
 8004464:	4903      	ldr	r1, [pc, #12]	; (8004474 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004466:	5ccb      	ldrb	r3, [r1, r3]
 8004468:	fa22 f303 	lsr.w	r3, r2, r3
}
 800446c:	4618      	mov	r0, r3
 800446e:	bd80      	pop	{r7, pc}
 8004470:	40021000 	.word	0x40021000
 8004474:	08008fc0 	.word	0x08008fc0

08004478 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004478:	b480      	push	{r7}
 800447a:	b085      	sub	sp, #20
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004480:	4b0a      	ldr	r3, [pc, #40]	; (80044ac <RCC_Delay+0x34>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a0a      	ldr	r2, [pc, #40]	; (80044b0 <RCC_Delay+0x38>)
 8004486:	fba2 2303 	umull	r2, r3, r2, r3
 800448a:	0a5b      	lsrs	r3, r3, #9
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	fb02 f303 	mul.w	r3, r2, r3
 8004492:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004494:	bf00      	nop
  }
  while (Delay --);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	1e5a      	subs	r2, r3, #1
 800449a:	60fa      	str	r2, [r7, #12]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d1f9      	bne.n	8004494 <RCC_Delay+0x1c>
}
 80044a0:	bf00      	nop
 80044a2:	bf00      	nop
 80044a4:	3714      	adds	r7, #20
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bc80      	pop	{r7}
 80044aa:	4770      	bx	lr
 80044ac:	20000004 	.word	0x20000004
 80044b0:	10624dd3 	.word	0x10624dd3

080044b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b086      	sub	sp, #24
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80044bc:	2300      	movs	r3, #0
 80044be:	613b      	str	r3, [r7, #16]
 80044c0:	2300      	movs	r3, #0
 80044c2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0301 	and.w	r3, r3, #1
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d07d      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80044d0:	2300      	movs	r3, #0
 80044d2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044d4:	4b4f      	ldr	r3, [pc, #316]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044d6:	69db      	ldr	r3, [r3, #28]
 80044d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d10d      	bne.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044e0:	4b4c      	ldr	r3, [pc, #304]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044e2:	69db      	ldr	r3, [r3, #28]
 80044e4:	4a4b      	ldr	r2, [pc, #300]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044ea:	61d3      	str	r3, [r2, #28]
 80044ec:	4b49      	ldr	r3, [pc, #292]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044ee:	69db      	ldr	r3, [r3, #28]
 80044f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044f4:	60bb      	str	r3, [r7, #8]
 80044f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044f8:	2301      	movs	r3, #1
 80044fa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044fc:	4b46      	ldr	r3, [pc, #280]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004504:	2b00      	cmp	r3, #0
 8004506:	d118      	bne.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004508:	4b43      	ldr	r3, [pc, #268]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a42      	ldr	r2, [pc, #264]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800450e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004512:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004514:	f7fc f9e0 	bl	80008d8 <HAL_GetTick>
 8004518:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800451a:	e008      	b.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800451c:	f7fc f9dc 	bl	80008d8 <HAL_GetTick>
 8004520:	4602      	mov	r2, r0
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	2b64      	cmp	r3, #100	; 0x64
 8004528:	d901      	bls.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e06d      	b.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800452e:	4b3a      	ldr	r3, [pc, #232]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004536:	2b00      	cmp	r3, #0
 8004538:	d0f0      	beq.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800453a:	4b36      	ldr	r3, [pc, #216]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800453c:	6a1b      	ldr	r3, [r3, #32]
 800453e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004542:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d02e      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004552:	68fa      	ldr	r2, [r7, #12]
 8004554:	429a      	cmp	r2, r3
 8004556:	d027      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004558:	4b2e      	ldr	r3, [pc, #184]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800455a:	6a1b      	ldr	r3, [r3, #32]
 800455c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004560:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004562:	4b2e      	ldr	r3, [pc, #184]	; (800461c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004564:	2201      	movs	r2, #1
 8004566:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004568:	4b2c      	ldr	r3, [pc, #176]	; (800461c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800456a:	2200      	movs	r2, #0
 800456c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800456e:	4a29      	ldr	r2, [pc, #164]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f003 0301 	and.w	r3, r3, #1
 800457a:	2b00      	cmp	r3, #0
 800457c:	d014      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800457e:	f7fc f9ab 	bl	80008d8 <HAL_GetTick>
 8004582:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004584:	e00a      	b.n	800459c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004586:	f7fc f9a7 	bl	80008d8 <HAL_GetTick>
 800458a:	4602      	mov	r2, r0
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	f241 3288 	movw	r2, #5000	; 0x1388
 8004594:	4293      	cmp	r3, r2
 8004596:	d901      	bls.n	800459c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004598:	2303      	movs	r3, #3
 800459a:	e036      	b.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800459c:	4b1d      	ldr	r3, [pc, #116]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800459e:	6a1b      	ldr	r3, [r3, #32]
 80045a0:	f003 0302 	and.w	r3, r3, #2
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d0ee      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045a8:	4b1a      	ldr	r3, [pc, #104]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	4917      	ldr	r1, [pc, #92]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80045ba:	7dfb      	ldrb	r3, [r7, #23]
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d105      	bne.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045c0:	4b14      	ldr	r3, [pc, #80]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045c2:	69db      	ldr	r3, [r3, #28]
 80045c4:	4a13      	ldr	r2, [pc, #76]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045ca:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0302 	and.w	r3, r3, #2
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d008      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80045d8:	4b0e      	ldr	r3, [pc, #56]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	490b      	ldr	r1, [pc, #44]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045e6:	4313      	orrs	r3, r2
 80045e8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 0310 	and.w	r3, r3, #16
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d008      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80045f6:	4b07      	ldr	r3, [pc, #28]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	4904      	ldr	r1, [pc, #16]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004604:	4313      	orrs	r3, r2
 8004606:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004608:	2300      	movs	r3, #0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3718      	adds	r7, #24
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	40021000 	.word	0x40021000
 8004618:	40007000 	.word	0x40007000
 800461c:	42420440 	.word	0x42420440

08004620 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b088      	sub	sp, #32
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004628:	2300      	movs	r3, #0
 800462a:	617b      	str	r3, [r7, #20]
 800462c:	2300      	movs	r3, #0
 800462e:	61fb      	str	r3, [r7, #28]
 8004630:	2300      	movs	r3, #0
 8004632:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004634:	2300      	movs	r3, #0
 8004636:	60fb      	str	r3, [r7, #12]
 8004638:	2300      	movs	r3, #0
 800463a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2b10      	cmp	r3, #16
 8004640:	d00a      	beq.n	8004658 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2b10      	cmp	r3, #16
 8004646:	f200 8089 	bhi.w	800475c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2b01      	cmp	r3, #1
 800464e:	d045      	beq.n	80046dc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2b02      	cmp	r3, #2
 8004654:	d074      	beq.n	8004740 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004656:	e081      	b.n	800475c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      temp_reg = RCC->CFGR;
 8004658:	4b45      	ldr	r3, [pc, #276]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800465e:	4b44      	ldr	r3, [pc, #272]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d07a      	beq.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	0c9b      	lsrs	r3, r3, #18
 800466e:	f003 030f 	and.w	r3, r3, #15
 8004672:	4a40      	ldr	r2, [pc, #256]	; (8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004674:	5cd3      	ldrb	r3, [r2, r3]
 8004676:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d015      	beq.n	80046ae <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004682:	4b3b      	ldr	r3, [pc, #236]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	0c5b      	lsrs	r3, r3, #17
 8004688:	f003 0301 	and.w	r3, r3, #1
 800468c:	4a3a      	ldr	r2, [pc, #232]	; (8004778 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800468e:	5cd3      	ldrb	r3, [r2, r3]
 8004690:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00d      	beq.n	80046b8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800469c:	4a37      	ldr	r2, [pc, #220]	; (800477c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	fb02 f303 	mul.w	r3, r2, r3
 80046aa:	61fb      	str	r3, [r7, #28]
 80046ac:	e004      	b.n	80046b8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	4a33      	ldr	r2, [pc, #204]	; (8004780 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80046b2:	fb02 f303 	mul.w	r3, r2, r3
 80046b6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80046b8:	4b2d      	ldr	r3, [pc, #180]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046c4:	d102      	bne.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	61bb      	str	r3, [r7, #24]
      break;
 80046ca:	e049      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
          frequency = (pllclk * 2) / 3;
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	005b      	lsls	r3, r3, #1
 80046d0:	4a2c      	ldr	r2, [pc, #176]	; (8004784 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80046d2:	fba2 2303 	umull	r2, r3, r2, r3
 80046d6:	085b      	lsrs	r3, r3, #1
 80046d8:	61bb      	str	r3, [r7, #24]
      break;
 80046da:	e041      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      temp_reg = RCC->BDCR;
 80046dc:	4b24      	ldr	r3, [pc, #144]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 80046de:	6a1b      	ldr	r3, [r3, #32]
 80046e0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046ec:	d108      	bne.n	8004700 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	f003 0302 	and.w	r3, r3, #2
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d003      	beq.n	8004700 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80046f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046fc:	61bb      	str	r3, [r7, #24]
 80046fe:	e01e      	b.n	800473e <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004706:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800470a:	d109      	bne.n	8004720 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800470c:	4b18      	ldr	r3, [pc, #96]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 800470e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b00      	cmp	r3, #0
 8004716:	d003      	beq.n	8004720 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004718:	f649 4340 	movw	r3, #40000	; 0x9c40
 800471c:	61bb      	str	r3, [r7, #24]
 800471e:	e00e      	b.n	800473e <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004726:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800472a:	d11b      	bne.n	8004764 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 800472c:	4b10      	ldr	r3, [pc, #64]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d015      	beq.n	8004764 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
        frequency = HSE_VALUE / 128U;
 8004738:	4b13      	ldr	r3, [pc, #76]	; (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800473a:	61bb      	str	r3, [r7, #24]
      break;
 800473c:	e012      	b.n	8004764 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 800473e:	e011      	b.n	8004764 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004740:	f7ff fe86 	bl	8004450 <HAL_RCC_GetPCLK2Freq>
 8004744:	4602      	mov	r2, r0
 8004746:	4b0a      	ldr	r3, [pc, #40]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	0b9b      	lsrs	r3, r3, #14
 800474c:	f003 0303 	and.w	r3, r3, #3
 8004750:	3301      	adds	r3, #1
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	fbb2 f3f3 	udiv	r3, r2, r3
 8004758:	61bb      	str	r3, [r7, #24]
      break;
 800475a:	e004      	b.n	8004766 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      break;
 800475c:	bf00      	nop
 800475e:	e002      	b.n	8004766 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      break;
 8004760:	bf00      	nop
 8004762:	e000      	b.n	8004766 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      break;
 8004764:	bf00      	nop
    }
  }
  return (frequency);
 8004766:	69bb      	ldr	r3, [r7, #24]
}
 8004768:	4618      	mov	r0, r3
 800476a:	3720      	adds	r7, #32
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}
 8004770:	40021000 	.word	0x40021000
 8004774:	08008fdc 	.word	0x08008fdc
 8004778:	08008fec 	.word	0x08008fec
 800477c:	00f42400 	.word	0x00f42400
 8004780:	003d0900 	.word	0x003d0900
 8004784:	aaaaaaab 	.word	0xaaaaaaab
 8004788:	0001e848 	.word	0x0001e848

0800478c <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800478c:	b084      	sub	sp, #16
 800478e:	b480      	push	{r7}
 8004790:	b083      	sub	sp, #12
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
 8004796:	f107 0014 	add.w	r0, r7, #20
 800479a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800479e:	2300      	movs	r3, #0
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	370c      	adds	r7, #12
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bc80      	pop	{r7}
 80047a8:	b004      	add	sp, #16
 80047aa:	4770      	bx	lr

080047ac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b085      	sub	sp, #20
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2200      	movs	r2, #0
 80047b8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80047bc:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80047c0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	b29a      	uxth	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3714      	adds	r7, #20
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bc80      	pop	{r7}
 80047d6:	4770      	bx	lr

080047d8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80047e0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80047e4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80047ec:	b29a      	uxth	r2, r3
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	43db      	mvns	r3, r3
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	4013      	ands	r3, r2
 80047f8:	b29a      	uxth	r2, r3
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	4618      	mov	r0, r3
 8004804:	3714      	adds	r7, #20
 8004806:	46bd      	mov	sp, r7
 8004808:	bc80      	pop	{r7}
 800480a:	4770      	bx	lr

0800480c <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	460b      	mov	r3, r1
 8004816:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004818:	2300      	movs	r3, #0
}
 800481a:	4618      	mov	r0, r3
 800481c:	370c      	adds	r7, #12
 800481e:	46bd      	mov	sp, r7
 8004820:	bc80      	pop	{r7}
 8004822:	4770      	bx	lr

08004824 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004824:	b084      	sub	sp, #16
 8004826:	b480      	push	{r7}
 8004828:	b083      	sub	sp, #12
 800482a:	af00      	add	r7, sp, #0
 800482c:	6078      	str	r0, [r7, #4]
 800482e:	f107 0014 	add.w	r0, r7, #20
 8004832:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2201      	movs	r2, #1
 800483a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	370c      	adds	r7, #12
 800485c:	46bd      	mov	sp, r7
 800485e:	bc80      	pop	{r7}
 8004860:	b004      	add	sp, #16
 8004862:	4770      	bx	lr

08004864 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004864:	b480      	push	{r7}
 8004866:	b09d      	sub	sp, #116	; 0x74
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800486e:	2300      	movs	r3, #0
 8004870:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004874:	687a      	ldr	r2, [r7, #4]
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	781b      	ldrb	r3, [r3, #0]
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	4413      	add	r3, r2
 800487e:	881b      	ldrh	r3, [r3, #0]
 8004880:	b29b      	uxth	r3, r3
 8004882:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8004886:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800488a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	78db      	ldrb	r3, [r3, #3]
 8004892:	2b03      	cmp	r3, #3
 8004894:	d81f      	bhi.n	80048d6 <USB_ActivateEndpoint+0x72>
 8004896:	a201      	add	r2, pc, #4	; (adr r2, 800489c <USB_ActivateEndpoint+0x38>)
 8004898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800489c:	080048ad 	.word	0x080048ad
 80048a0:	080048c9 	.word	0x080048c9
 80048a4:	080048df 	.word	0x080048df
 80048a8:	080048bb 	.word	0x080048bb
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80048ac:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80048b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048b4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80048b8:	e012      	b.n	80048e0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80048ba:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80048be:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80048c2:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80048c6:	e00b      	b.n	80048e0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80048c8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80048cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80048d0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80048d4:	e004      	b.n	80048e0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 80048dc:	e000      	b.n	80048e0 <USB_ActivateEndpoint+0x7c>
      break;
 80048de:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	781b      	ldrb	r3, [r3, #0]
 80048e6:	009b      	lsls	r3, r3, #2
 80048e8:	441a      	add	r2, r3
 80048ea:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80048ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80048f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80048f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048fe:	b29b      	uxth	r3, r3
 8004900:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	781b      	ldrb	r3, [r3, #0]
 8004908:	009b      	lsls	r3, r3, #2
 800490a:	4413      	add	r3, r2
 800490c:	881b      	ldrh	r3, [r3, #0]
 800490e:	b29b      	uxth	r3, r3
 8004910:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004914:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004918:	b29a      	uxth	r2, r3
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	b29b      	uxth	r3, r3
 8004920:	4313      	orrs	r3, r2
 8004922:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	441a      	add	r2, r3
 8004930:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8004934:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004938:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800493c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004940:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004944:	b29b      	uxth	r3, r3
 8004946:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	7b1b      	ldrb	r3, [r3, #12]
 800494c:	2b00      	cmp	r3, #0
 800494e:	f040 8178 	bne.w	8004c42 <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	785b      	ldrb	r3, [r3, #1]
 8004956:	2b00      	cmp	r3, #0
 8004958:	f000 8084 	beq.w	8004a64 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	61bb      	str	r3, [r7, #24]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004966:	b29b      	uxth	r3, r3
 8004968:	461a      	mov	r2, r3
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	4413      	add	r3, r2
 800496e:	61bb      	str	r3, [r7, #24]
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	781b      	ldrb	r3, [r3, #0]
 8004974:	011a      	lsls	r2, r3, #4
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	4413      	add	r3, r2
 800497a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800497e:	617b      	str	r3, [r7, #20]
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	88db      	ldrh	r3, [r3, #6]
 8004984:	085b      	lsrs	r3, r3, #1
 8004986:	b29b      	uxth	r3, r3
 8004988:	005b      	lsls	r3, r3, #1
 800498a:	b29a      	uxth	r2, r3
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	4413      	add	r3, r2
 800499a:	881b      	ldrh	r3, [r3, #0]
 800499c:	827b      	strh	r3, [r7, #18]
 800499e:	8a7b      	ldrh	r3, [r7, #18]
 80049a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d01b      	beq.n	80049e0 <USB_ActivateEndpoint+0x17c>
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	781b      	ldrb	r3, [r3, #0]
 80049ae:	009b      	lsls	r3, r3, #2
 80049b0:	4413      	add	r3, r2
 80049b2:	881b      	ldrh	r3, [r3, #0]
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049be:	823b      	strh	r3, [r7, #16]
 80049c0:	687a      	ldr	r2, [r7, #4]
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	781b      	ldrb	r3, [r3, #0]
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	441a      	add	r2, r3
 80049ca:	8a3b      	ldrh	r3, [r7, #16]
 80049cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80049d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80049d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80049d8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80049dc:	b29b      	uxth	r3, r3
 80049de:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	78db      	ldrb	r3, [r3, #3]
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d020      	beq.n	8004a2a <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	781b      	ldrb	r3, [r3, #0]
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	4413      	add	r3, r2
 80049f2:	881b      	ldrh	r3, [r3, #0]
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049fe:	81bb      	strh	r3, [r7, #12]
 8004a00:	89bb      	ldrh	r3, [r7, #12]
 8004a02:	f083 0320 	eor.w	r3, r3, #32
 8004a06:	81bb      	strh	r3, [r7, #12]
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	781b      	ldrb	r3, [r3, #0]
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	441a      	add	r2, r3
 8004a12:	89bb      	ldrh	r3, [r7, #12]
 8004a14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004a18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004a1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004a20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	8013      	strh	r3, [r2, #0]
 8004a28:	e2d5      	b.n	8004fd6 <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	781b      	ldrb	r3, [r3, #0]
 8004a30:	009b      	lsls	r3, r3, #2
 8004a32:	4413      	add	r3, r2
 8004a34:	881b      	ldrh	r3, [r3, #0]
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a40:	81fb      	strh	r3, [r7, #14]
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	441a      	add	r2, r3
 8004a4c:	89fb      	ldrh	r3, [r7, #14]
 8004a4e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004a52:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004a56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004a5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	8013      	strh	r3, [r2, #0]
 8004a62:	e2b8      	b.n	8004fd6 <USB_ActivateEndpoint+0x772>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	633b      	str	r3, [r7, #48]	; 0x30
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	461a      	mov	r2, r3
 8004a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a74:	4413      	add	r3, r2
 8004a76:	633b      	str	r3, [r7, #48]	; 0x30
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	781b      	ldrb	r3, [r3, #0]
 8004a7c:	011a      	lsls	r2, r3, #4
 8004a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a80:	4413      	add	r3, r2
 8004a82:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004a86:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	88db      	ldrh	r3, [r3, #6]
 8004a8c:	085b      	lsrs	r3, r3, #1
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	005b      	lsls	r3, r3, #1
 8004a92:	b29a      	uxth	r2, r3
 8004a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a96:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aa8:	4413      	add	r3, r2
 8004aaa:	62bb      	str	r3, [r7, #40]	; 0x28
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	781b      	ldrb	r3, [r3, #0]
 8004ab0:	011a      	lsls	r2, r3, #4
 8004ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ab4:	4413      	add	r3, r2
 8004ab6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004aba:	627b      	str	r3, [r7, #36]	; 0x24
 8004abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004abe:	881b      	ldrh	r3, [r3, #0]
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ac6:	b29a      	uxth	r2, r3
 8004ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aca:	801a      	strh	r2, [r3, #0]
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	2b3e      	cmp	r3, #62	; 0x3e
 8004ad2:	d91d      	bls.n	8004b10 <USB_ActivateEndpoint+0x2ac>
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	691b      	ldr	r3, [r3, #16]
 8004ad8:	095b      	lsrs	r3, r3, #5
 8004ada:	66bb      	str	r3, [r7, #104]	; 0x68
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	691b      	ldr	r3, [r3, #16]
 8004ae0:	f003 031f 	and.w	r3, r3, #31
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d102      	bne.n	8004aee <USB_ActivateEndpoint+0x28a>
 8004ae8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004aea:	3b01      	subs	r3, #1
 8004aec:	66bb      	str	r3, [r7, #104]	; 0x68
 8004aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af0:	881b      	ldrh	r3, [r3, #0]
 8004af2:	b29a      	uxth	r2, r3
 8004af4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	029b      	lsls	r3, r3, #10
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	4313      	orrs	r3, r2
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b08:	b29a      	uxth	r2, r3
 8004b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0c:	801a      	strh	r2, [r3, #0]
 8004b0e:	e026      	b.n	8004b5e <USB_ActivateEndpoint+0x2fa>
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d10a      	bne.n	8004b2e <USB_ActivateEndpoint+0x2ca>
 8004b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b1a:	881b      	ldrh	r3, [r3, #0]
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b26:	b29a      	uxth	r2, r3
 8004b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2a:	801a      	strh	r2, [r3, #0]
 8004b2c:	e017      	b.n	8004b5e <USB_ActivateEndpoint+0x2fa>
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	085b      	lsrs	r3, r3, #1
 8004b34:	66bb      	str	r3, [r7, #104]	; 0x68
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d002      	beq.n	8004b48 <USB_ActivateEndpoint+0x2e4>
 8004b42:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004b44:	3301      	adds	r3, #1
 8004b46:	66bb      	str	r3, [r7, #104]	; 0x68
 8004b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4a:	881b      	ldrh	r3, [r3, #0]
 8004b4c:	b29a      	uxth	r2, r3
 8004b4e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	029b      	lsls	r3, r3, #10
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	4313      	orrs	r3, r2
 8004b58:	b29a      	uxth	r2, r3
 8004b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	781b      	ldrb	r3, [r3, #0]
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	4413      	add	r3, r2
 8004b68:	881b      	ldrh	r3, [r3, #0]
 8004b6a:	847b      	strh	r3, [r7, #34]	; 0x22
 8004b6c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004b6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d01b      	beq.n	8004bae <USB_ActivateEndpoint+0x34a>
 8004b76:	687a      	ldr	r2, [r7, #4]
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	781b      	ldrb	r3, [r3, #0]
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	4413      	add	r3, r2
 8004b80:	881b      	ldrh	r3, [r3, #0]
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b8c:	843b      	strh	r3, [r7, #32]
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	441a      	add	r2, r3
 8004b98:	8c3b      	ldrh	r3, [r7, #32]
 8004b9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004b9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ba2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ba6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	781b      	ldrb	r3, [r3, #0]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d124      	bne.n	8004c00 <USB_ActivateEndpoint+0x39c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	4413      	add	r3, r2
 8004bc0:	881b      	ldrh	r3, [r3, #0]
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004bc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bcc:	83bb      	strh	r3, [r7, #28]
 8004bce:	8bbb      	ldrh	r3, [r7, #28]
 8004bd0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004bd4:	83bb      	strh	r3, [r7, #28]
 8004bd6:	8bbb      	ldrh	r3, [r7, #28]
 8004bd8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004bdc:	83bb      	strh	r3, [r7, #28]
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	781b      	ldrb	r3, [r3, #0]
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	441a      	add	r2, r3
 8004be8:	8bbb      	ldrh	r3, [r7, #28]
 8004bea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004bee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004bf2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004bf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	8013      	strh	r3, [r2, #0]
 8004bfe:	e1ea      	b.n	8004fd6 <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	781b      	ldrb	r3, [r3, #0]
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	4413      	add	r3, r2
 8004c0a:	881b      	ldrh	r3, [r3, #0]
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c16:	83fb      	strh	r3, [r7, #30]
 8004c18:	8bfb      	ldrh	r3, [r7, #30]
 8004c1a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004c1e:	83fb      	strh	r3, [r7, #30]
 8004c20:	687a      	ldr	r2, [r7, #4]
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	441a      	add	r2, r3
 8004c2a:	8bfb      	ldrh	r3, [r7, #30]
 8004c2c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c30:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c3c:	b29b      	uxth	r3, r3
 8004c3e:	8013      	strh	r3, [r2, #0]
 8004c40:	e1c9      	b.n	8004fd6 <USB_ActivateEndpoint+0x772>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	78db      	ldrb	r3, [r3, #3]
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d11e      	bne.n	8004c88 <USB_ActivateEndpoint+0x424>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	4413      	add	r3, r2
 8004c54:	881b      	ldrh	r3, [r3, #0]
 8004c56:	b29b      	uxth	r3, r3
 8004c58:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c60:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	781b      	ldrb	r3, [r3, #0]
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	441a      	add	r2, r3
 8004c6e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8004c72:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c76:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c7a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8004c7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	8013      	strh	r3, [r2, #0]
 8004c86:	e01d      	b.n	8004cc4 <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8004c88:	687a      	ldr	r2, [r7, #4]
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	781b      	ldrb	r3, [r3, #0]
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	4413      	add	r3, r2
 8004c92:	881b      	ldrh	r3, [r3, #0]
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8004c9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c9e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8004ca2:	687a      	ldr	r2, [r7, #4]
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	781b      	ldrb	r3, [r3, #0]
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	441a      	add	r2, r3
 8004cac:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004cb0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004cb4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004cb8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004cbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	461a      	mov	r2, r3
 8004cd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cd4:	4413      	add	r3, r2
 8004cd6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	781b      	ldrb	r3, [r3, #0]
 8004cdc:	011a      	lsls	r2, r3, #4
 8004cde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ce0:	4413      	add	r3, r2
 8004ce2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ce6:	65bb      	str	r3, [r7, #88]	; 0x58
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	891b      	ldrh	r3, [r3, #8]
 8004cec:	085b      	lsrs	r3, r3, #1
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	005b      	lsls	r3, r3, #1
 8004cf2:	b29a      	uxth	r2, r3
 8004cf4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004cf6:	801a      	strh	r2, [r3, #0]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	657b      	str	r3, [r7, #84]	; 0x54
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	461a      	mov	r2, r3
 8004d06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d08:	4413      	add	r3, r2
 8004d0a:	657b      	str	r3, [r7, #84]	; 0x54
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	781b      	ldrb	r3, [r3, #0]
 8004d10:	011a      	lsls	r2, r3, #4
 8004d12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d14:	4413      	add	r3, r2
 8004d16:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004d1a:	653b      	str	r3, [r7, #80]	; 0x50
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	895b      	ldrh	r3, [r3, #10]
 8004d20:	085b      	lsrs	r3, r3, #1
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	005b      	lsls	r3, r3, #1
 8004d26:	b29a      	uxth	r2, r3
 8004d28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d2a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	785b      	ldrb	r3, [r3, #1]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	f040 8093 	bne.w	8004e5c <USB_ActivateEndpoint+0x5f8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	781b      	ldrb	r3, [r3, #0]
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	4413      	add	r3, r2
 8004d40:	881b      	ldrh	r3, [r3, #0]
 8004d42:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8004d46:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004d4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d01b      	beq.n	8004d8a <USB_ActivateEndpoint+0x526>
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	009b      	lsls	r3, r3, #2
 8004d5a:	4413      	add	r3, r2
 8004d5c:	881b      	ldrh	r3, [r3, #0]
 8004d5e:	b29b      	uxth	r3, r3
 8004d60:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d68:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	781b      	ldrb	r3, [r3, #0]
 8004d70:	009b      	lsls	r3, r3, #2
 8004d72:	441a      	add	r2, r3
 8004d74:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004d76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d7e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004d82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	781b      	ldrb	r3, [r3, #0]
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	4413      	add	r3, r2
 8004d94:	881b      	ldrh	r3, [r3, #0]
 8004d96:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8004d98:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d01b      	beq.n	8004dda <USB_ActivateEndpoint+0x576>
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	781b      	ldrb	r3, [r3, #0]
 8004da8:	009b      	lsls	r3, r3, #2
 8004daa:	4413      	add	r3, r2
 8004dac:	881b      	ldrh	r3, [r3, #0]
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004db4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004db8:	877b      	strh	r3, [r7, #58]	; 0x3a
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	781b      	ldrb	r3, [r3, #0]
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	441a      	add	r2, r3
 8004dc4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8004dc6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004dca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004dce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004dd2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	781b      	ldrb	r3, [r3, #0]
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	4413      	add	r3, r2
 8004de4:	881b      	ldrh	r3, [r3, #0]
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004dec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004df0:	873b      	strh	r3, [r7, #56]	; 0x38
 8004df2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004df4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004df8:	873b      	strh	r3, [r7, #56]	; 0x38
 8004dfa:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004dfc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004e00:	873b      	strh	r3, [r7, #56]	; 0x38
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	781b      	ldrb	r3, [r3, #0]
 8004e08:	009b      	lsls	r3, r3, #2
 8004e0a:	441a      	add	r2, r3
 8004e0c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004e0e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e12:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e1e:	b29b      	uxth	r3, r3
 8004e20:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	4413      	add	r3, r2
 8004e2c:	881b      	ldrh	r3, [r3, #0]
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e38:	86fb      	strh	r3, [r7, #54]	; 0x36
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	781b      	ldrb	r3, [r3, #0]
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	441a      	add	r2, r3
 8004e44:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004e46:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e4a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	8013      	strh	r3, [r2, #0]
 8004e5a:	e0bc      	b.n	8004fd6 <USB_ActivateEndpoint+0x772>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	781b      	ldrb	r3, [r3, #0]
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	4413      	add	r3, r2
 8004e66:	881b      	ldrh	r3, [r3, #0]
 8004e68:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8004e6c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004e70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d01d      	beq.n	8004eb4 <USB_ActivateEndpoint+0x650>
 8004e78:	687a      	ldr	r2, [r7, #4]
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	781b      	ldrb	r3, [r3, #0]
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	4413      	add	r3, r2
 8004e82:	881b      	ldrh	r3, [r3, #0]
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e8e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	781b      	ldrb	r3, [r3, #0]
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	441a      	add	r2, r3
 8004e9c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8004ea0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ea4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ea8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004eac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	781b      	ldrb	r3, [r3, #0]
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	4413      	add	r3, r2
 8004ebe:	881b      	ldrh	r3, [r3, #0]
 8004ec0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8004ec4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004ec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d01d      	beq.n	8004f0c <USB_ActivateEndpoint+0x6a8>
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	781b      	ldrb	r3, [r3, #0]
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	4413      	add	r3, r2
 8004eda:	881b      	ldrh	r3, [r3, #0]
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ee6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	009b      	lsls	r3, r3, #2
 8004ef2:	441a      	add	r2, r3
 8004ef4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004ef8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004efc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f04:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	78db      	ldrb	r3, [r3, #3]
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d024      	beq.n	8004f5e <USB_ActivateEndpoint+0x6fa>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	781b      	ldrb	r3, [r3, #0]
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	4413      	add	r3, r2
 8004f1e:	881b      	ldrh	r3, [r3, #0]
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f2a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8004f2e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8004f32:	f083 0320 	eor.w	r3, r3, #32
 8004f36:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	441a      	add	r2, r3
 8004f44:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8004f48:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f4c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	8013      	strh	r3, [r2, #0]
 8004f5c:	e01d      	b.n	8004f9a <USB_ActivateEndpoint+0x736>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	781b      	ldrb	r3, [r3, #0]
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	4413      	add	r3, r2
 8004f68:	881b      	ldrh	r3, [r3, #0]
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f74:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8004f78:	687a      	ldr	r2, [r7, #4]
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	781b      	ldrb	r3, [r3, #0]
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	441a      	add	r2, r3
 8004f82:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8004f86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	4413      	add	r3, r2
 8004fa4:	881b      	ldrh	r3, [r3, #0]
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004fac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fb0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	781b      	ldrb	r3, [r3, #0]
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	441a      	add	r2, r3
 8004fbe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8004fc2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004fc6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004fca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004fce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fd2:	b29b      	uxth	r3, r3
 8004fd4:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8004fd6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3774      	adds	r7, #116	; 0x74
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bc80      	pop	{r7}
 8004fe2:	4770      	bx	lr

08004fe4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b08d      	sub	sp, #52	; 0x34
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	7b1b      	ldrb	r3, [r3, #12]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	f040 808e 	bne.w	8005114 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	785b      	ldrb	r3, [r3, #1]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d044      	beq.n	800508a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005000:	687a      	ldr	r2, [r7, #4]
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	781b      	ldrb	r3, [r3, #0]
 8005006:	009b      	lsls	r3, r3, #2
 8005008:	4413      	add	r3, r2
 800500a:	881b      	ldrh	r3, [r3, #0]
 800500c:	81bb      	strh	r3, [r7, #12]
 800500e:	89bb      	ldrh	r3, [r7, #12]
 8005010:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005014:	2b00      	cmp	r3, #0
 8005016:	d01b      	beq.n	8005050 <USB_DeactivateEndpoint+0x6c>
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	781b      	ldrb	r3, [r3, #0]
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	4413      	add	r3, r2
 8005022:	881b      	ldrh	r3, [r3, #0]
 8005024:	b29b      	uxth	r3, r3
 8005026:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800502a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800502e:	817b      	strh	r3, [r7, #10]
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	441a      	add	r2, r3
 800503a:	897b      	ldrh	r3, [r7, #10]
 800503c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005040:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005044:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005048:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800504c:	b29b      	uxth	r3, r3
 800504e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005050:	687a      	ldr	r2, [r7, #4]
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	781b      	ldrb	r3, [r3, #0]
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	4413      	add	r3, r2
 800505a:	881b      	ldrh	r3, [r3, #0]
 800505c:	b29b      	uxth	r3, r3
 800505e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005062:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005066:	813b      	strh	r3, [r7, #8]
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	781b      	ldrb	r3, [r3, #0]
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	441a      	add	r2, r3
 8005072:	893b      	ldrh	r3, [r7, #8]
 8005074:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005078:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800507c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005080:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005084:	b29b      	uxth	r3, r3
 8005086:	8013      	strh	r3, [r2, #0]
 8005088:	e192      	b.n	80053b0 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	009b      	lsls	r3, r3, #2
 8005092:	4413      	add	r3, r2
 8005094:	881b      	ldrh	r3, [r3, #0]
 8005096:	827b      	strh	r3, [r7, #18]
 8005098:	8a7b      	ldrh	r3, [r7, #18]
 800509a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d01b      	beq.n	80050da <USB_DeactivateEndpoint+0xf6>
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	781b      	ldrb	r3, [r3, #0]
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	4413      	add	r3, r2
 80050ac:	881b      	ldrh	r3, [r3, #0]
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050b8:	823b      	strh	r3, [r7, #16]
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	781b      	ldrb	r3, [r3, #0]
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	441a      	add	r2, r3
 80050c4:	8a3b      	ldrh	r3, [r7, #16]
 80050c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80050ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80050ce:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80050d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	4413      	add	r3, r2
 80050e4:	881b      	ldrh	r3, [r3, #0]
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050f0:	81fb      	strh	r3, [r7, #14]
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	781b      	ldrb	r3, [r3, #0]
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	441a      	add	r2, r3
 80050fc:	89fb      	ldrh	r3, [r7, #14]
 80050fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005102:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005106:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800510a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800510e:	b29b      	uxth	r3, r3
 8005110:	8013      	strh	r3, [r2, #0]
 8005112:	e14d      	b.n	80053b0 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	785b      	ldrb	r3, [r3, #1]
 8005118:	2b00      	cmp	r3, #0
 800511a:	f040 80a5 	bne.w	8005268 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	4413      	add	r3, r2
 8005128:	881b      	ldrh	r3, [r3, #0]
 800512a:	843b      	strh	r3, [r7, #32]
 800512c:	8c3b      	ldrh	r3, [r7, #32]
 800512e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d01b      	beq.n	800516e <USB_DeactivateEndpoint+0x18a>
 8005136:	687a      	ldr	r2, [r7, #4]
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	4413      	add	r3, r2
 8005140:	881b      	ldrh	r3, [r3, #0]
 8005142:	b29b      	uxth	r3, r3
 8005144:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005148:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800514c:	83fb      	strh	r3, [r7, #30]
 800514e:	687a      	ldr	r2, [r7, #4]
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	441a      	add	r2, r3
 8005158:	8bfb      	ldrh	r3, [r7, #30]
 800515a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800515e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005162:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005166:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800516a:	b29b      	uxth	r3, r3
 800516c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	4413      	add	r3, r2
 8005178:	881b      	ldrh	r3, [r3, #0]
 800517a:	83bb      	strh	r3, [r7, #28]
 800517c:	8bbb      	ldrh	r3, [r7, #28]
 800517e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005182:	2b00      	cmp	r3, #0
 8005184:	d01b      	beq.n	80051be <USB_DeactivateEndpoint+0x1da>
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	4413      	add	r3, r2
 8005190:	881b      	ldrh	r3, [r3, #0]
 8005192:	b29b      	uxth	r3, r3
 8005194:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005198:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800519c:	837b      	strh	r3, [r7, #26]
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	781b      	ldrb	r3, [r3, #0]
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	441a      	add	r2, r3
 80051a8:	8b7b      	ldrh	r3, [r7, #26]
 80051aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051b6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	781b      	ldrb	r3, [r3, #0]
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	4413      	add	r3, r2
 80051c8:	881b      	ldrh	r3, [r3, #0]
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051d4:	833b      	strh	r3, [r7, #24]
 80051d6:	687a      	ldr	r2, [r7, #4]
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	781b      	ldrb	r3, [r3, #0]
 80051dc:	009b      	lsls	r3, r3, #2
 80051de:	441a      	add	r2, r3
 80051e0:	8b3b      	ldrh	r3, [r7, #24]
 80051e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051ee:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	781b      	ldrb	r3, [r3, #0]
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	4413      	add	r3, r2
 8005200:	881b      	ldrh	r3, [r3, #0]
 8005202:	b29b      	uxth	r3, r3
 8005204:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005208:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800520c:	82fb      	strh	r3, [r7, #22]
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	781b      	ldrb	r3, [r3, #0]
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	441a      	add	r2, r3
 8005218:	8afb      	ldrh	r3, [r7, #22]
 800521a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800521e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005222:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005226:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800522a:	b29b      	uxth	r3, r3
 800522c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	009b      	lsls	r3, r3, #2
 8005236:	4413      	add	r3, r2
 8005238:	881b      	ldrh	r3, [r3, #0]
 800523a:	b29b      	uxth	r3, r3
 800523c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005240:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005244:	82bb      	strh	r3, [r7, #20]
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	781b      	ldrb	r3, [r3, #0]
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	441a      	add	r2, r3
 8005250:	8abb      	ldrh	r3, [r7, #20]
 8005252:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005256:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800525a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800525e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005262:	b29b      	uxth	r3, r3
 8005264:	8013      	strh	r3, [r2, #0]
 8005266:	e0a3      	b.n	80053b0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	4413      	add	r3, r2
 8005272:	881b      	ldrh	r3, [r3, #0]
 8005274:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8005276:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005278:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800527c:	2b00      	cmp	r3, #0
 800527e:	d01b      	beq.n	80052b8 <USB_DeactivateEndpoint+0x2d4>
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	4413      	add	r3, r2
 800528a:	881b      	ldrh	r3, [r3, #0]
 800528c:	b29b      	uxth	r3, r3
 800528e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005292:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005296:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	781b      	ldrb	r3, [r3, #0]
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	441a      	add	r2, r3
 80052a2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80052a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80052a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80052ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80052b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	781b      	ldrb	r3, [r3, #0]
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	4413      	add	r3, r2
 80052c2:	881b      	ldrh	r3, [r3, #0]
 80052c4:	857b      	strh	r3, [r7, #42]	; 0x2a
 80052c6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80052c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d01b      	beq.n	8005308 <USB_DeactivateEndpoint+0x324>
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	781b      	ldrb	r3, [r3, #0]
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	4413      	add	r3, r2
 80052da:	881b      	ldrh	r3, [r3, #0]
 80052dc:	b29b      	uxth	r3, r3
 80052de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052e6:	853b      	strh	r3, [r7, #40]	; 0x28
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	781b      	ldrb	r3, [r3, #0]
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	441a      	add	r2, r3
 80052f2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80052f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80052f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80052fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005300:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005304:	b29b      	uxth	r3, r3
 8005306:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	781b      	ldrb	r3, [r3, #0]
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	4413      	add	r3, r2
 8005312:	881b      	ldrh	r3, [r3, #0]
 8005314:	b29b      	uxth	r3, r3
 8005316:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800531a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800531e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8005320:	687a      	ldr	r2, [r7, #4]
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	009b      	lsls	r3, r3, #2
 8005328:	441a      	add	r2, r3
 800532a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800532c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005330:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005334:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005338:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800533c:	b29b      	uxth	r3, r3
 800533e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005340:	687a      	ldr	r2, [r7, #4]
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	781b      	ldrb	r3, [r3, #0]
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	4413      	add	r3, r2
 800534a:	881b      	ldrh	r3, [r3, #0]
 800534c:	b29b      	uxth	r3, r3
 800534e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005352:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005356:	84bb      	strh	r3, [r7, #36]	; 0x24
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	009b      	lsls	r3, r3, #2
 8005360:	441a      	add	r2, r3
 8005362:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005364:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005368:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800536c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005370:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005374:	b29b      	uxth	r3, r3
 8005376:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005378:	687a      	ldr	r2, [r7, #4]
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	781b      	ldrb	r3, [r3, #0]
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	4413      	add	r3, r2
 8005382:	881b      	ldrh	r3, [r3, #0]
 8005384:	b29b      	uxth	r3, r3
 8005386:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800538a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800538e:	847b      	strh	r3, [r7, #34]	; 0x22
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	781b      	ldrb	r3, [r3, #0]
 8005396:	009b      	lsls	r3, r3, #2
 8005398:	441a      	add	r2, r3
 800539a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800539c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80053a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80053a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80053b0:	2300      	movs	r3, #0
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3734      	adds	r7, #52	; 0x34
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bc80      	pop	{r7}
 80053ba:	4770      	bx	lr

080053bc <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b0c2      	sub	sp, #264	; 0x108
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80053c6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80053ca:	6018      	str	r0, [r3, #0]
 80053cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80053d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80053d4:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80053d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80053da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	785b      	ldrb	r3, [r3, #1]
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	f040 86b7 	bne.w	8006156 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80053e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80053ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	699a      	ldr	r2, [r3, #24]
 80053f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80053f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	691b      	ldr	r3, [r3, #16]
 8005400:	429a      	cmp	r2, r3
 8005402:	d908      	bls.n	8005416 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8005404:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005408:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	691b      	ldr	r3, [r3, #16]
 8005410:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005414:	e007      	b.n	8005426 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8005416:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800541a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005426:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800542a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	7b1b      	ldrb	r3, [r3, #12]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d13a      	bne.n	80054ac <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005436:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800543a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6959      	ldr	r1, [r3, #20]
 8005442:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005446:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	88da      	ldrh	r2, [r3, #6]
 800544e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005452:	b29b      	uxth	r3, r3
 8005454:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8005458:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800545c:	6800      	ldr	r0, [r0, #0]
 800545e:	f001 fc9c 	bl	8006d9a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005462:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005466:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	613b      	str	r3, [r7, #16]
 800546e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005472:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800547c:	b29b      	uxth	r3, r3
 800547e:	461a      	mov	r2, r3
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	4413      	add	r3, r2
 8005484:	613b      	str	r3, [r7, #16]
 8005486:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800548a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	781b      	ldrb	r3, [r3, #0]
 8005492:	011a      	lsls	r2, r3, #4
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	4413      	add	r3, r2
 8005498:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800549c:	60fb      	str	r3, [r7, #12]
 800549e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80054a2:	b29a      	uxth	r2, r3
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	801a      	strh	r2, [r3, #0]
 80054a8:	f000 be1f 	b.w	80060ea <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80054ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80054b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	78db      	ldrb	r3, [r3, #3]
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	f040 8462 	bne.w	8005d82 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80054be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80054c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	6a1a      	ldr	r2, [r3, #32]
 80054ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80054ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	691b      	ldr	r3, [r3, #16]
 80054d6:	429a      	cmp	r2, r3
 80054d8:	f240 83df 	bls.w	8005c9a <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80054dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80054e0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80054ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	781b      	ldrb	r3, [r3, #0]
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	4413      	add	r3, r2
 80054f6:	881b      	ldrh	r3, [r3, #0]
 80054f8:	b29b      	uxth	r3, r3
 80054fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005502:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8005506:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800550a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005514:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	441a      	add	r2, r3
 8005520:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005524:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005528:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800552c:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005530:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005534:	b29b      	uxth	r3, r3
 8005536:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8005538:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800553c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	6a1a      	ldr	r2, [r3, #32]
 8005544:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005548:	1ad2      	subs	r2, r2, r3
 800554a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800554e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005556:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800555a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005564:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	781b      	ldrb	r3, [r3, #0]
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	4413      	add	r3, r2
 8005570:	881b      	ldrh	r3, [r3, #0]
 8005572:	b29b      	uxth	r3, r3
 8005574:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005578:	2b00      	cmp	r3, #0
 800557a:	f000 81c7 	beq.w	800590c <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800557e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005582:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	633b      	str	r3, [r7, #48]	; 0x30
 800558a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800558e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	785b      	ldrb	r3, [r3, #1]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d177      	bne.n	800568a <USB_EPStartXfer+0x2ce>
 800559a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800559e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80055a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80055aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	461a      	mov	r2, r3
 80055b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ba:	4413      	add	r3, r2
 80055bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80055be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80055c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	781b      	ldrb	r3, [r3, #0]
 80055ca:	011a      	lsls	r2, r3, #4
 80055cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ce:	4413      	add	r3, r2
 80055d0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80055d4:	627b      	str	r3, [r7, #36]	; 0x24
 80055d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d8:	881b      	ldrh	r3, [r3, #0]
 80055da:	b29b      	uxth	r3, r3
 80055dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80055e0:	b29a      	uxth	r2, r3
 80055e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e4:	801a      	strh	r2, [r3, #0]
 80055e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80055ea:	2b3e      	cmp	r3, #62	; 0x3e
 80055ec:	d921      	bls.n	8005632 <USB_EPStartXfer+0x276>
 80055ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80055f2:	095b      	lsrs	r3, r3, #5
 80055f4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80055f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80055fc:	f003 031f 	and.w	r3, r3, #31
 8005600:	2b00      	cmp	r3, #0
 8005602:	d104      	bne.n	800560e <USB_EPStartXfer+0x252>
 8005604:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005608:	3b01      	subs	r3, #1
 800560a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800560e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005610:	881b      	ldrh	r3, [r3, #0]
 8005612:	b29a      	uxth	r2, r3
 8005614:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005618:	b29b      	uxth	r3, r3
 800561a:	029b      	lsls	r3, r3, #10
 800561c:	b29b      	uxth	r3, r3
 800561e:	4313      	orrs	r3, r2
 8005620:	b29b      	uxth	r3, r3
 8005622:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005626:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800562a:	b29a      	uxth	r2, r3
 800562c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800562e:	801a      	strh	r2, [r3, #0]
 8005630:	e050      	b.n	80056d4 <USB_EPStartXfer+0x318>
 8005632:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005636:	2b00      	cmp	r3, #0
 8005638:	d10a      	bne.n	8005650 <USB_EPStartXfer+0x294>
 800563a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800563c:	881b      	ldrh	r3, [r3, #0]
 800563e:	b29b      	uxth	r3, r3
 8005640:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005644:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005648:	b29a      	uxth	r2, r3
 800564a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800564c:	801a      	strh	r2, [r3, #0]
 800564e:	e041      	b.n	80056d4 <USB_EPStartXfer+0x318>
 8005650:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005654:	085b      	lsrs	r3, r3, #1
 8005656:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800565a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800565e:	f003 0301 	and.w	r3, r3, #1
 8005662:	2b00      	cmp	r3, #0
 8005664:	d004      	beq.n	8005670 <USB_EPStartXfer+0x2b4>
 8005666:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800566a:	3301      	adds	r3, #1
 800566c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005672:	881b      	ldrh	r3, [r3, #0]
 8005674:	b29a      	uxth	r2, r3
 8005676:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800567a:	b29b      	uxth	r3, r3
 800567c:	029b      	lsls	r3, r3, #10
 800567e:	b29b      	uxth	r3, r3
 8005680:	4313      	orrs	r3, r2
 8005682:	b29a      	uxth	r2, r3
 8005684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005686:	801a      	strh	r2, [r3, #0]
 8005688:	e024      	b.n	80056d4 <USB_EPStartXfer+0x318>
 800568a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800568e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	785b      	ldrb	r3, [r3, #1]
 8005696:	2b01      	cmp	r3, #1
 8005698:	d11c      	bne.n	80056d4 <USB_EPStartXfer+0x318>
 800569a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800569e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	461a      	mov	r2, r3
 80056ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ae:	4413      	add	r3, r2
 80056b0:	633b      	str	r3, [r7, #48]	; 0x30
 80056b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80056b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	781b      	ldrb	r3, [r3, #0]
 80056be:	011a      	lsls	r2, r3, #4
 80056c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056c2:	4413      	add	r3, r2
 80056c4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80056c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80056ce:	b29a      	uxth	r2, r3
 80056d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056d2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80056d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80056d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	895b      	ldrh	r3, [r3, #10]
 80056e0:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80056e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80056e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	6959      	ldr	r1, [r3, #20]
 80056f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80056fa:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80056fe:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8005702:	6800      	ldr	r0, [r0, #0]
 8005704:	f001 fb49 	bl	8006d9a <USB_WritePMA>
            ep->xfer_buff += len;
 8005708:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800570c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	695a      	ldr	r2, [r3, #20]
 8005714:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005718:	441a      	add	r2, r3
 800571a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800571e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005726:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800572a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	6a1a      	ldr	r2, [r3, #32]
 8005732:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005736:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	429a      	cmp	r2, r3
 8005740:	d90f      	bls.n	8005762 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8005742:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005746:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	6a1a      	ldr	r2, [r3, #32]
 800574e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005752:	1ad2      	subs	r2, r2, r3
 8005754:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005758:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	621a      	str	r2, [r3, #32]
 8005760:	e00e      	b.n	8005780 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8005762:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005766:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	6a1b      	ldr	r3, [r3, #32]
 800576e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8005772:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005776:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2200      	movs	r2, #0
 800577e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005780:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005784:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	785b      	ldrb	r3, [r3, #1]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d177      	bne.n	8005880 <USB_EPStartXfer+0x4c4>
 8005790:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005794:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	61bb      	str	r3, [r7, #24]
 800579c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80057a0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80057aa:	b29b      	uxth	r3, r3
 80057ac:	461a      	mov	r2, r3
 80057ae:	69bb      	ldr	r3, [r7, #24]
 80057b0:	4413      	add	r3, r2
 80057b2:	61bb      	str	r3, [r7, #24]
 80057b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80057b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	781b      	ldrb	r3, [r3, #0]
 80057c0:	011a      	lsls	r2, r3, #4
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	4413      	add	r3, r2
 80057c6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80057ca:	617b      	str	r3, [r7, #20]
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	881b      	ldrh	r3, [r3, #0]
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80057d6:	b29a      	uxth	r2, r3
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	801a      	strh	r2, [r3, #0]
 80057dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80057e0:	2b3e      	cmp	r3, #62	; 0x3e
 80057e2:	d921      	bls.n	8005828 <USB_EPStartXfer+0x46c>
 80057e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80057e8:	095b      	lsrs	r3, r3, #5
 80057ea:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80057ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80057f2:	f003 031f 	and.w	r3, r3, #31
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d104      	bne.n	8005804 <USB_EPStartXfer+0x448>
 80057fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80057fe:	3b01      	subs	r3, #1
 8005800:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	881b      	ldrh	r3, [r3, #0]
 8005808:	b29a      	uxth	r2, r3
 800580a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800580e:	b29b      	uxth	r3, r3
 8005810:	029b      	lsls	r3, r3, #10
 8005812:	b29b      	uxth	r3, r3
 8005814:	4313      	orrs	r3, r2
 8005816:	b29b      	uxth	r3, r3
 8005818:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800581c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005820:	b29a      	uxth	r2, r3
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	801a      	strh	r2, [r3, #0]
 8005826:	e056      	b.n	80058d6 <USB_EPStartXfer+0x51a>
 8005828:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800582c:	2b00      	cmp	r3, #0
 800582e:	d10a      	bne.n	8005846 <USB_EPStartXfer+0x48a>
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	881b      	ldrh	r3, [r3, #0]
 8005834:	b29b      	uxth	r3, r3
 8005836:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800583a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800583e:	b29a      	uxth	r2, r3
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	801a      	strh	r2, [r3, #0]
 8005844:	e047      	b.n	80058d6 <USB_EPStartXfer+0x51a>
 8005846:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800584a:	085b      	lsrs	r3, r3, #1
 800584c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005850:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005854:	f003 0301 	and.w	r3, r3, #1
 8005858:	2b00      	cmp	r3, #0
 800585a:	d004      	beq.n	8005866 <USB_EPStartXfer+0x4aa>
 800585c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005860:	3301      	adds	r3, #1
 8005862:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	881b      	ldrh	r3, [r3, #0]
 800586a:	b29a      	uxth	r2, r3
 800586c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005870:	b29b      	uxth	r3, r3
 8005872:	029b      	lsls	r3, r3, #10
 8005874:	b29b      	uxth	r3, r3
 8005876:	4313      	orrs	r3, r2
 8005878:	b29a      	uxth	r2, r3
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	801a      	strh	r2, [r3, #0]
 800587e:	e02a      	b.n	80058d6 <USB_EPStartXfer+0x51a>
 8005880:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005884:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	785b      	ldrb	r3, [r3, #1]
 800588c:	2b01      	cmp	r3, #1
 800588e:	d122      	bne.n	80058d6 <USB_EPStartXfer+0x51a>
 8005890:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005894:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	623b      	str	r3, [r7, #32]
 800589c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80058a0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	461a      	mov	r2, r3
 80058ae:	6a3b      	ldr	r3, [r7, #32]
 80058b0:	4413      	add	r3, r2
 80058b2:	623b      	str	r3, [r7, #32]
 80058b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80058b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	781b      	ldrb	r3, [r3, #0]
 80058c0:	011a      	lsls	r2, r3, #4
 80058c2:	6a3b      	ldr	r3, [r7, #32]
 80058c4:	4413      	add	r3, r2
 80058c6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80058ca:	61fb      	str	r3, [r7, #28]
 80058cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80058d0:	b29a      	uxth	r2, r3
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80058d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80058da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	891b      	ldrh	r3, [r3, #8]
 80058e2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80058e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80058ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	6959      	ldr	r1, [r3, #20]
 80058f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80058fc:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8005900:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8005904:	6800      	ldr	r0, [r0, #0]
 8005906:	f001 fa48 	bl	8006d9a <USB_WritePMA>
 800590a:	e3ee      	b.n	80060ea <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800590c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005910:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	785b      	ldrb	r3, [r3, #1]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d177      	bne.n	8005a0c <USB_EPStartXfer+0x650>
 800591c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005920:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	64bb      	str	r3, [r7, #72]	; 0x48
 8005928:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800592c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005936:	b29b      	uxth	r3, r3
 8005938:	461a      	mov	r2, r3
 800593a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800593c:	4413      	add	r3, r2
 800593e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005940:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005944:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	781b      	ldrb	r3, [r3, #0]
 800594c:	011a      	lsls	r2, r3, #4
 800594e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005950:	4413      	add	r3, r2
 8005952:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005956:	647b      	str	r3, [r7, #68]	; 0x44
 8005958:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800595a:	881b      	ldrh	r3, [r3, #0]
 800595c:	b29b      	uxth	r3, r3
 800595e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005962:	b29a      	uxth	r2, r3
 8005964:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005966:	801a      	strh	r2, [r3, #0]
 8005968:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800596c:	2b3e      	cmp	r3, #62	; 0x3e
 800596e:	d921      	bls.n	80059b4 <USB_EPStartXfer+0x5f8>
 8005970:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005974:	095b      	lsrs	r3, r3, #5
 8005976:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800597a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800597e:	f003 031f 	and.w	r3, r3, #31
 8005982:	2b00      	cmp	r3, #0
 8005984:	d104      	bne.n	8005990 <USB_EPStartXfer+0x5d4>
 8005986:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800598a:	3b01      	subs	r3, #1
 800598c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005990:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005992:	881b      	ldrh	r3, [r3, #0]
 8005994:	b29a      	uxth	r2, r3
 8005996:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800599a:	b29b      	uxth	r3, r3
 800599c:	029b      	lsls	r3, r3, #10
 800599e:	b29b      	uxth	r3, r3
 80059a0:	4313      	orrs	r3, r2
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059ac:	b29a      	uxth	r2, r3
 80059ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059b0:	801a      	strh	r2, [r3, #0]
 80059b2:	e056      	b.n	8005a62 <USB_EPStartXfer+0x6a6>
 80059b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d10a      	bne.n	80059d2 <USB_EPStartXfer+0x616>
 80059bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059be:	881b      	ldrh	r3, [r3, #0]
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059ca:	b29a      	uxth	r2, r3
 80059cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059ce:	801a      	strh	r2, [r3, #0]
 80059d0:	e047      	b.n	8005a62 <USB_EPStartXfer+0x6a6>
 80059d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80059d6:	085b      	lsrs	r3, r3, #1
 80059d8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80059dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80059e0:	f003 0301 	and.w	r3, r3, #1
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d004      	beq.n	80059f2 <USB_EPStartXfer+0x636>
 80059e8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80059ec:	3301      	adds	r3, #1
 80059ee:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80059f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059f4:	881b      	ldrh	r3, [r3, #0]
 80059f6:	b29a      	uxth	r2, r3
 80059f8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	029b      	lsls	r3, r3, #10
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	4313      	orrs	r3, r2
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a08:	801a      	strh	r2, [r3, #0]
 8005a0a:	e02a      	b.n	8005a62 <USB_EPStartXfer+0x6a6>
 8005a0c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a10:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	785b      	ldrb	r3, [r3, #1]
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d122      	bne.n	8005a62 <USB_EPStartXfer+0x6a6>
 8005a1c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a20:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	653b      	str	r3, [r7, #80]	; 0x50
 8005a28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a2c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	461a      	mov	r2, r3
 8005a3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a3c:	4413      	add	r3, r2
 8005a3e:	653b      	str	r3, [r7, #80]	; 0x50
 8005a40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	781b      	ldrb	r3, [r3, #0]
 8005a4c:	011a      	lsls	r2, r3, #4
 8005a4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a50:	4413      	add	r3, r2
 8005a52:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005a56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a58:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005a5c:	b29a      	uxth	r2, r3
 8005a5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a60:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005a62:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a66:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	891b      	ldrh	r3, [r3, #8]
 8005a6e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005a72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a76:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	6959      	ldr	r1, [r3, #20]
 8005a7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8005a88:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8005a8c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8005a90:	6800      	ldr	r0, [r0, #0]
 8005a92:	f001 f982 	bl	8006d9a <USB_WritePMA>
            ep->xfer_buff += len;
 8005a96:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a9a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	695a      	ldr	r2, [r3, #20]
 8005aa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005aa6:	441a      	add	r2, r3
 8005aa8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005aac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005ab4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005ab8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	6a1a      	ldr	r2, [r3, #32]
 8005ac0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005ac4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	691b      	ldr	r3, [r3, #16]
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d90f      	bls.n	8005af0 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8005ad0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005ad4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	6a1a      	ldr	r2, [r3, #32]
 8005adc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005ae0:	1ad2      	subs	r2, r2, r3
 8005ae2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005ae6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	621a      	str	r2, [r3, #32]
 8005aee:	e00e      	b.n	8005b0e <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8005af0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005af4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	6a1b      	ldr	r3, [r3, #32]
 8005afc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8005b00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005b0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b12:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	643b      	str	r3, [r7, #64]	; 0x40
 8005b1a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b1e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	785b      	ldrb	r3, [r3, #1]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d177      	bne.n	8005c1a <USB_EPStartXfer+0x85e>
 8005b2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b2e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b3a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	461a      	mov	r2, r3
 8005b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b4a:	4413      	add	r3, r2
 8005b4c:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b52:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	781b      	ldrb	r3, [r3, #0]
 8005b5a:	011a      	lsls	r2, r3, #4
 8005b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b5e:	4413      	add	r3, r2
 8005b60:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005b64:	637b      	str	r3, [r7, #52]	; 0x34
 8005b66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b68:	881b      	ldrh	r3, [r3, #0]
 8005b6a:	b29b      	uxth	r3, r3
 8005b6c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b70:	b29a      	uxth	r2, r3
 8005b72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b74:	801a      	strh	r2, [r3, #0]
 8005b76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005b7a:	2b3e      	cmp	r3, #62	; 0x3e
 8005b7c:	d921      	bls.n	8005bc2 <USB_EPStartXfer+0x806>
 8005b7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005b82:	095b      	lsrs	r3, r3, #5
 8005b84:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005b88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005b8c:	f003 031f 	and.w	r3, r3, #31
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d104      	bne.n	8005b9e <USB_EPStartXfer+0x7e2>
 8005b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b98:	3b01      	subs	r3, #1
 8005b9a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005b9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ba0:	881b      	ldrh	r3, [r3, #0]
 8005ba2:	b29a      	uxth	r2, r3
 8005ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ba8:	b29b      	uxth	r3, r3
 8005baa:	029b      	lsls	r3, r3, #10
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bba:	b29a      	uxth	r2, r3
 8005bbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bbe:	801a      	strh	r2, [r3, #0]
 8005bc0:	e050      	b.n	8005c64 <USB_EPStartXfer+0x8a8>
 8005bc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d10a      	bne.n	8005be0 <USB_EPStartXfer+0x824>
 8005bca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bcc:	881b      	ldrh	r3, [r3, #0]
 8005bce:	b29b      	uxth	r3, r3
 8005bd0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bd4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bd8:	b29a      	uxth	r2, r3
 8005bda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bdc:	801a      	strh	r2, [r3, #0]
 8005bde:	e041      	b.n	8005c64 <USB_EPStartXfer+0x8a8>
 8005be0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005be4:	085b      	lsrs	r3, r3, #1
 8005be6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005bea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005bee:	f003 0301 	and.w	r3, r3, #1
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d004      	beq.n	8005c00 <USB_EPStartXfer+0x844>
 8005bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bfa:	3301      	adds	r3, #1
 8005bfc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c02:	881b      	ldrh	r3, [r3, #0]
 8005c04:	b29a      	uxth	r2, r3
 8005c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	029b      	lsls	r3, r3, #10
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	4313      	orrs	r3, r2
 8005c12:	b29a      	uxth	r2, r3
 8005c14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c16:	801a      	strh	r2, [r3, #0]
 8005c18:	e024      	b.n	8005c64 <USB_EPStartXfer+0x8a8>
 8005c1a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005c1e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	785b      	ldrb	r3, [r3, #1]
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	d11c      	bne.n	8005c64 <USB_EPStartXfer+0x8a8>
 8005c2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005c2e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c38:	b29b      	uxth	r3, r3
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c3e:	4413      	add	r3, r2
 8005c40:	643b      	str	r3, [r7, #64]	; 0x40
 8005c42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005c46:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	781b      	ldrb	r3, [r3, #0]
 8005c4e:	011a      	lsls	r2, r3, #4
 8005c50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c52:	4413      	add	r3, r2
 8005c54:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005c58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005c5e:	b29a      	uxth	r2, r3
 8005c60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c62:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005c64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005c68:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	895b      	ldrh	r3, [r3, #10]
 8005c70:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005c74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005c78:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	6959      	ldr	r1, [r3, #20]
 8005c80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8005c8a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8005c8e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8005c92:	6800      	ldr	r0, [r0, #0]
 8005c94:	f001 f881 	bl	8006d9a <USB_WritePMA>
 8005c98:	e227      	b.n	80060ea <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8005c9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005c9e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	6a1b      	ldr	r3, [r3, #32]
 8005ca6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8005caa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005cae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005cb8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	009b      	lsls	r3, r3, #2
 8005cc2:	4413      	add	r3, r2
 8005cc4:	881b      	ldrh	r3, [r3, #0]
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8005ccc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cd0:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8005cd4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005cd8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005cdc:	681a      	ldr	r2, [r3, #0]
 8005cde:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005ce2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	781b      	ldrb	r3, [r3, #0]
 8005cea:	009b      	lsls	r3, r3, #2
 8005cec:	441a      	add	r2, r3
 8005cee:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8005cf2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005cf6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cfa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005d06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005d0a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005d16:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	461a      	mov	r2, r3
 8005d24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d26:	4413      	add	r3, r2
 8005d28:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005d2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	011a      	lsls	r2, r3, #4
 8005d38:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d3a:	4413      	add	r3, r2
 8005d3c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005d40:	65bb      	str	r3, [r7, #88]	; 0x58
 8005d42:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005d46:	b29a      	uxth	r2, r3
 8005d48:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005d4a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005d4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005d50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	891b      	ldrh	r3, [r3, #8]
 8005d58:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005d5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005d60:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	6959      	ldr	r1, [r3, #20]
 8005d68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8005d72:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8005d76:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8005d7a:	6800      	ldr	r0, [r0, #0]
 8005d7c:	f001 f80d 	bl	8006d9a <USB_WritePMA>
 8005d80:	e1b3      	b.n	80060ea <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8005d82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005d86:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	6a1a      	ldr	r2, [r3, #32]
 8005d8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005d92:	1ad2      	subs	r2, r2, r3
 8005d94:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005d98:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005da0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005da4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005dae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	009b      	lsls	r3, r3, #2
 8005db8:	4413      	add	r3, r2
 8005dba:	881b      	ldrh	r3, [r3, #0]
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	f000 80c6 	beq.w	8005f54 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005dc8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005dcc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	673b      	str	r3, [r7, #112]	; 0x70
 8005dd4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005dd8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	785b      	ldrb	r3, [r3, #1]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d177      	bne.n	8005ed4 <USB_EPStartXfer+0xb18>
 8005de4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005de8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	66bb      	str	r3, [r7, #104]	; 0x68
 8005df0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005df4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	461a      	mov	r2, r3
 8005e02:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005e04:	4413      	add	r3, r2
 8005e06:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005e0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	011a      	lsls	r2, r3, #4
 8005e16:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005e18:	4413      	add	r3, r2
 8005e1a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005e1e:	667b      	str	r3, [r7, #100]	; 0x64
 8005e20:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005e22:	881b      	ldrh	r3, [r3, #0]
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e2a:	b29a      	uxth	r2, r3
 8005e2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005e2e:	801a      	strh	r2, [r3, #0]
 8005e30:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005e34:	2b3e      	cmp	r3, #62	; 0x3e
 8005e36:	d921      	bls.n	8005e7c <USB_EPStartXfer+0xac0>
 8005e38:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005e3c:	095b      	lsrs	r3, r3, #5
 8005e3e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005e42:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005e46:	f003 031f 	and.w	r3, r3, #31
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d104      	bne.n	8005e58 <USB_EPStartXfer+0xa9c>
 8005e4e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005e52:	3b01      	subs	r3, #1
 8005e54:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005e58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005e5a:	881b      	ldrh	r3, [r3, #0]
 8005e5c:	b29a      	uxth	r2, r3
 8005e5e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	029b      	lsls	r3, r3, #10
 8005e66:	b29b      	uxth	r3, r3
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005e78:	801a      	strh	r2, [r3, #0]
 8005e7a:	e050      	b.n	8005f1e <USB_EPStartXfer+0xb62>
 8005e7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d10a      	bne.n	8005e9a <USB_EPStartXfer+0xade>
 8005e84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005e86:	881b      	ldrh	r3, [r3, #0]
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e92:	b29a      	uxth	r2, r3
 8005e94:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005e96:	801a      	strh	r2, [r3, #0]
 8005e98:	e041      	b.n	8005f1e <USB_EPStartXfer+0xb62>
 8005e9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005e9e:	085b      	lsrs	r3, r3, #1
 8005ea0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005ea4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005ea8:	f003 0301 	and.w	r3, r3, #1
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d004      	beq.n	8005eba <USB_EPStartXfer+0xafe>
 8005eb0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005eb4:	3301      	adds	r3, #1
 8005eb6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005eba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005ebc:	881b      	ldrh	r3, [r3, #0]
 8005ebe:	b29a      	uxth	r2, r3
 8005ec0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	029b      	lsls	r3, r3, #10
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	b29a      	uxth	r2, r3
 8005ece:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005ed0:	801a      	strh	r2, [r3, #0]
 8005ed2:	e024      	b.n	8005f1e <USB_EPStartXfer+0xb62>
 8005ed4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005ed8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	785b      	ldrb	r3, [r3, #1]
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d11c      	bne.n	8005f1e <USB_EPStartXfer+0xb62>
 8005ee4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005ee8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ef2:	b29b      	uxth	r3, r3
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005ef8:	4413      	add	r3, r2
 8005efa:	673b      	str	r3, [r7, #112]	; 0x70
 8005efc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	781b      	ldrb	r3, [r3, #0]
 8005f08:	011a      	lsls	r2, r3, #4
 8005f0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005f0c:	4413      	add	r3, r2
 8005f0e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005f12:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005f14:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005f18:	b29a      	uxth	r2, r3
 8005f1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f1c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8005f1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	895b      	ldrh	r3, [r3, #10]
 8005f2a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005f2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	6959      	ldr	r1, [r3, #20]
 8005f3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005f3e:	b29b      	uxth	r3, r3
 8005f40:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8005f44:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8005f48:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8005f4c:	6800      	ldr	r0, [r0, #0]
 8005f4e:	f000 ff24 	bl	8006d9a <USB_WritePMA>
 8005f52:	e0ca      	b.n	80060ea <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005f54:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f58:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	785b      	ldrb	r3, [r3, #1]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d177      	bne.n	8006054 <USB_EPStartXfer+0xc98>
 8005f64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f68:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005f70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f74:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	461a      	mov	r2, r3
 8005f82:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005f84:	4413      	add	r3, r2
 8005f86:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005f88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	781b      	ldrb	r3, [r3, #0]
 8005f94:	011a      	lsls	r2, r3, #4
 8005f96:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005f98:	4413      	add	r3, r2
 8005f9a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005f9e:	67bb      	str	r3, [r7, #120]	; 0x78
 8005fa0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005fa2:	881b      	ldrh	r3, [r3, #0]
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005faa:	b29a      	uxth	r2, r3
 8005fac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005fae:	801a      	strh	r2, [r3, #0]
 8005fb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005fb4:	2b3e      	cmp	r3, #62	; 0x3e
 8005fb6:	d921      	bls.n	8005ffc <USB_EPStartXfer+0xc40>
 8005fb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005fbc:	095b      	lsrs	r3, r3, #5
 8005fbe:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8005fc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005fc6:	f003 031f 	and.w	r3, r3, #31
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d104      	bne.n	8005fd8 <USB_EPStartXfer+0xc1c>
 8005fce:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005fd2:	3b01      	subs	r3, #1
 8005fd4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8005fd8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005fda:	881b      	ldrh	r3, [r3, #0]
 8005fdc:	b29a      	uxth	r2, r3
 8005fde:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005fe2:	b29b      	uxth	r3, r3
 8005fe4:	029b      	lsls	r3, r3, #10
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ff0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ff4:	b29a      	uxth	r2, r3
 8005ff6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ff8:	801a      	strh	r2, [r3, #0]
 8005ffa:	e05c      	b.n	80060b6 <USB_EPStartXfer+0xcfa>
 8005ffc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10a      	bne.n	800601a <USB_EPStartXfer+0xc5e>
 8006004:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006006:	881b      	ldrh	r3, [r3, #0]
 8006008:	b29b      	uxth	r3, r3
 800600a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800600e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006012:	b29a      	uxth	r2, r3
 8006014:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006016:	801a      	strh	r2, [r3, #0]
 8006018:	e04d      	b.n	80060b6 <USB_EPStartXfer+0xcfa>
 800601a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800601e:	085b      	lsrs	r3, r3, #1
 8006020:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006024:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006028:	f003 0301 	and.w	r3, r3, #1
 800602c:	2b00      	cmp	r3, #0
 800602e:	d004      	beq.n	800603a <USB_EPStartXfer+0xc7e>
 8006030:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006034:	3301      	adds	r3, #1
 8006036:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800603a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800603c:	881b      	ldrh	r3, [r3, #0]
 800603e:	b29a      	uxth	r2, r3
 8006040:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006044:	b29b      	uxth	r3, r3
 8006046:	029b      	lsls	r3, r3, #10
 8006048:	b29b      	uxth	r3, r3
 800604a:	4313      	orrs	r3, r2
 800604c:	b29a      	uxth	r2, r3
 800604e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006050:	801a      	strh	r2, [r3, #0]
 8006052:	e030      	b.n	80060b6 <USB_EPStartXfer+0xcfa>
 8006054:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006058:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	785b      	ldrb	r3, [r3, #1]
 8006060:	2b01      	cmp	r3, #1
 8006062:	d128      	bne.n	80060b6 <USB_EPStartXfer+0xcfa>
 8006064:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006068:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006072:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006076:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006080:	b29b      	uxth	r3, r3
 8006082:	461a      	mov	r2, r3
 8006084:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006088:	4413      	add	r3, r2
 800608a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800608e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006092:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	781b      	ldrb	r3, [r3, #0]
 800609a:	011a      	lsls	r2, r3, #4
 800609c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80060a0:	4413      	add	r3, r2
 80060a2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80060a6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80060aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80060ae:	b29a      	uxth	r2, r3
 80060b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80060b4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80060b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80060ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	891b      	ldrh	r3, [r3, #8]
 80060c2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80060c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80060ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	6959      	ldr	r1, [r3, #20]
 80060d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80060dc:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80060e0:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80060e4:	6800      	ldr	r0, [r0, #0]
 80060e6:	f000 fe58 	bl	8006d9a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80060ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80060ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80060f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	781b      	ldrb	r3, [r3, #0]
 8006100:	009b      	lsls	r3, r3, #2
 8006102:	4413      	add	r3, r2
 8006104:	881b      	ldrh	r3, [r3, #0]
 8006106:	b29b      	uxth	r3, r3
 8006108:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800610c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006110:	817b      	strh	r3, [r7, #10]
 8006112:	897b      	ldrh	r3, [r7, #10]
 8006114:	f083 0310 	eor.w	r3, r3, #16
 8006118:	817b      	strh	r3, [r7, #10]
 800611a:	897b      	ldrh	r3, [r7, #10]
 800611c:	f083 0320 	eor.w	r3, r3, #32
 8006120:	817b      	strh	r3, [r7, #10]
 8006122:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006126:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006130:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	781b      	ldrb	r3, [r3, #0]
 8006138:	009b      	lsls	r3, r3, #2
 800613a:	441a      	add	r2, r3
 800613c:	897b      	ldrh	r3, [r7, #10]
 800613e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006142:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006146:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800614a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800614e:	b29b      	uxth	r3, r3
 8006150:	8013      	strh	r3, [r2, #0]
 8006152:	f000 bcde 	b.w	8006b12 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006156:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800615a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	7b1b      	ldrb	r3, [r3, #12]
 8006162:	2b00      	cmp	r3, #0
 8006164:	f040 80bb 	bne.w	80062de <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006168:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800616c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	699a      	ldr	r2, [r3, #24]
 8006174:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006178:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	429a      	cmp	r2, r3
 8006182:	d917      	bls.n	80061b4 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8006184:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006188:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	691b      	ldr	r3, [r3, #16]
 8006190:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 8006194:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006198:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	699a      	ldr	r2, [r3, #24]
 80061a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80061a4:	1ad2      	subs	r2, r2, r3
 80061a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80061aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	619a      	str	r2, [r3, #24]
 80061b2:	e00e      	b.n	80061d2 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 80061b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80061b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	699b      	ldr	r3, [r3, #24]
 80061c0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 80061c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80061c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	2200      	movs	r2, #0
 80061d0:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80061d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80061d6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80061e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80061e4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	461a      	mov	r2, r3
 80061f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80061f6:	4413      	add	r3, r2
 80061f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80061fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006200:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	011a      	lsls	r2, r3, #4
 800620a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800620e:	4413      	add	r3, r2
 8006210:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006214:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006218:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800621c:	881b      	ldrh	r3, [r3, #0]
 800621e:	b29b      	uxth	r3, r3
 8006220:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006224:	b29a      	uxth	r2, r3
 8006226:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800622a:	801a      	strh	r2, [r3, #0]
 800622c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006230:	2b3e      	cmp	r3, #62	; 0x3e
 8006232:	d924      	bls.n	800627e <USB_EPStartXfer+0xec2>
 8006234:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006238:	095b      	lsrs	r3, r3, #5
 800623a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800623e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006242:	f003 031f 	and.w	r3, r3, #31
 8006246:	2b00      	cmp	r3, #0
 8006248:	d104      	bne.n	8006254 <USB_EPStartXfer+0xe98>
 800624a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800624e:	3b01      	subs	r3, #1
 8006250:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006254:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006258:	881b      	ldrh	r3, [r3, #0]
 800625a:	b29a      	uxth	r2, r3
 800625c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006260:	b29b      	uxth	r3, r3
 8006262:	029b      	lsls	r3, r3, #10
 8006264:	b29b      	uxth	r3, r3
 8006266:	4313      	orrs	r3, r2
 8006268:	b29b      	uxth	r3, r3
 800626a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800626e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006272:	b29a      	uxth	r2, r3
 8006274:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006278:	801a      	strh	r2, [r3, #0]
 800627a:	f000 bc10 	b.w	8006a9e <USB_EPStartXfer+0x16e2>
 800627e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006282:	2b00      	cmp	r3, #0
 8006284:	d10c      	bne.n	80062a0 <USB_EPStartXfer+0xee4>
 8006286:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800628a:	881b      	ldrh	r3, [r3, #0]
 800628c:	b29b      	uxth	r3, r3
 800628e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006292:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006296:	b29a      	uxth	r2, r3
 8006298:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800629c:	801a      	strh	r2, [r3, #0]
 800629e:	e3fe      	b.n	8006a9e <USB_EPStartXfer+0x16e2>
 80062a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80062a4:	085b      	lsrs	r3, r3, #1
 80062a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80062aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80062ae:	f003 0301 	and.w	r3, r3, #1
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d004      	beq.n	80062c0 <USB_EPStartXfer+0xf04>
 80062b6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80062ba:	3301      	adds	r3, #1
 80062bc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80062c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80062c4:	881b      	ldrh	r3, [r3, #0]
 80062c6:	b29a      	uxth	r2, r3
 80062c8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	029b      	lsls	r3, r3, #10
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	4313      	orrs	r3, r2
 80062d4:	b29a      	uxth	r2, r3
 80062d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80062da:	801a      	strh	r2, [r3, #0]
 80062dc:	e3df      	b.n	8006a9e <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80062de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80062e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	78db      	ldrb	r3, [r3, #3]
 80062ea:	2b02      	cmp	r3, #2
 80062ec:	f040 8218 	bne.w	8006720 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80062f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80062f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	785b      	ldrb	r3, [r3, #1]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	f040 809d 	bne.w	800643c <USB_EPStartXfer+0x1080>
 8006302:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006306:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006310:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006314:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800631e:	b29b      	uxth	r3, r3
 8006320:	461a      	mov	r2, r3
 8006322:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006326:	4413      	add	r3, r2
 8006328:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800632c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006330:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	781b      	ldrb	r3, [r3, #0]
 8006338:	011a      	lsls	r2, r3, #4
 800633a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800633e:	4413      	add	r3, r2
 8006340:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006344:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006348:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800634c:	881b      	ldrh	r3, [r3, #0]
 800634e:	b29b      	uxth	r3, r3
 8006350:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006354:	b29a      	uxth	r2, r3
 8006356:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800635a:	801a      	strh	r2, [r3, #0]
 800635c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006360:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	691b      	ldr	r3, [r3, #16]
 8006368:	2b3e      	cmp	r3, #62	; 0x3e
 800636a:	d92b      	bls.n	80063c4 <USB_EPStartXfer+0x1008>
 800636c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006370:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	691b      	ldr	r3, [r3, #16]
 8006378:	095b      	lsrs	r3, r3, #5
 800637a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800637e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006382:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	691b      	ldr	r3, [r3, #16]
 800638a:	f003 031f 	and.w	r3, r3, #31
 800638e:	2b00      	cmp	r3, #0
 8006390:	d104      	bne.n	800639c <USB_EPStartXfer+0xfe0>
 8006392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006396:	3b01      	subs	r3, #1
 8006398:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800639c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80063a0:	881b      	ldrh	r3, [r3, #0]
 80063a2:	b29a      	uxth	r2, r3
 80063a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	029b      	lsls	r3, r3, #10
 80063ac:	b29b      	uxth	r3, r3
 80063ae:	4313      	orrs	r3, r2
 80063b0:	b29b      	uxth	r3, r3
 80063b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063ba:	b29a      	uxth	r2, r3
 80063bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80063c0:	801a      	strh	r2, [r3, #0]
 80063c2:	e070      	b.n	80064a6 <USB_EPStartXfer+0x10ea>
 80063c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80063c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	691b      	ldr	r3, [r3, #16]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d10c      	bne.n	80063ee <USB_EPStartXfer+0x1032>
 80063d4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80063d8:	881b      	ldrh	r3, [r3, #0]
 80063da:	b29b      	uxth	r3, r3
 80063dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063e4:	b29a      	uxth	r2, r3
 80063e6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80063ea:	801a      	strh	r2, [r3, #0]
 80063ec:	e05b      	b.n	80064a6 <USB_EPStartXfer+0x10ea>
 80063ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80063f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	691b      	ldr	r3, [r3, #16]
 80063fa:	085b      	lsrs	r3, r3, #1
 80063fc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006400:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006404:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	691b      	ldr	r3, [r3, #16]
 800640c:	f003 0301 	and.w	r3, r3, #1
 8006410:	2b00      	cmp	r3, #0
 8006412:	d004      	beq.n	800641e <USB_EPStartXfer+0x1062>
 8006414:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006418:	3301      	adds	r3, #1
 800641a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800641e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006422:	881b      	ldrh	r3, [r3, #0]
 8006424:	b29a      	uxth	r2, r3
 8006426:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800642a:	b29b      	uxth	r3, r3
 800642c:	029b      	lsls	r3, r3, #10
 800642e:	b29b      	uxth	r3, r3
 8006430:	4313      	orrs	r3, r2
 8006432:	b29a      	uxth	r2, r3
 8006434:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006438:	801a      	strh	r2, [r3, #0]
 800643a:	e034      	b.n	80064a6 <USB_EPStartXfer+0x10ea>
 800643c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006440:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	785b      	ldrb	r3, [r3, #1]
 8006448:	2b01      	cmp	r3, #1
 800644a:	d12c      	bne.n	80064a6 <USB_EPStartXfer+0x10ea>
 800644c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006450:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800645a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800645e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006468:	b29b      	uxth	r3, r3
 800646a:	461a      	mov	r2, r3
 800646c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006470:	4413      	add	r3, r2
 8006472:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006476:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800647a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	011a      	lsls	r2, r3, #4
 8006484:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006488:	4413      	add	r3, r2
 800648a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800648e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006492:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006496:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	691b      	ldr	r3, [r3, #16]
 800649e:	b29a      	uxth	r2, r3
 80064a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80064a4:	801a      	strh	r2, [r3, #0]
 80064a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80064aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80064b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80064b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	785b      	ldrb	r3, [r3, #1]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	f040 809d 	bne.w	8006600 <USB_EPStartXfer+0x1244>
 80064c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80064ca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80064d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80064d8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80064e2:	b29b      	uxth	r3, r3
 80064e4:	461a      	mov	r2, r3
 80064e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80064ea:	4413      	add	r3, r2
 80064ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80064f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80064f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	781b      	ldrb	r3, [r3, #0]
 80064fc:	011a      	lsls	r2, r3, #4
 80064fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006502:	4413      	add	r3, r2
 8006504:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006508:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800650c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006510:	881b      	ldrh	r3, [r3, #0]
 8006512:	b29b      	uxth	r3, r3
 8006514:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006518:	b29a      	uxth	r2, r3
 800651a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800651e:	801a      	strh	r2, [r3, #0]
 8006520:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006524:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	691b      	ldr	r3, [r3, #16]
 800652c:	2b3e      	cmp	r3, #62	; 0x3e
 800652e:	d92b      	bls.n	8006588 <USB_EPStartXfer+0x11cc>
 8006530:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006534:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	691b      	ldr	r3, [r3, #16]
 800653c:	095b      	lsrs	r3, r3, #5
 800653e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006542:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006546:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	691b      	ldr	r3, [r3, #16]
 800654e:	f003 031f 	and.w	r3, r3, #31
 8006552:	2b00      	cmp	r3, #0
 8006554:	d104      	bne.n	8006560 <USB_EPStartXfer+0x11a4>
 8006556:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800655a:	3b01      	subs	r3, #1
 800655c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006560:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006564:	881b      	ldrh	r3, [r3, #0]
 8006566:	b29a      	uxth	r2, r3
 8006568:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800656c:	b29b      	uxth	r3, r3
 800656e:	029b      	lsls	r3, r3, #10
 8006570:	b29b      	uxth	r3, r3
 8006572:	4313      	orrs	r3, r2
 8006574:	b29b      	uxth	r3, r3
 8006576:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800657a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800657e:	b29a      	uxth	r2, r3
 8006580:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006584:	801a      	strh	r2, [r3, #0]
 8006586:	e069      	b.n	800665c <USB_EPStartXfer+0x12a0>
 8006588:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800658c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	691b      	ldr	r3, [r3, #16]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d10c      	bne.n	80065b2 <USB_EPStartXfer+0x11f6>
 8006598:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800659c:	881b      	ldrh	r3, [r3, #0]
 800659e:	b29b      	uxth	r3, r3
 80065a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065a8:	b29a      	uxth	r2, r3
 80065aa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80065ae:	801a      	strh	r2, [r3, #0]
 80065b0:	e054      	b.n	800665c <USB_EPStartXfer+0x12a0>
 80065b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80065b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	691b      	ldr	r3, [r3, #16]
 80065be:	085b      	lsrs	r3, r3, #1
 80065c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80065c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80065c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	691b      	ldr	r3, [r3, #16]
 80065d0:	f003 0301 	and.w	r3, r3, #1
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d004      	beq.n	80065e2 <USB_EPStartXfer+0x1226>
 80065d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065dc:	3301      	adds	r3, #1
 80065de:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80065e2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80065e6:	881b      	ldrh	r3, [r3, #0]
 80065e8:	b29a      	uxth	r2, r3
 80065ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065ee:	b29b      	uxth	r3, r3
 80065f0:	029b      	lsls	r3, r3, #10
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	4313      	orrs	r3, r2
 80065f6:	b29a      	uxth	r2, r3
 80065f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80065fc:	801a      	strh	r2, [r3, #0]
 80065fe:	e02d      	b.n	800665c <USB_EPStartXfer+0x12a0>
 8006600:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006604:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	785b      	ldrb	r3, [r3, #1]
 800660c:	2b01      	cmp	r3, #1
 800660e:	d125      	bne.n	800665c <USB_EPStartXfer+0x12a0>
 8006610:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006614:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800661e:	b29b      	uxth	r3, r3
 8006620:	461a      	mov	r2, r3
 8006622:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006626:	4413      	add	r3, r2
 8006628:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800662c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006630:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	781b      	ldrb	r3, [r3, #0]
 8006638:	011a      	lsls	r2, r3, #4
 800663a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800663e:	4413      	add	r3, r2
 8006640:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006644:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006648:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800664c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	691b      	ldr	r3, [r3, #16]
 8006654:	b29a      	uxth	r2, r3
 8006656:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800665a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800665c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006660:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	69db      	ldr	r3, [r3, #28]
 8006668:	2b00      	cmp	r3, #0
 800666a:	f000 8218 	beq.w	8006a9e <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800666e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006672:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800667c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	009b      	lsls	r3, r3, #2
 8006686:	4413      	add	r3, r2
 8006688:	881b      	ldrh	r3, [r3, #0]
 800668a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800668e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8006692:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d005      	beq.n	80066a6 <USB_EPStartXfer+0x12ea>
 800669a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800669e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d10d      	bne.n	80066c2 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80066a6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80066aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	f040 81f5 	bne.w	8006a9e <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80066b4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80066b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f040 81ee 	bne.w	8006a9e <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80066c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80066c6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80066d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	781b      	ldrb	r3, [r3, #0]
 80066d8:	009b      	lsls	r3, r3, #2
 80066da:	4413      	add	r3, r2
 80066dc:	881b      	ldrh	r3, [r3, #0]
 80066de:	b29b      	uxth	r3, r3
 80066e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066e8:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 80066ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80066f0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80066fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	781b      	ldrb	r3, [r3, #0]
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	441a      	add	r2, r3
 8006706:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800670a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800670e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006712:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006716:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800671a:	b29b      	uxth	r3, r3
 800671c:	8013      	strh	r3, [r2, #0]
 800671e:	e1be      	b.n	8006a9e <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8006720:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006724:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	78db      	ldrb	r3, [r3, #3]
 800672c:	2b01      	cmp	r3, #1
 800672e:	f040 81b4 	bne.w	8006a9a <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8006732:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006736:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	699a      	ldr	r2, [r3, #24]
 800673e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006742:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	691b      	ldr	r3, [r3, #16]
 800674a:	429a      	cmp	r2, r3
 800674c:	d917      	bls.n	800677e <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800674e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006752:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	691b      	ldr	r3, [r3, #16]
 800675a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800675e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006762:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	699a      	ldr	r2, [r3, #24]
 800676a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800676e:	1ad2      	subs	r2, r2, r3
 8006770:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006774:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	619a      	str	r2, [r3, #24]
 800677c:	e00e      	b.n	800679c <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800677e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006782:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	699b      	ldr	r3, [r3, #24]
 800678a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800678e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006792:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2200      	movs	r2, #0
 800679a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800679c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80067a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	785b      	ldrb	r3, [r3, #1]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	f040 8085 	bne.w	80068b8 <USB_EPStartXfer+0x14fc>
 80067ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80067b2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80067bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80067c0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	461a      	mov	r2, r3
 80067ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80067d2:	4413      	add	r3, r2
 80067d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80067d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80067dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	781b      	ldrb	r3, [r3, #0]
 80067e4:	011a      	lsls	r2, r3, #4
 80067e6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80067ea:	4413      	add	r3, r2
 80067ec:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80067f0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80067f4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80067f8:	881b      	ldrh	r3, [r3, #0]
 80067fa:	b29b      	uxth	r3, r3
 80067fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006800:	b29a      	uxth	r2, r3
 8006802:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006806:	801a      	strh	r2, [r3, #0]
 8006808:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800680c:	2b3e      	cmp	r3, #62	; 0x3e
 800680e:	d923      	bls.n	8006858 <USB_EPStartXfer+0x149c>
 8006810:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006814:	095b      	lsrs	r3, r3, #5
 8006816:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800681a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800681e:	f003 031f 	and.w	r3, r3, #31
 8006822:	2b00      	cmp	r3, #0
 8006824:	d104      	bne.n	8006830 <USB_EPStartXfer+0x1474>
 8006826:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800682a:	3b01      	subs	r3, #1
 800682c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006830:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006834:	881b      	ldrh	r3, [r3, #0]
 8006836:	b29a      	uxth	r2, r3
 8006838:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800683c:	b29b      	uxth	r3, r3
 800683e:	029b      	lsls	r3, r3, #10
 8006840:	b29b      	uxth	r3, r3
 8006842:	4313      	orrs	r3, r2
 8006844:	b29b      	uxth	r3, r3
 8006846:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800684a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800684e:	b29a      	uxth	r2, r3
 8006850:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006854:	801a      	strh	r2, [r3, #0]
 8006856:	e060      	b.n	800691a <USB_EPStartXfer+0x155e>
 8006858:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800685c:	2b00      	cmp	r3, #0
 800685e:	d10c      	bne.n	800687a <USB_EPStartXfer+0x14be>
 8006860:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006864:	881b      	ldrh	r3, [r3, #0]
 8006866:	b29b      	uxth	r3, r3
 8006868:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800686c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006870:	b29a      	uxth	r2, r3
 8006872:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006876:	801a      	strh	r2, [r3, #0]
 8006878:	e04f      	b.n	800691a <USB_EPStartXfer+0x155e>
 800687a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800687e:	085b      	lsrs	r3, r3, #1
 8006880:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006884:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006888:	f003 0301 	and.w	r3, r3, #1
 800688c:	2b00      	cmp	r3, #0
 800688e:	d004      	beq.n	800689a <USB_EPStartXfer+0x14de>
 8006890:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006894:	3301      	adds	r3, #1
 8006896:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800689a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800689e:	881b      	ldrh	r3, [r3, #0]
 80068a0:	b29a      	uxth	r2, r3
 80068a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	029b      	lsls	r3, r3, #10
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	4313      	orrs	r3, r2
 80068ae:	b29a      	uxth	r2, r3
 80068b0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80068b4:	801a      	strh	r2, [r3, #0]
 80068b6:	e030      	b.n	800691a <USB_EPStartXfer+0x155e>
 80068b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	785b      	ldrb	r3, [r3, #1]
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d128      	bne.n	800691a <USB_EPStartXfer+0x155e>
 80068c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068cc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80068d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068da:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	461a      	mov	r2, r3
 80068e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80068ec:	4413      	add	r3, r2
 80068ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80068f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	011a      	lsls	r2, r3, #4
 8006900:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006904:	4413      	add	r3, r2
 8006906:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800690a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800690e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006912:	b29a      	uxth	r2, r3
 8006914:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006918:	801a      	strh	r2, [r3, #0]
 800691a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800691e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006928:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800692c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	785b      	ldrb	r3, [r3, #1]
 8006934:	2b00      	cmp	r3, #0
 8006936:	f040 8085 	bne.w	8006a44 <USB_EPStartXfer+0x1688>
 800693a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800693e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006948:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800694c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006956:	b29b      	uxth	r3, r3
 8006958:	461a      	mov	r2, r3
 800695a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800695e:	4413      	add	r3, r2
 8006960:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006964:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006968:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	011a      	lsls	r2, r3, #4
 8006972:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006976:	4413      	add	r3, r2
 8006978:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800697c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006980:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006984:	881b      	ldrh	r3, [r3, #0]
 8006986:	b29b      	uxth	r3, r3
 8006988:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800698c:	b29a      	uxth	r2, r3
 800698e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006992:	801a      	strh	r2, [r3, #0]
 8006994:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006998:	2b3e      	cmp	r3, #62	; 0x3e
 800699a:	d923      	bls.n	80069e4 <USB_EPStartXfer+0x1628>
 800699c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80069a0:	095b      	lsrs	r3, r3, #5
 80069a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80069a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80069aa:	f003 031f 	and.w	r3, r3, #31
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d104      	bne.n	80069bc <USB_EPStartXfer+0x1600>
 80069b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80069b6:	3b01      	subs	r3, #1
 80069b8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80069bc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80069c0:	881b      	ldrh	r3, [r3, #0]
 80069c2:	b29a      	uxth	r2, r3
 80069c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80069c8:	b29b      	uxth	r3, r3
 80069ca:	029b      	lsls	r3, r3, #10
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	4313      	orrs	r3, r2
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069da:	b29a      	uxth	r2, r3
 80069dc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80069e0:	801a      	strh	r2, [r3, #0]
 80069e2:	e05c      	b.n	8006a9e <USB_EPStartXfer+0x16e2>
 80069e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d10c      	bne.n	8006a06 <USB_EPStartXfer+0x164a>
 80069ec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80069f0:	881b      	ldrh	r3, [r3, #0]
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069fc:	b29a      	uxth	r2, r3
 80069fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006a02:	801a      	strh	r2, [r3, #0]
 8006a04:	e04b      	b.n	8006a9e <USB_EPStartXfer+0x16e2>
 8006a06:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006a0a:	085b      	lsrs	r3, r3, #1
 8006a0c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006a10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006a14:	f003 0301 	and.w	r3, r3, #1
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d004      	beq.n	8006a26 <USB_EPStartXfer+0x166a>
 8006a1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a20:	3301      	adds	r3, #1
 8006a22:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006a26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006a2a:	881b      	ldrh	r3, [r3, #0]
 8006a2c:	b29a      	uxth	r2, r3
 8006a2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	029b      	lsls	r3, r3, #10
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	b29a      	uxth	r2, r3
 8006a3c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006a40:	801a      	strh	r2, [r3, #0]
 8006a42:	e02c      	b.n	8006a9e <USB_EPStartXfer+0x16e2>
 8006a44:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a48:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	785b      	ldrb	r3, [r3, #1]
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d124      	bne.n	8006a9e <USB_EPStartXfer+0x16e2>
 8006a54:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a58:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	461a      	mov	r2, r3
 8006a66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006a6a:	4413      	add	r3, r2
 8006a6c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006a70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	781b      	ldrb	r3, [r3, #0]
 8006a7c:	011a      	lsls	r2, r3, #4
 8006a7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006a82:	4413      	add	r3, r2
 8006a84:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006a88:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006a8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006a90:	b29a      	uxth	r2, r3
 8006a92:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006a96:	801a      	strh	r2, [r3, #0]
 8006a98:	e001      	b.n	8006a9e <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e03a      	b.n	8006b14 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006a9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006aa2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006aa6:	681a      	ldr	r2, [r3, #0]
 8006aa8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006aac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	781b      	ldrb	r3, [r3, #0]
 8006ab4:	009b      	lsls	r3, r3, #2
 8006ab6:	4413      	add	r3, r2
 8006ab8:	881b      	ldrh	r3, [r3, #0]
 8006aba:	b29b      	uxth	r3, r3
 8006abc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ac0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ac4:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8006ac8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8006acc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006ad0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8006ad4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8006ad8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006adc:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8006ae0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ae4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006aee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	009b      	lsls	r3, r3, #2
 8006af8:	441a      	add	r2, r3
 8006afa:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8006afe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b0e:	b29b      	uxth	r3, r3
 8006b10:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006b12:	2300      	movs	r3, #0
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}

08006b1e <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006b1e:	b480      	push	{r7}
 8006b20:	b085      	sub	sp, #20
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	6078      	str	r0, [r7, #4]
 8006b26:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	785b      	ldrb	r3, [r3, #1]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d020      	beq.n	8006b72 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006b30:	687a      	ldr	r2, [r7, #4]
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	781b      	ldrb	r3, [r3, #0]
 8006b36:	009b      	lsls	r3, r3, #2
 8006b38:	4413      	add	r3, r2
 8006b3a:	881b      	ldrh	r3, [r3, #0]
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b46:	81bb      	strh	r3, [r7, #12]
 8006b48:	89bb      	ldrh	r3, [r7, #12]
 8006b4a:	f083 0310 	eor.w	r3, r3, #16
 8006b4e:	81bb      	strh	r3, [r7, #12]
 8006b50:	687a      	ldr	r2, [r7, #4]
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	781b      	ldrb	r3, [r3, #0]
 8006b56:	009b      	lsls	r3, r3, #2
 8006b58:	441a      	add	r2, r3
 8006b5a:	89bb      	ldrh	r3, [r7, #12]
 8006b5c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b60:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	8013      	strh	r3, [r2, #0]
 8006b70:	e01f      	b.n	8006bb2 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006b72:	687a      	ldr	r2, [r7, #4]
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	781b      	ldrb	r3, [r3, #0]
 8006b78:	009b      	lsls	r3, r3, #2
 8006b7a:	4413      	add	r3, r2
 8006b7c:	881b      	ldrh	r3, [r3, #0]
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b88:	81fb      	strh	r3, [r7, #14]
 8006b8a:	89fb      	ldrh	r3, [r7, #14]
 8006b8c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006b90:	81fb      	strh	r3, [r7, #14]
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	781b      	ldrb	r3, [r3, #0]
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	441a      	add	r2, r3
 8006b9c:	89fb      	ldrh	r3, [r7, #14]
 8006b9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006ba2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ba6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006baa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006bb2:	2300      	movs	r3, #0
}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	3714      	adds	r7, #20
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bc80      	pop	{r7}
 8006bbc:	4770      	bx	lr

08006bbe <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006bbe:	b480      	push	{r7}
 8006bc0:	b087      	sub	sp, #28
 8006bc2:	af00      	add	r7, sp, #0
 8006bc4:	6078      	str	r0, [r7, #4]
 8006bc6:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	7b1b      	ldrb	r3, [r3, #12]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	f040 809d 	bne.w	8006d0c <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	785b      	ldrb	r3, [r3, #1]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d04c      	beq.n	8006c74 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	781b      	ldrb	r3, [r3, #0]
 8006be0:	009b      	lsls	r3, r3, #2
 8006be2:	4413      	add	r3, r2
 8006be4:	881b      	ldrh	r3, [r3, #0]
 8006be6:	823b      	strh	r3, [r7, #16]
 8006be8:	8a3b      	ldrh	r3, [r7, #16]
 8006bea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d01b      	beq.n	8006c2a <USB_EPClearStall+0x6c>
 8006bf2:	687a      	ldr	r2, [r7, #4]
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	781b      	ldrb	r3, [r3, #0]
 8006bf8:	009b      	lsls	r3, r3, #2
 8006bfa:	4413      	add	r3, r2
 8006bfc:	881b      	ldrh	r3, [r3, #0]
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c08:	81fb      	strh	r3, [r7, #14]
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	781b      	ldrb	r3, [r3, #0]
 8006c10:	009b      	lsls	r3, r3, #2
 8006c12:	441a      	add	r2, r3
 8006c14:	89fb      	ldrh	r3, [r7, #14]
 8006c16:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c1a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c22:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	78db      	ldrb	r3, [r3, #3]
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d06c      	beq.n	8006d0c <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006c32:	687a      	ldr	r2, [r7, #4]
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	781b      	ldrb	r3, [r3, #0]
 8006c38:	009b      	lsls	r3, r3, #2
 8006c3a:	4413      	add	r3, r2
 8006c3c:	881b      	ldrh	r3, [r3, #0]
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c48:	81bb      	strh	r3, [r7, #12]
 8006c4a:	89bb      	ldrh	r3, [r7, #12]
 8006c4c:	f083 0320 	eor.w	r3, r3, #32
 8006c50:	81bb      	strh	r3, [r7, #12]
 8006c52:	687a      	ldr	r2, [r7, #4]
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	781b      	ldrb	r3, [r3, #0]
 8006c58:	009b      	lsls	r3, r3, #2
 8006c5a:	441a      	add	r2, r3
 8006c5c:	89bb      	ldrh	r3, [r7, #12]
 8006c5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c6e:	b29b      	uxth	r3, r3
 8006c70:	8013      	strh	r3, [r2, #0]
 8006c72:	e04b      	b.n	8006d0c <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	009b      	lsls	r3, r3, #2
 8006c7c:	4413      	add	r3, r2
 8006c7e:	881b      	ldrh	r3, [r3, #0]
 8006c80:	82fb      	strh	r3, [r7, #22]
 8006c82:	8afb      	ldrh	r3, [r7, #22]
 8006c84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d01b      	beq.n	8006cc4 <USB_EPClearStall+0x106>
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	009b      	lsls	r3, r3, #2
 8006c94:	4413      	add	r3, r2
 8006c96:	881b      	ldrh	r3, [r3, #0]
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ca2:	82bb      	strh	r3, [r7, #20]
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	781b      	ldrb	r3, [r3, #0]
 8006caa:	009b      	lsls	r3, r3, #2
 8006cac:	441a      	add	r2, r3
 8006cae:	8abb      	ldrh	r3, [r7, #20]
 8006cb0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006cb4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cb8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006cbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	781b      	ldrb	r3, [r3, #0]
 8006cca:	009b      	lsls	r3, r3, #2
 8006ccc:	4413      	add	r3, r2
 8006cce:	881b      	ldrh	r3, [r3, #0]
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cda:	827b      	strh	r3, [r7, #18]
 8006cdc:	8a7b      	ldrh	r3, [r7, #18]
 8006cde:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006ce2:	827b      	strh	r3, [r7, #18]
 8006ce4:	8a7b      	ldrh	r3, [r7, #18]
 8006ce6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006cea:	827b      	strh	r3, [r7, #18]
 8006cec:	687a      	ldr	r2, [r7, #4]
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	781b      	ldrb	r3, [r3, #0]
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	441a      	add	r2, r3
 8006cf6:	8a7b      	ldrh	r3, [r7, #18]
 8006cf8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006cfc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d08:	b29b      	uxth	r3, r3
 8006d0a:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006d0c:	2300      	movs	r3, #0
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	371c      	adds	r7, #28
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bc80      	pop	{r7}
 8006d16:	4770      	bx	lr

08006d18 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b083      	sub	sp, #12
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	460b      	mov	r3, r1
 8006d22:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8006d24:	78fb      	ldrb	r3, [r7, #3]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d103      	bne.n	8006d32 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2280      	movs	r2, #128	; 0x80
 8006d2e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8006d32:	2300      	movs	r3, #0
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	370c      	adds	r7, #12
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bc80      	pop	{r7}
 8006d3c:	4770      	bx	lr

08006d3e <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8006d3e:	b480      	push	{r7}
 8006d40:	b083      	sub	sp, #12
 8006d42:	af00      	add	r7, sp, #0
 8006d44:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006d46:	2300      	movs	r3, #0
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	370c      	adds	r7, #12
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bc80      	pop	{r7}
 8006d50:	4770      	bx	lr

08006d52 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8006d52:	b480      	push	{r7}
 8006d54:	b083      	sub	sp, #12
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006d5a:	2300      	movs	r3, #0
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	370c      	adds	r7, #12
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bc80      	pop	{r7}
 8006d64:	4770      	bx	lr

08006d66 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8006d66:	b480      	push	{r7}
 8006d68:	b085      	sub	sp, #20
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006d74:	b29b      	uxth	r3, r3
 8006d76:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006d78:	68fb      	ldr	r3, [r7, #12]
}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	3714      	adds	r7, #20
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bc80      	pop	{r7}
 8006d82:	4770      	bx	lr

08006d84 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006d8e:	2300      	movs	r3, #0
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	370c      	adds	r7, #12
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bc80      	pop	{r7}
 8006d98:	4770      	bx	lr

08006d9a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006d9a:	b480      	push	{r7}
 8006d9c:	b08b      	sub	sp, #44	; 0x2c
 8006d9e:	af00      	add	r7, sp, #0
 8006da0:	60f8      	str	r0, [r7, #12]
 8006da2:	60b9      	str	r1, [r7, #8]
 8006da4:	4611      	mov	r1, r2
 8006da6:	461a      	mov	r2, r3
 8006da8:	460b      	mov	r3, r1
 8006daa:	80fb      	strh	r3, [r7, #6]
 8006dac:	4613      	mov	r3, r2
 8006dae:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006db0:	88bb      	ldrh	r3, [r7, #4]
 8006db2:	3301      	adds	r3, #1
 8006db4:	085b      	lsrs	r3, r3, #1
 8006db6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006dc0:	88fb      	ldrh	r3, [r7, #6]
 8006dc2:	005a      	lsls	r2, r3, #1
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	4413      	add	r3, r2
 8006dc8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006dcc:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	627b      	str	r3, [r7, #36]	; 0x24
 8006dd2:	e01e      	b.n	8006e12 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8006dd4:	69fb      	ldr	r3, [r7, #28]
 8006dd6:	781b      	ldrb	r3, [r3, #0]
 8006dd8:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8006dda:	69fb      	ldr	r3, [r7, #28]
 8006ddc:	3301      	adds	r3, #1
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	021b      	lsls	r3, r3, #8
 8006de2:	b21a      	sxth	r2, r3
 8006de4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006de8:	4313      	orrs	r3, r2
 8006dea:	b21b      	sxth	r3, r3
 8006dec:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8006dee:	6a3b      	ldr	r3, [r7, #32]
 8006df0:	8a7a      	ldrh	r2, [r7, #18]
 8006df2:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006df4:	6a3b      	ldr	r3, [r7, #32]
 8006df6:	3302      	adds	r3, #2
 8006df8:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006dfa:	6a3b      	ldr	r3, [r7, #32]
 8006dfc:	3302      	adds	r3, #2
 8006dfe:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	3301      	adds	r3, #1
 8006e04:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8006e06:	69fb      	ldr	r3, [r7, #28]
 8006e08:	3301      	adds	r3, #1
 8006e0a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8006e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e0e:	3b01      	subs	r3, #1
 8006e10:	627b      	str	r3, [r7, #36]	; 0x24
 8006e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1dd      	bne.n	8006dd4 <USB_WritePMA+0x3a>
  }
}
 8006e18:	bf00      	nop
 8006e1a:	bf00      	nop
 8006e1c:	372c      	adds	r7, #44	; 0x2c
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bc80      	pop	{r7}
 8006e22:	4770      	bx	lr

08006e24 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b08b      	sub	sp, #44	; 0x2c
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	60b9      	str	r1, [r7, #8]
 8006e2e:	4611      	mov	r1, r2
 8006e30:	461a      	mov	r2, r3
 8006e32:	460b      	mov	r3, r1
 8006e34:	80fb      	strh	r3, [r7, #6]
 8006e36:	4613      	mov	r3, r2
 8006e38:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006e3a:	88bb      	ldrh	r3, [r7, #4]
 8006e3c:	085b      	lsrs	r3, r3, #1
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006e4a:	88fb      	ldrh	r3, [r7, #6]
 8006e4c:	005a      	lsls	r2, r3, #1
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	4413      	add	r3, r2
 8006e52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e56:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006e58:	69bb      	ldr	r3, [r7, #24]
 8006e5a:	627b      	str	r3, [r7, #36]	; 0x24
 8006e5c:	e01b      	b.n	8006e96 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8006e5e:	6a3b      	ldr	r3, [r7, #32]
 8006e60:	881b      	ldrh	r3, [r3, #0]
 8006e62:	b29b      	uxth	r3, r3
 8006e64:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8006e66:	6a3b      	ldr	r3, [r7, #32]
 8006e68:	3302      	adds	r3, #2
 8006e6a:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	b2da      	uxtb	r2, r3
 8006e70:	69fb      	ldr	r3, [r7, #28]
 8006e72:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006e74:	69fb      	ldr	r3, [r7, #28]
 8006e76:	3301      	adds	r3, #1
 8006e78:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8006e7a:	693b      	ldr	r3, [r7, #16]
 8006e7c:	0a1b      	lsrs	r3, r3, #8
 8006e7e:	b2da      	uxtb	r2, r3
 8006e80:	69fb      	ldr	r3, [r7, #28]
 8006e82:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	3301      	adds	r3, #1
 8006e88:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006e8a:	6a3b      	ldr	r3, [r7, #32]
 8006e8c:	3302      	adds	r3, #2
 8006e8e:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8006e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e92:	3b01      	subs	r3, #1
 8006e94:	627b      	str	r3, [r7, #36]	; 0x24
 8006e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d1e0      	bne.n	8006e5e <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8006e9c:	88bb      	ldrh	r3, [r7, #4]
 8006e9e:	f003 0301 	and.w	r3, r3, #1
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d007      	beq.n	8006eb8 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8006ea8:	6a3b      	ldr	r3, [r7, #32]
 8006eaa:	881b      	ldrh	r3, [r3, #0]
 8006eac:	b29b      	uxth	r3, r3
 8006eae:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	b2da      	uxtb	r2, r3
 8006eb4:	69fb      	ldr	r3, [r7, #28]
 8006eb6:	701a      	strb	r2, [r3, #0]
  }
}
 8006eb8:	bf00      	nop
 8006eba:	372c      	adds	r7, #44	; 0x2c
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bc80      	pop	{r7}
 8006ec0:	4770      	bx	lr

08006ec2 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006ec2:	b580      	push	{r7, lr}
 8006ec4:	b084      	sub	sp, #16
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	6078      	str	r0, [r7, #4]
 8006eca:	460b      	mov	r3, r1
 8006ecc:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	7c1b      	ldrb	r3, [r3, #16]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d115      	bne.n	8006f06 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006eda:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ede:	2202      	movs	r2, #2
 8006ee0:	2181      	movs	r1, #129	; 0x81
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f001 fe87 	bl	8008bf6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2201      	movs	r2, #1
 8006eec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006eee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ef2:	2202      	movs	r2, #2
 8006ef4:	2101      	movs	r1, #1
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f001 fe7d 	bl	8008bf6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2201      	movs	r2, #1
 8006f00:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8006f04:	e012      	b.n	8006f2c <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006f06:	2340      	movs	r3, #64	; 0x40
 8006f08:	2202      	movs	r2, #2
 8006f0a:	2181      	movs	r1, #129	; 0x81
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f001 fe72 	bl	8008bf6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2201      	movs	r2, #1
 8006f16:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006f18:	2340      	movs	r3, #64	; 0x40
 8006f1a:	2202      	movs	r2, #2
 8006f1c:	2101      	movs	r1, #1
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f001 fe69 	bl	8008bf6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006f2c:	2308      	movs	r3, #8
 8006f2e:	2203      	movs	r2, #3
 8006f30:	2182      	movs	r1, #130	; 0x82
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f001 fe5f 	bl	8008bf6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006f3e:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006f42:	f001 ff7f 	bl	8008e44 <USBD_static_malloc>
 8006f46:	4602      	mov	r2, r0
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d102      	bne.n	8006f5e <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	73fb      	strb	r3, [r7, #15]
 8006f5c:	e026      	b.n	8006fac <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f64:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	2200      	movs	r2, #0
 8006f74:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	7c1b      	ldrb	r3, [r3, #16]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d109      	bne.n	8006f9c <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006f8e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f92:	2101      	movs	r1, #1
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f001 ff1f 	bl	8008dd8 <USBD_LL_PrepareReceive>
 8006f9a:	e007      	b.n	8006fac <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006fa2:	2340      	movs	r3, #64	; 0x40
 8006fa4:	2101      	movs	r1, #1
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f001 ff16 	bl	8008dd8 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8006fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	3710      	adds	r7, #16
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}

08006fb6 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006fb6:	b580      	push	{r7, lr}
 8006fb8:	b084      	sub	sp, #16
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	6078      	str	r0, [r7, #4]
 8006fbe:	460b      	mov	r3, r1
 8006fc0:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006fc6:	2181      	movs	r1, #129	; 0x81
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f001 fe3a 	bl	8008c42 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006fd4:	2101      	movs	r1, #1
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f001 fe33 	bl	8008c42 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006fe4:	2182      	movs	r1, #130	; 0x82
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f001 fe2b 	bl	8008c42 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d00e      	beq.n	800701a <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800700c:	4618      	mov	r0, r3
 800700e:	f001 ff25 	bl	8008e5c <USBD_static_free>
    pdev->pClassData = NULL;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800701a:	7bfb      	ldrb	r3, [r7, #15]
}
 800701c:	4618      	mov	r0, r3
 800701e:	3710      	adds	r7, #16
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b086      	sub	sp, #24
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007034:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007036:	2300      	movs	r3, #0
 8007038:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800703a:	2300      	movs	r3, #0
 800703c:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800703e:	2300      	movs	r3, #0
 8007040:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	781b      	ldrb	r3, [r3, #0]
 8007046:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800704a:	2b00      	cmp	r3, #0
 800704c:	d039      	beq.n	80070c2 <USBD_CDC_Setup+0x9e>
 800704e:	2b20      	cmp	r3, #32
 8007050:	d17f      	bne.n	8007152 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	88db      	ldrh	r3, [r3, #6]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d029      	beq.n	80070ae <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	b25b      	sxtb	r3, r3
 8007060:	2b00      	cmp	r3, #0
 8007062:	da11      	bge.n	8007088 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	683a      	ldr	r2, [r7, #0]
 800706e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007070:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007072:	683a      	ldr	r2, [r7, #0]
 8007074:	88d2      	ldrh	r2, [r2, #6]
 8007076:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007078:	6939      	ldr	r1, [r7, #16]
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	88db      	ldrh	r3, [r3, #6]
 800707e:	461a      	mov	r2, r3
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f001 fa0a 	bl	800849a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007086:	e06b      	b.n	8007160 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	785a      	ldrb	r2, [r3, #1]
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	88db      	ldrh	r3, [r3, #6]
 8007096:	b2da      	uxtb	r2, r3
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800709e:	6939      	ldr	r1, [r7, #16]
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	88db      	ldrh	r3, [r3, #6]
 80070a4:	461a      	mov	r2, r3
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f001 fa25 	bl	80084f6 <USBD_CtlPrepareRx>
      break;
 80070ac:	e058      	b.n	8007160 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	683a      	ldr	r2, [r7, #0]
 80070b8:	7850      	ldrb	r0, [r2, #1]
 80070ba:	2200      	movs	r2, #0
 80070bc:	6839      	ldr	r1, [r7, #0]
 80070be:	4798      	blx	r3
      break;
 80070c0:	e04e      	b.n	8007160 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	785b      	ldrb	r3, [r3, #1]
 80070c6:	2b0b      	cmp	r3, #11
 80070c8:	d02e      	beq.n	8007128 <USBD_CDC_Setup+0x104>
 80070ca:	2b0b      	cmp	r3, #11
 80070cc:	dc38      	bgt.n	8007140 <USBD_CDC_Setup+0x11c>
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d002      	beq.n	80070d8 <USBD_CDC_Setup+0xb4>
 80070d2:	2b0a      	cmp	r3, #10
 80070d4:	d014      	beq.n	8007100 <USBD_CDC_Setup+0xdc>
 80070d6:	e033      	b.n	8007140 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80070de:	2b03      	cmp	r3, #3
 80070e0:	d107      	bne.n	80070f2 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80070e2:	f107 030c 	add.w	r3, r7, #12
 80070e6:	2202      	movs	r2, #2
 80070e8:	4619      	mov	r1, r3
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f001 f9d5 	bl	800849a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80070f0:	e02e      	b.n	8007150 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80070f2:	6839      	ldr	r1, [r7, #0]
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f001 f966 	bl	80083c6 <USBD_CtlError>
            ret = USBD_FAIL;
 80070fa:	2302      	movs	r3, #2
 80070fc:	75fb      	strb	r3, [r7, #23]
          break;
 80070fe:	e027      	b.n	8007150 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007106:	2b03      	cmp	r3, #3
 8007108:	d107      	bne.n	800711a <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800710a:	f107 030f 	add.w	r3, r7, #15
 800710e:	2201      	movs	r2, #1
 8007110:	4619      	mov	r1, r3
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f001 f9c1 	bl	800849a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007118:	e01a      	b.n	8007150 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800711a:	6839      	ldr	r1, [r7, #0]
 800711c:	6878      	ldr	r0, [r7, #4]
 800711e:	f001 f952 	bl	80083c6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007122:	2302      	movs	r3, #2
 8007124:	75fb      	strb	r3, [r7, #23]
          break;
 8007126:	e013      	b.n	8007150 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800712e:	2b03      	cmp	r3, #3
 8007130:	d00d      	beq.n	800714e <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007132:	6839      	ldr	r1, [r7, #0]
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f001 f946 	bl	80083c6 <USBD_CtlError>
            ret = USBD_FAIL;
 800713a:	2302      	movs	r3, #2
 800713c:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800713e:	e006      	b.n	800714e <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007140:	6839      	ldr	r1, [r7, #0]
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f001 f93f 	bl	80083c6 <USBD_CtlError>
          ret = USBD_FAIL;
 8007148:	2302      	movs	r3, #2
 800714a:	75fb      	strb	r3, [r7, #23]
          break;
 800714c:	e000      	b.n	8007150 <USBD_CDC_Setup+0x12c>
          break;
 800714e:	bf00      	nop
      }
      break;
 8007150:	e006      	b.n	8007160 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007152:	6839      	ldr	r1, [r7, #0]
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f001 f936 	bl	80083c6 <USBD_CtlError>
      ret = USBD_FAIL;
 800715a:	2302      	movs	r3, #2
 800715c:	75fb      	strb	r3, [r7, #23]
      break;
 800715e:	bf00      	nop
  }

  return ret;
 8007160:	7dfb      	ldrb	r3, [r7, #23]
}
 8007162:	4618      	mov	r0, r3
 8007164:	3718      	adds	r7, #24
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}

0800716a <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800716a:	b580      	push	{r7, lr}
 800716c:	b084      	sub	sp, #16
 800716e:	af00      	add	r7, sp, #0
 8007170:	6078      	str	r0, [r7, #4]
 8007172:	460b      	mov	r3, r1
 8007174:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800717c:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007184:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800718c:	2b00      	cmp	r3, #0
 800718e:	d03a      	beq.n	8007206 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007190:	78fa      	ldrb	r2, [r7, #3]
 8007192:	6879      	ldr	r1, [r7, #4]
 8007194:	4613      	mov	r3, r2
 8007196:	009b      	lsls	r3, r3, #2
 8007198:	4413      	add	r3, r2
 800719a:	009b      	lsls	r3, r3, #2
 800719c:	440b      	add	r3, r1
 800719e:	331c      	adds	r3, #28
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d029      	beq.n	80071fa <USBD_CDC_DataIn+0x90>
 80071a6:	78fa      	ldrb	r2, [r7, #3]
 80071a8:	6879      	ldr	r1, [r7, #4]
 80071aa:	4613      	mov	r3, r2
 80071ac:	009b      	lsls	r3, r3, #2
 80071ae:	4413      	add	r3, r2
 80071b0:	009b      	lsls	r3, r3, #2
 80071b2:	440b      	add	r3, r1
 80071b4:	331c      	adds	r3, #28
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	78f9      	ldrb	r1, [r7, #3]
 80071ba:	68b8      	ldr	r0, [r7, #8]
 80071bc:	460b      	mov	r3, r1
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	440b      	add	r3, r1
 80071c2:	00db      	lsls	r3, r3, #3
 80071c4:	4403      	add	r3, r0
 80071c6:	3338      	adds	r3, #56	; 0x38
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	fbb2 f1f3 	udiv	r1, r2, r3
 80071ce:	fb01 f303 	mul.w	r3, r1, r3
 80071d2:	1ad3      	subs	r3, r2, r3
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d110      	bne.n	80071fa <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80071d8:	78fa      	ldrb	r2, [r7, #3]
 80071da:	6879      	ldr	r1, [r7, #4]
 80071dc:	4613      	mov	r3, r2
 80071de:	009b      	lsls	r3, r3, #2
 80071e0:	4413      	add	r3, r2
 80071e2:	009b      	lsls	r3, r3, #2
 80071e4:	440b      	add	r3, r1
 80071e6:	331c      	adds	r3, #28
 80071e8:	2200      	movs	r2, #0
 80071ea:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80071ec:	78f9      	ldrb	r1, [r7, #3]
 80071ee:	2300      	movs	r3, #0
 80071f0:	2200      	movs	r2, #0
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f001 fdcd 	bl	8008d92 <USBD_LL_Transmit>
 80071f8:	e003      	b.n	8007202 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2200      	movs	r2, #0
 80071fe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8007202:	2300      	movs	r3, #0
 8007204:	e000      	b.n	8007208 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007206:	2302      	movs	r3, #2
  }
}
 8007208:	4618      	mov	r0, r3
 800720a:	3710      	adds	r7, #16
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}

08007210 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b084      	sub	sp, #16
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
 8007218:	460b      	mov	r3, r1
 800721a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007222:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007224:	78fb      	ldrb	r3, [r7, #3]
 8007226:	4619      	mov	r1, r3
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f001 fdf8 	bl	8008e1e <USBD_LL_GetRxDataSize>
 800722e:	4602      	mov	r2, r0
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800723c:	2b00      	cmp	r3, #0
 800723e:	d00d      	beq.n	800725c <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007246:	68db      	ldr	r3, [r3, #12]
 8007248:	68fa      	ldr	r2, [r7, #12]
 800724a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800724e:	68fa      	ldr	r2, [r7, #12]
 8007250:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007254:	4611      	mov	r1, r2
 8007256:	4798      	blx	r3

    return USBD_OK;
 8007258:	2300      	movs	r3, #0
 800725a:	e000      	b.n	800725e <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800725c:	2302      	movs	r3, #2
  }
}
 800725e:	4618      	mov	r0, r3
 8007260:	3710      	adds	r7, #16
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}

08007266 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007266:	b580      	push	{r7, lr}
 8007268:	b084      	sub	sp, #16
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007274:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800727c:	2b00      	cmp	r3, #0
 800727e:	d015      	beq.n	80072ac <USBD_CDC_EP0_RxReady+0x46>
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007286:	2bff      	cmp	r3, #255	; 0xff
 8007288:	d010      	beq.n	80072ac <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007290:	689b      	ldr	r3, [r3, #8]
 8007292:	68fa      	ldr	r2, [r7, #12]
 8007294:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007298:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800729a:	68fa      	ldr	r2, [r7, #12]
 800729c:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80072a0:	b292      	uxth	r2, r2
 80072a2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	22ff      	movs	r2, #255	; 0xff
 80072a8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80072ac:	2300      	movs	r3, #0
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3710      	adds	r7, #16
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
	...

080072b8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b083      	sub	sp, #12
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2243      	movs	r2, #67	; 0x43
 80072c4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80072c6:	4b03      	ldr	r3, [pc, #12]	; (80072d4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bc80      	pop	{r7}
 80072d0:	4770      	bx	lr
 80072d2:	bf00      	nop
 80072d4:	20000098 	.word	0x20000098

080072d8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80072d8:	b480      	push	{r7}
 80072da:	b083      	sub	sp, #12
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2243      	movs	r2, #67	; 0x43
 80072e4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80072e6:	4b03      	ldr	r3, [pc, #12]	; (80072f4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	370c      	adds	r7, #12
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bc80      	pop	{r7}
 80072f0:	4770      	bx	lr
 80072f2:	bf00      	nop
 80072f4:	20000054 	.word	0x20000054

080072f8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b083      	sub	sp, #12
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2243      	movs	r2, #67	; 0x43
 8007304:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007306:	4b03      	ldr	r3, [pc, #12]	; (8007314 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007308:	4618      	mov	r0, r3
 800730a:	370c      	adds	r7, #12
 800730c:	46bd      	mov	sp, r7
 800730e:	bc80      	pop	{r7}
 8007310:	4770      	bx	lr
 8007312:	bf00      	nop
 8007314:	200000dc 	.word	0x200000dc

08007318 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007318:	b480      	push	{r7}
 800731a:	b083      	sub	sp, #12
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	220a      	movs	r2, #10
 8007324:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007326:	4b03      	ldr	r3, [pc, #12]	; (8007334 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007328:	4618      	mov	r0, r3
 800732a:	370c      	adds	r7, #12
 800732c:	46bd      	mov	sp, r7
 800732e:	bc80      	pop	{r7}
 8007330:	4770      	bx	lr
 8007332:	bf00      	nop
 8007334:	20000010 	.word	0x20000010

08007338 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007338:	b480      	push	{r7}
 800733a:	b085      	sub	sp, #20
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007342:	2302      	movs	r3, #2
 8007344:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d005      	beq.n	8007358 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	683a      	ldr	r2, [r7, #0]
 8007350:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8007354:	2300      	movs	r3, #0
 8007356:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007358:	7bfb      	ldrb	r3, [r7, #15]
}
 800735a:	4618      	mov	r0, r3
 800735c:	3714      	adds	r7, #20
 800735e:	46bd      	mov	sp, r7
 8007360:	bc80      	pop	{r7}
 8007362:	4770      	bx	lr

08007364 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007364:	b480      	push	{r7}
 8007366:	b087      	sub	sp, #28
 8007368:	af00      	add	r7, sp, #0
 800736a:	60f8      	str	r0, [r7, #12]
 800736c:	60b9      	str	r1, [r7, #8]
 800736e:	4613      	mov	r3, r2
 8007370:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007378:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	68ba      	ldr	r2, [r7, #8]
 800737e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007382:	88fa      	ldrh	r2, [r7, #6]
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800738a:	2300      	movs	r3, #0
}
 800738c:	4618      	mov	r0, r3
 800738e:	371c      	adds	r7, #28
 8007390:	46bd      	mov	sp, r7
 8007392:	bc80      	pop	{r7}
 8007394:	4770      	bx	lr

08007396 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007396:	b480      	push	{r7}
 8007398:	b085      	sub	sp, #20
 800739a:	af00      	add	r7, sp, #0
 800739c:	6078      	str	r0, [r7, #4]
 800739e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073a6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	683a      	ldr	r2, [r7, #0]
 80073ac:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80073b0:	2300      	movs	r3, #0
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3714      	adds	r7, #20
 80073b6:	46bd      	mov	sp, r7
 80073b8:	bc80      	pop	{r7}
 80073ba:	4770      	bx	lr

080073bc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b084      	sub	sp, #16
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073ca:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d01c      	beq.n	8007410 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d115      	bne.n	800740c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2201      	movs	r2, #1
 80073e4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80073fe:	b29b      	uxth	r3, r3
 8007400:	2181      	movs	r1, #129	; 0x81
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f001 fcc5 	bl	8008d92 <USBD_LL_Transmit>

      return USBD_OK;
 8007408:	2300      	movs	r3, #0
 800740a:	e002      	b.n	8007412 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800740c:	2301      	movs	r3, #1
 800740e:	e000      	b.n	8007412 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8007410:	2302      	movs	r3, #2
  }
}
 8007412:	4618      	mov	r0, r3
 8007414:	3710      	adds	r7, #16
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}

0800741a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800741a:	b580      	push	{r7, lr}
 800741c:	b084      	sub	sp, #16
 800741e:	af00      	add	r7, sp, #0
 8007420:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007428:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007430:	2b00      	cmp	r3, #0
 8007432:	d017      	beq.n	8007464 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	7c1b      	ldrb	r3, [r3, #16]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d109      	bne.n	8007450 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007442:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007446:	2101      	movs	r1, #1
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f001 fcc5 	bl	8008dd8 <USBD_LL_PrepareReceive>
 800744e:	e007      	b.n	8007460 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007456:	2340      	movs	r3, #64	; 0x40
 8007458:	2101      	movs	r1, #1
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f001 fcbc 	bl	8008dd8 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007460:	2300      	movs	r3, #0
 8007462:	e000      	b.n	8007466 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007464:	2302      	movs	r3, #2
  }
}
 8007466:	4618      	mov	r0, r3
 8007468:	3710      	adds	r7, #16
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}

0800746e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800746e:	b580      	push	{r7, lr}
 8007470:	b084      	sub	sp, #16
 8007472:	af00      	add	r7, sp, #0
 8007474:	60f8      	str	r0, [r7, #12]
 8007476:	60b9      	str	r1, [r7, #8]
 8007478:	4613      	mov	r3, r2
 800747a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d101      	bne.n	8007486 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007482:	2302      	movs	r3, #2
 8007484:	e01a      	b.n	80074bc <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800748c:	2b00      	cmp	r3, #0
 800748e:	d003      	beq.n	8007498 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	2200      	movs	r2, #0
 8007494:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d003      	beq.n	80074a6 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	68ba      	ldr	r2, [r7, #8]
 80074a2:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2201      	movs	r2, #1
 80074aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	79fa      	ldrb	r2, [r7, #7]
 80074b2:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80074b4:	68f8      	ldr	r0, [r7, #12]
 80074b6:	f001 fb29 	bl	8008b0c <USBD_LL_Init>

  return USBD_OK;
 80074ba:	2300      	movs	r3, #0
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3710      	adds	r7, #16
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}

080074c4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b085      	sub	sp, #20
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80074ce:	2300      	movs	r3, #0
 80074d0:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d006      	beq.n	80074e6 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	683a      	ldr	r2, [r7, #0]
 80074dc:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80074e0:	2300      	movs	r3, #0
 80074e2:	73fb      	strb	r3, [r7, #15]
 80074e4:	e001      	b.n	80074ea <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80074e6:	2302      	movs	r3, #2
 80074e8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80074ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3714      	adds	r7, #20
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bc80      	pop	{r7}
 80074f4:	4770      	bx	lr

080074f6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80074f6:	b580      	push	{r7, lr}
 80074f8:	b082      	sub	sp, #8
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f001 fb5e 	bl	8008bc0 <USBD_LL_Start>

  return USBD_OK;
 8007504:	2300      	movs	r3, #0
}
 8007506:	4618      	mov	r0, r3
 8007508:	3708      	adds	r7, #8
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}

0800750e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800750e:	b480      	push	{r7}
 8007510:	b083      	sub	sp, #12
 8007512:	af00      	add	r7, sp, #0
 8007514:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007516:	2300      	movs	r3, #0
}
 8007518:	4618      	mov	r0, r3
 800751a:	370c      	adds	r7, #12
 800751c:	46bd      	mov	sp, r7
 800751e:	bc80      	pop	{r7}
 8007520:	4770      	bx	lr

08007522 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007522:	b580      	push	{r7, lr}
 8007524:	b084      	sub	sp, #16
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
 800752a:	460b      	mov	r3, r1
 800752c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800752e:	2302      	movs	r3, #2
 8007530:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007538:	2b00      	cmp	r3, #0
 800753a:	d00c      	beq.n	8007556 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	78fa      	ldrb	r2, [r7, #3]
 8007546:	4611      	mov	r1, r2
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	4798      	blx	r3
 800754c:	4603      	mov	r3, r0
 800754e:	2b00      	cmp	r3, #0
 8007550:	d101      	bne.n	8007556 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007552:	2300      	movs	r3, #0
 8007554:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007556:	7bfb      	ldrb	r3, [r7, #15]
}
 8007558:	4618      	mov	r0, r3
 800755a:	3710      	adds	r7, #16
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}

08007560 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b082      	sub	sp, #8
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
 8007568:	460b      	mov	r3, r1
 800756a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	78fa      	ldrb	r2, [r7, #3]
 8007576:	4611      	mov	r1, r2
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	4798      	blx	r3

  return USBD_OK;
 800757c:	2300      	movs	r3, #0
}
 800757e:	4618      	mov	r0, r3
 8007580:	3708      	adds	r7, #8
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}

08007586 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007586:	b580      	push	{r7, lr}
 8007588:	b082      	sub	sp, #8
 800758a:	af00      	add	r7, sp, #0
 800758c:	6078      	str	r0, [r7, #4]
 800758e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007596:	6839      	ldr	r1, [r7, #0]
 8007598:	4618      	mov	r0, r3
 800759a:	f000 fed8 	bl	800834e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2201      	movs	r2, #1
 80075a2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80075ac:	461a      	mov	r2, r3
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80075ba:	f003 031f 	and.w	r3, r3, #31
 80075be:	2b02      	cmp	r3, #2
 80075c0:	d016      	beq.n	80075f0 <USBD_LL_SetupStage+0x6a>
 80075c2:	2b02      	cmp	r3, #2
 80075c4:	d81c      	bhi.n	8007600 <USBD_LL_SetupStage+0x7a>
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d002      	beq.n	80075d0 <USBD_LL_SetupStage+0x4a>
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d008      	beq.n	80075e0 <USBD_LL_SetupStage+0x5a>
 80075ce:	e017      	b.n	8007600 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80075d6:	4619      	mov	r1, r3
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f000 f9cb 	bl	8007974 <USBD_StdDevReq>
      break;
 80075de:	e01a      	b.n	8007616 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80075e6:	4619      	mov	r1, r3
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f000 fa2d 	bl	8007a48 <USBD_StdItfReq>
      break;
 80075ee:	e012      	b.n	8007616 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80075f6:	4619      	mov	r1, r3
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f000 fa6d 	bl	8007ad8 <USBD_StdEPReq>
      break;
 80075fe:	e00a      	b.n	8007616 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007606:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800760a:	b2db      	uxtb	r3, r3
 800760c:	4619      	mov	r1, r3
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f001 fb36 	bl	8008c80 <USBD_LL_StallEP>
      break;
 8007614:	bf00      	nop
  }

  return USBD_OK;
 8007616:	2300      	movs	r3, #0
}
 8007618:	4618      	mov	r0, r3
 800761a:	3708      	adds	r7, #8
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}

08007620 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b086      	sub	sp, #24
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	460b      	mov	r3, r1
 800762a:	607a      	str	r2, [r7, #4]
 800762c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800762e:	7afb      	ldrb	r3, [r7, #11]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d14b      	bne.n	80076cc <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800763a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007642:	2b03      	cmp	r3, #3
 8007644:	d134      	bne.n	80076b0 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	68da      	ldr	r2, [r3, #12]
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	691b      	ldr	r3, [r3, #16]
 800764e:	429a      	cmp	r2, r3
 8007650:	d919      	bls.n	8007686 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	68da      	ldr	r2, [r3, #12]
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	691b      	ldr	r3, [r3, #16]
 800765a:	1ad2      	subs	r2, r2, r3
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	68da      	ldr	r2, [r3, #12]
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007668:	429a      	cmp	r2, r3
 800766a:	d203      	bcs.n	8007674 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007670:	b29b      	uxth	r3, r3
 8007672:	e002      	b.n	800767a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007678:	b29b      	uxth	r3, r3
 800767a:	461a      	mov	r2, r3
 800767c:	6879      	ldr	r1, [r7, #4]
 800767e:	68f8      	ldr	r0, [r7, #12]
 8007680:	f000 ff57 	bl	8008532 <USBD_CtlContinueRx>
 8007684:	e038      	b.n	80076f8 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800768c:	691b      	ldr	r3, [r3, #16]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d00a      	beq.n	80076a8 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007698:	2b03      	cmp	r3, #3
 800769a:	d105      	bne.n	80076a8 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80076a2:	691b      	ldr	r3, [r3, #16]
 80076a4:	68f8      	ldr	r0, [r7, #12]
 80076a6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80076a8:	68f8      	ldr	r0, [r7, #12]
 80076aa:	f000 ff54 	bl	8008556 <USBD_CtlSendStatus>
 80076ae:	e023      	b.n	80076f8 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80076b6:	2b05      	cmp	r3, #5
 80076b8:	d11e      	bne.n	80076f8 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2200      	movs	r2, #0
 80076be:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80076c2:	2100      	movs	r1, #0
 80076c4:	68f8      	ldr	r0, [r7, #12]
 80076c6:	f001 fadb 	bl	8008c80 <USBD_LL_StallEP>
 80076ca:	e015      	b.n	80076f8 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80076d2:	699b      	ldr	r3, [r3, #24]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d00d      	beq.n	80076f4 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80076de:	2b03      	cmp	r3, #3
 80076e0:	d108      	bne.n	80076f4 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80076e8:	699b      	ldr	r3, [r3, #24]
 80076ea:	7afa      	ldrb	r2, [r7, #11]
 80076ec:	4611      	mov	r1, r2
 80076ee:	68f8      	ldr	r0, [r7, #12]
 80076f0:	4798      	blx	r3
 80076f2:	e001      	b.n	80076f8 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80076f4:	2302      	movs	r3, #2
 80076f6:	e000      	b.n	80076fa <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80076f8:	2300      	movs	r3, #0
}
 80076fa:	4618      	mov	r0, r3
 80076fc:	3718      	adds	r7, #24
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}

08007702 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007702:	b580      	push	{r7, lr}
 8007704:	b086      	sub	sp, #24
 8007706:	af00      	add	r7, sp, #0
 8007708:	60f8      	str	r0, [r7, #12]
 800770a:	460b      	mov	r3, r1
 800770c:	607a      	str	r2, [r7, #4]
 800770e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007710:	7afb      	ldrb	r3, [r7, #11]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d17f      	bne.n	8007816 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	3314      	adds	r3, #20
 800771a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007722:	2b02      	cmp	r3, #2
 8007724:	d15c      	bne.n	80077e0 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	68da      	ldr	r2, [r3, #12]
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	691b      	ldr	r3, [r3, #16]
 800772e:	429a      	cmp	r2, r3
 8007730:	d915      	bls.n	800775e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	68da      	ldr	r2, [r3, #12]
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	691b      	ldr	r3, [r3, #16]
 800773a:	1ad2      	subs	r2, r2, r3
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007740:	697b      	ldr	r3, [r7, #20]
 8007742:	68db      	ldr	r3, [r3, #12]
 8007744:	b29b      	uxth	r3, r3
 8007746:	461a      	mov	r2, r3
 8007748:	6879      	ldr	r1, [r7, #4]
 800774a:	68f8      	ldr	r0, [r7, #12]
 800774c:	f000 fec1 	bl	80084d2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007750:	2300      	movs	r3, #0
 8007752:	2200      	movs	r2, #0
 8007754:	2100      	movs	r1, #0
 8007756:	68f8      	ldr	r0, [r7, #12]
 8007758:	f001 fb3e 	bl	8008dd8 <USBD_LL_PrepareReceive>
 800775c:	e04e      	b.n	80077fc <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	689b      	ldr	r3, [r3, #8]
 8007762:	697a      	ldr	r2, [r7, #20]
 8007764:	6912      	ldr	r2, [r2, #16]
 8007766:	fbb3 f1f2 	udiv	r1, r3, r2
 800776a:	fb01 f202 	mul.w	r2, r1, r2
 800776e:	1a9b      	subs	r3, r3, r2
 8007770:	2b00      	cmp	r3, #0
 8007772:	d11c      	bne.n	80077ae <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	689a      	ldr	r2, [r3, #8]
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800777c:	429a      	cmp	r2, r3
 800777e:	d316      	bcc.n	80077ae <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	689a      	ldr	r2, [r3, #8]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800778a:	429a      	cmp	r2, r3
 800778c:	d20f      	bcs.n	80077ae <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800778e:	2200      	movs	r2, #0
 8007790:	2100      	movs	r1, #0
 8007792:	68f8      	ldr	r0, [r7, #12]
 8007794:	f000 fe9d 	bl	80084d2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	2200      	movs	r2, #0
 800779c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80077a0:	2300      	movs	r3, #0
 80077a2:	2200      	movs	r2, #0
 80077a4:	2100      	movs	r1, #0
 80077a6:	68f8      	ldr	r0, [r7, #12]
 80077a8:	f001 fb16 	bl	8008dd8 <USBD_LL_PrepareReceive>
 80077ac:	e026      	b.n	80077fc <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80077b4:	68db      	ldr	r3, [r3, #12]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d00a      	beq.n	80077d0 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80077c0:	2b03      	cmp	r3, #3
 80077c2:	d105      	bne.n	80077d0 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80077ca:	68db      	ldr	r3, [r3, #12]
 80077cc:	68f8      	ldr	r0, [r7, #12]
 80077ce:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80077d0:	2180      	movs	r1, #128	; 0x80
 80077d2:	68f8      	ldr	r0, [r7, #12]
 80077d4:	f001 fa54 	bl	8008c80 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80077d8:	68f8      	ldr	r0, [r7, #12]
 80077da:	f000 fecf 	bl	800857c <USBD_CtlReceiveStatus>
 80077de:	e00d      	b.n	80077fc <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80077e6:	2b04      	cmp	r3, #4
 80077e8:	d004      	beq.n	80077f4 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d103      	bne.n	80077fc <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80077f4:	2180      	movs	r1, #128	; 0x80
 80077f6:	68f8      	ldr	r0, [r7, #12]
 80077f8:	f001 fa42 	bl	8008c80 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007802:	2b01      	cmp	r3, #1
 8007804:	d11d      	bne.n	8007842 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007806:	68f8      	ldr	r0, [r7, #12]
 8007808:	f7ff fe81 	bl	800750e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2200      	movs	r2, #0
 8007810:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007814:	e015      	b.n	8007842 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800781c:	695b      	ldr	r3, [r3, #20]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d00d      	beq.n	800783e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007828:	2b03      	cmp	r3, #3
 800782a:	d108      	bne.n	800783e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007832:	695b      	ldr	r3, [r3, #20]
 8007834:	7afa      	ldrb	r2, [r7, #11]
 8007836:	4611      	mov	r1, r2
 8007838:	68f8      	ldr	r0, [r7, #12]
 800783a:	4798      	blx	r3
 800783c:	e001      	b.n	8007842 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800783e:	2302      	movs	r3, #2
 8007840:	e000      	b.n	8007844 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007842:	2300      	movs	r3, #0
}
 8007844:	4618      	mov	r0, r3
 8007846:	3718      	adds	r7, #24
 8007848:	46bd      	mov	sp, r7
 800784a:	bd80      	pop	{r7, pc}

0800784c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b082      	sub	sp, #8
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007854:	2340      	movs	r3, #64	; 0x40
 8007856:	2200      	movs	r2, #0
 8007858:	2100      	movs	r1, #0
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f001 f9cb 	bl	8008bf6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2201      	movs	r2, #1
 8007864:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2240      	movs	r2, #64	; 0x40
 800786c:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007870:	2340      	movs	r3, #64	; 0x40
 8007872:	2200      	movs	r2, #0
 8007874:	2180      	movs	r1, #128	; 0x80
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f001 f9bd 	bl	8008bf6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2201      	movs	r2, #1
 8007880:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2240      	movs	r2, #64	; 0x40
 8007886:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2201      	movs	r2, #1
 800788c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2200      	movs	r2, #0
 8007894:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2200      	movs	r2, #0
 80078a2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d009      	beq.n	80078c4 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	687a      	ldr	r2, [r7, #4]
 80078ba:	6852      	ldr	r2, [r2, #4]
 80078bc:	b2d2      	uxtb	r2, r2
 80078be:	4611      	mov	r1, r2
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	4798      	blx	r3
  }

  return USBD_OK;
 80078c4:	2300      	movs	r3, #0
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3708      	adds	r7, #8
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}

080078ce <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80078ce:	b480      	push	{r7}
 80078d0:	b083      	sub	sp, #12
 80078d2:	af00      	add	r7, sp, #0
 80078d4:	6078      	str	r0, [r7, #4]
 80078d6:	460b      	mov	r3, r1
 80078d8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	78fa      	ldrb	r2, [r7, #3]
 80078de:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80078e0:	2300      	movs	r3, #0
}
 80078e2:	4618      	mov	r0, r3
 80078e4:	370c      	adds	r7, #12
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bc80      	pop	{r7}
 80078ea:	4770      	bx	lr

080078ec <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b083      	sub	sp, #12
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2204      	movs	r2, #4
 8007904:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007908:	2300      	movs	r3, #0
}
 800790a:	4618      	mov	r0, r3
 800790c:	370c      	adds	r7, #12
 800790e:	46bd      	mov	sp, r7
 8007910:	bc80      	pop	{r7}
 8007912:	4770      	bx	lr

08007914 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007914:	b480      	push	{r7}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007922:	2b04      	cmp	r3, #4
 8007924:	d105      	bne.n	8007932 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007932:	2300      	movs	r3, #0
}
 8007934:	4618      	mov	r0, r3
 8007936:	370c      	adds	r7, #12
 8007938:	46bd      	mov	sp, r7
 800793a:	bc80      	pop	{r7}
 800793c:	4770      	bx	lr

0800793e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b082      	sub	sp, #8
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800794c:	2b03      	cmp	r3, #3
 800794e:	d10b      	bne.n	8007968 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007956:	69db      	ldr	r3, [r3, #28]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d005      	beq.n	8007968 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007962:	69db      	ldr	r3, [r3, #28]
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007968:	2300      	movs	r3, #0
}
 800796a:	4618      	mov	r0, r3
 800796c:	3708      	adds	r7, #8
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}
	...

08007974 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b084      	sub	sp, #16
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800797e:	2300      	movs	r3, #0
 8007980:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	781b      	ldrb	r3, [r3, #0]
 8007986:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800798a:	2b40      	cmp	r3, #64	; 0x40
 800798c:	d005      	beq.n	800799a <USBD_StdDevReq+0x26>
 800798e:	2b40      	cmp	r3, #64	; 0x40
 8007990:	d84f      	bhi.n	8007a32 <USBD_StdDevReq+0xbe>
 8007992:	2b00      	cmp	r3, #0
 8007994:	d009      	beq.n	80079aa <USBD_StdDevReq+0x36>
 8007996:	2b20      	cmp	r3, #32
 8007998:	d14b      	bne.n	8007a32 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	6839      	ldr	r1, [r7, #0]
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	4798      	blx	r3
      break;
 80079a8:	e048      	b.n	8007a3c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	785b      	ldrb	r3, [r3, #1]
 80079ae:	2b09      	cmp	r3, #9
 80079b0:	d839      	bhi.n	8007a26 <USBD_StdDevReq+0xb2>
 80079b2:	a201      	add	r2, pc, #4	; (adr r2, 80079b8 <USBD_StdDevReq+0x44>)
 80079b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079b8:	08007a09 	.word	0x08007a09
 80079bc:	08007a1d 	.word	0x08007a1d
 80079c0:	08007a27 	.word	0x08007a27
 80079c4:	08007a13 	.word	0x08007a13
 80079c8:	08007a27 	.word	0x08007a27
 80079cc:	080079eb 	.word	0x080079eb
 80079d0:	080079e1 	.word	0x080079e1
 80079d4:	08007a27 	.word	0x08007a27
 80079d8:	080079ff 	.word	0x080079ff
 80079dc:	080079f5 	.word	0x080079f5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80079e0:	6839      	ldr	r1, [r7, #0]
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 f9dc 	bl	8007da0 <USBD_GetDescriptor>
          break;
 80079e8:	e022      	b.n	8007a30 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80079ea:	6839      	ldr	r1, [r7, #0]
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f000 fb3f 	bl	8008070 <USBD_SetAddress>
          break;
 80079f2:	e01d      	b.n	8007a30 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80079f4:	6839      	ldr	r1, [r7, #0]
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 fb7e 	bl	80080f8 <USBD_SetConfig>
          break;
 80079fc:	e018      	b.n	8007a30 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80079fe:	6839      	ldr	r1, [r7, #0]
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f000 fc07 	bl	8008214 <USBD_GetConfig>
          break;
 8007a06:	e013      	b.n	8007a30 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007a08:	6839      	ldr	r1, [r7, #0]
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f000 fc37 	bl	800827e <USBD_GetStatus>
          break;
 8007a10:	e00e      	b.n	8007a30 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007a12:	6839      	ldr	r1, [r7, #0]
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	f000 fc65 	bl	80082e4 <USBD_SetFeature>
          break;
 8007a1a:	e009      	b.n	8007a30 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007a1c:	6839      	ldr	r1, [r7, #0]
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f000 fc74 	bl	800830c <USBD_ClrFeature>
          break;
 8007a24:	e004      	b.n	8007a30 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007a26:	6839      	ldr	r1, [r7, #0]
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f000 fccc 	bl	80083c6 <USBD_CtlError>
          break;
 8007a2e:	bf00      	nop
      }
      break;
 8007a30:	e004      	b.n	8007a3c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007a32:	6839      	ldr	r1, [r7, #0]
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f000 fcc6 	bl	80083c6 <USBD_CtlError>
      break;
 8007a3a:	bf00      	nop
  }

  return ret;
 8007a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	3710      	adds	r7, #16
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}
 8007a46:	bf00      	nop

08007a48 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
 8007a50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a52:	2300      	movs	r3, #0
 8007a54:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	781b      	ldrb	r3, [r3, #0]
 8007a5a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007a5e:	2b40      	cmp	r3, #64	; 0x40
 8007a60:	d005      	beq.n	8007a6e <USBD_StdItfReq+0x26>
 8007a62:	2b40      	cmp	r3, #64	; 0x40
 8007a64:	d82e      	bhi.n	8007ac4 <USBD_StdItfReq+0x7c>
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d001      	beq.n	8007a6e <USBD_StdItfReq+0x26>
 8007a6a:	2b20      	cmp	r3, #32
 8007a6c:	d12a      	bne.n	8007ac4 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a74:	3b01      	subs	r3, #1
 8007a76:	2b02      	cmp	r3, #2
 8007a78:	d81d      	bhi.n	8007ab6 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	889b      	ldrh	r3, [r3, #4]
 8007a7e:	b2db      	uxtb	r3, r3
 8007a80:	2b01      	cmp	r3, #1
 8007a82:	d813      	bhi.n	8007aac <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	6839      	ldr	r1, [r7, #0]
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	4798      	blx	r3
 8007a92:	4603      	mov	r3, r0
 8007a94:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	88db      	ldrh	r3, [r3, #6]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d110      	bne.n	8007ac0 <USBD_StdItfReq+0x78>
 8007a9e:	7bfb      	ldrb	r3, [r7, #15]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d10d      	bne.n	8007ac0 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f000 fd56 	bl	8008556 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007aaa:	e009      	b.n	8007ac0 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8007aac:	6839      	ldr	r1, [r7, #0]
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f000 fc89 	bl	80083c6 <USBD_CtlError>
          break;
 8007ab4:	e004      	b.n	8007ac0 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8007ab6:	6839      	ldr	r1, [r7, #0]
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f000 fc84 	bl	80083c6 <USBD_CtlError>
          break;
 8007abe:	e000      	b.n	8007ac2 <USBD_StdItfReq+0x7a>
          break;
 8007ac0:	bf00      	nop
      }
      break;
 8007ac2:	e004      	b.n	8007ace <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8007ac4:	6839      	ldr	r1, [r7, #0]
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f000 fc7d 	bl	80083c6 <USBD_CtlError>
      break;
 8007acc:	bf00      	nop
  }

  return USBD_OK;
 8007ace:	2300      	movs	r3, #0
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3710      	adds	r7, #16
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}

08007ad8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b084      	sub	sp, #16
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
 8007ae0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	889b      	ldrh	r3, [r3, #4]
 8007aea:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	781b      	ldrb	r3, [r3, #0]
 8007af0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007af4:	2b40      	cmp	r3, #64	; 0x40
 8007af6:	d007      	beq.n	8007b08 <USBD_StdEPReq+0x30>
 8007af8:	2b40      	cmp	r3, #64	; 0x40
 8007afa:	f200 8146 	bhi.w	8007d8a <USBD_StdEPReq+0x2b2>
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d00a      	beq.n	8007b18 <USBD_StdEPReq+0x40>
 8007b02:	2b20      	cmp	r3, #32
 8007b04:	f040 8141 	bne.w	8007d8a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	6839      	ldr	r1, [r7, #0]
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	4798      	blx	r3
      break;
 8007b16:	e13d      	b.n	8007d94 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	781b      	ldrb	r3, [r3, #0]
 8007b1c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007b20:	2b20      	cmp	r3, #32
 8007b22:	d10a      	bne.n	8007b3a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	6839      	ldr	r1, [r7, #0]
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	4798      	blx	r3
 8007b32:	4603      	mov	r3, r0
 8007b34:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007b36:	7bfb      	ldrb	r3, [r7, #15]
 8007b38:	e12d      	b.n	8007d96 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	785b      	ldrb	r3, [r3, #1]
 8007b3e:	2b03      	cmp	r3, #3
 8007b40:	d007      	beq.n	8007b52 <USBD_StdEPReq+0x7a>
 8007b42:	2b03      	cmp	r3, #3
 8007b44:	f300 811b 	bgt.w	8007d7e <USBD_StdEPReq+0x2a6>
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d072      	beq.n	8007c32 <USBD_StdEPReq+0x15a>
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d03a      	beq.n	8007bc6 <USBD_StdEPReq+0xee>
 8007b50:	e115      	b.n	8007d7e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b58:	2b02      	cmp	r3, #2
 8007b5a:	d002      	beq.n	8007b62 <USBD_StdEPReq+0x8a>
 8007b5c:	2b03      	cmp	r3, #3
 8007b5e:	d015      	beq.n	8007b8c <USBD_StdEPReq+0xb4>
 8007b60:	e02b      	b.n	8007bba <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007b62:	7bbb      	ldrb	r3, [r7, #14]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d00c      	beq.n	8007b82 <USBD_StdEPReq+0xaa>
 8007b68:	7bbb      	ldrb	r3, [r7, #14]
 8007b6a:	2b80      	cmp	r3, #128	; 0x80
 8007b6c:	d009      	beq.n	8007b82 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007b6e:	7bbb      	ldrb	r3, [r7, #14]
 8007b70:	4619      	mov	r1, r3
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f001 f884 	bl	8008c80 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007b78:	2180      	movs	r1, #128	; 0x80
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f001 f880 	bl	8008c80 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007b80:	e020      	b.n	8007bc4 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8007b82:	6839      	ldr	r1, [r7, #0]
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f000 fc1e 	bl	80083c6 <USBD_CtlError>
              break;
 8007b8a:	e01b      	b.n	8007bc4 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	885b      	ldrh	r3, [r3, #2]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d10e      	bne.n	8007bb2 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8007b94:	7bbb      	ldrb	r3, [r7, #14]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d00b      	beq.n	8007bb2 <USBD_StdEPReq+0xda>
 8007b9a:	7bbb      	ldrb	r3, [r7, #14]
 8007b9c:	2b80      	cmp	r3, #128	; 0x80
 8007b9e:	d008      	beq.n	8007bb2 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	88db      	ldrh	r3, [r3, #6]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d104      	bne.n	8007bb2 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8007ba8:	7bbb      	ldrb	r3, [r7, #14]
 8007baa:	4619      	mov	r1, r3
 8007bac:	6878      	ldr	r0, [r7, #4]
 8007bae:	f001 f867 	bl	8008c80 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f000 fccf 	bl	8008556 <USBD_CtlSendStatus>

              break;
 8007bb8:	e004      	b.n	8007bc4 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8007bba:	6839      	ldr	r1, [r7, #0]
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f000 fc02 	bl	80083c6 <USBD_CtlError>
              break;
 8007bc2:	bf00      	nop
          }
          break;
 8007bc4:	e0e0      	b.n	8007d88 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bcc:	2b02      	cmp	r3, #2
 8007bce:	d002      	beq.n	8007bd6 <USBD_StdEPReq+0xfe>
 8007bd0:	2b03      	cmp	r3, #3
 8007bd2:	d015      	beq.n	8007c00 <USBD_StdEPReq+0x128>
 8007bd4:	e026      	b.n	8007c24 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007bd6:	7bbb      	ldrb	r3, [r7, #14]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d00c      	beq.n	8007bf6 <USBD_StdEPReq+0x11e>
 8007bdc:	7bbb      	ldrb	r3, [r7, #14]
 8007bde:	2b80      	cmp	r3, #128	; 0x80
 8007be0:	d009      	beq.n	8007bf6 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007be2:	7bbb      	ldrb	r3, [r7, #14]
 8007be4:	4619      	mov	r1, r3
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f001 f84a 	bl	8008c80 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007bec:	2180      	movs	r1, #128	; 0x80
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f001 f846 	bl	8008c80 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007bf4:	e01c      	b.n	8007c30 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8007bf6:	6839      	ldr	r1, [r7, #0]
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f000 fbe4 	bl	80083c6 <USBD_CtlError>
              break;
 8007bfe:	e017      	b.n	8007c30 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	885b      	ldrh	r3, [r3, #2]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d112      	bne.n	8007c2e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007c08:	7bbb      	ldrb	r3, [r7, #14]
 8007c0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d004      	beq.n	8007c1c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007c12:	7bbb      	ldrb	r3, [r7, #14]
 8007c14:	4619      	mov	r1, r3
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f001 f851 	bl	8008cbe <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f000 fc9a 	bl	8008556 <USBD_CtlSendStatus>
              }
              break;
 8007c22:	e004      	b.n	8007c2e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8007c24:	6839      	ldr	r1, [r7, #0]
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f000 fbcd 	bl	80083c6 <USBD_CtlError>
              break;
 8007c2c:	e000      	b.n	8007c30 <USBD_StdEPReq+0x158>
              break;
 8007c2e:	bf00      	nop
          }
          break;
 8007c30:	e0aa      	b.n	8007d88 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c38:	2b02      	cmp	r3, #2
 8007c3a:	d002      	beq.n	8007c42 <USBD_StdEPReq+0x16a>
 8007c3c:	2b03      	cmp	r3, #3
 8007c3e:	d032      	beq.n	8007ca6 <USBD_StdEPReq+0x1ce>
 8007c40:	e097      	b.n	8007d72 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007c42:	7bbb      	ldrb	r3, [r7, #14]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d007      	beq.n	8007c58 <USBD_StdEPReq+0x180>
 8007c48:	7bbb      	ldrb	r3, [r7, #14]
 8007c4a:	2b80      	cmp	r3, #128	; 0x80
 8007c4c:	d004      	beq.n	8007c58 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8007c4e:	6839      	ldr	r1, [r7, #0]
 8007c50:	6878      	ldr	r0, [r7, #4]
 8007c52:	f000 fbb8 	bl	80083c6 <USBD_CtlError>
                break;
 8007c56:	e091      	b.n	8007d7c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	da0b      	bge.n	8007c78 <USBD_StdEPReq+0x1a0>
 8007c60:	7bbb      	ldrb	r3, [r7, #14]
 8007c62:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007c66:	4613      	mov	r3, r2
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	4413      	add	r3, r2
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	3310      	adds	r3, #16
 8007c70:	687a      	ldr	r2, [r7, #4]
 8007c72:	4413      	add	r3, r2
 8007c74:	3304      	adds	r3, #4
 8007c76:	e00b      	b.n	8007c90 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007c78:	7bbb      	ldrb	r3, [r7, #14]
 8007c7a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c7e:	4613      	mov	r3, r2
 8007c80:	009b      	lsls	r3, r3, #2
 8007c82:	4413      	add	r3, r2
 8007c84:	009b      	lsls	r3, r3, #2
 8007c86:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007c8a:	687a      	ldr	r2, [r7, #4]
 8007c8c:	4413      	add	r3, r2
 8007c8e:	3304      	adds	r3, #4
 8007c90:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	2200      	movs	r2, #0
 8007c96:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	2202      	movs	r2, #2
 8007c9c:	4619      	mov	r1, r3
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f000 fbfb 	bl	800849a <USBD_CtlSendData>
              break;
 8007ca4:	e06a      	b.n	8007d7c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007ca6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	da11      	bge.n	8007cd2 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007cae:	7bbb      	ldrb	r3, [r7, #14]
 8007cb0:	f003 020f 	and.w	r2, r3, #15
 8007cb4:	6879      	ldr	r1, [r7, #4]
 8007cb6:	4613      	mov	r3, r2
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	4413      	add	r3, r2
 8007cbc:	009b      	lsls	r3, r3, #2
 8007cbe:	440b      	add	r3, r1
 8007cc0:	3318      	adds	r3, #24
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d117      	bne.n	8007cf8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007cc8:	6839      	ldr	r1, [r7, #0]
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f000 fb7b 	bl	80083c6 <USBD_CtlError>
                  break;
 8007cd0:	e054      	b.n	8007d7c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007cd2:	7bbb      	ldrb	r3, [r7, #14]
 8007cd4:	f003 020f 	and.w	r2, r3, #15
 8007cd8:	6879      	ldr	r1, [r7, #4]
 8007cda:	4613      	mov	r3, r2
 8007cdc:	009b      	lsls	r3, r3, #2
 8007cde:	4413      	add	r3, r2
 8007ce0:	009b      	lsls	r3, r3, #2
 8007ce2:	440b      	add	r3, r1
 8007ce4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d104      	bne.n	8007cf8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007cee:	6839      	ldr	r1, [r7, #0]
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f000 fb68 	bl	80083c6 <USBD_CtlError>
                  break;
 8007cf6:	e041      	b.n	8007d7c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007cf8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	da0b      	bge.n	8007d18 <USBD_StdEPReq+0x240>
 8007d00:	7bbb      	ldrb	r3, [r7, #14]
 8007d02:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007d06:	4613      	mov	r3, r2
 8007d08:	009b      	lsls	r3, r3, #2
 8007d0a:	4413      	add	r3, r2
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	3310      	adds	r3, #16
 8007d10:	687a      	ldr	r2, [r7, #4]
 8007d12:	4413      	add	r3, r2
 8007d14:	3304      	adds	r3, #4
 8007d16:	e00b      	b.n	8007d30 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007d18:	7bbb      	ldrb	r3, [r7, #14]
 8007d1a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d1e:	4613      	mov	r3, r2
 8007d20:	009b      	lsls	r3, r3, #2
 8007d22:	4413      	add	r3, r2
 8007d24:	009b      	lsls	r3, r3, #2
 8007d26:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007d2a:	687a      	ldr	r2, [r7, #4]
 8007d2c:	4413      	add	r3, r2
 8007d2e:	3304      	adds	r3, #4
 8007d30:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007d32:	7bbb      	ldrb	r3, [r7, #14]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d002      	beq.n	8007d3e <USBD_StdEPReq+0x266>
 8007d38:	7bbb      	ldrb	r3, [r7, #14]
 8007d3a:	2b80      	cmp	r3, #128	; 0x80
 8007d3c:	d103      	bne.n	8007d46 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	2200      	movs	r2, #0
 8007d42:	601a      	str	r2, [r3, #0]
 8007d44:	e00e      	b.n	8007d64 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007d46:	7bbb      	ldrb	r3, [r7, #14]
 8007d48:	4619      	mov	r1, r3
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f000 ffd6 	bl	8008cfc <USBD_LL_IsStallEP>
 8007d50:	4603      	mov	r3, r0
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d003      	beq.n	8007d5e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	2201      	movs	r2, #1
 8007d5a:	601a      	str	r2, [r3, #0]
 8007d5c:	e002      	b.n	8007d64 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	2200      	movs	r2, #0
 8007d62:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	2202      	movs	r2, #2
 8007d68:	4619      	mov	r1, r3
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f000 fb95 	bl	800849a <USBD_CtlSendData>
              break;
 8007d70:	e004      	b.n	8007d7c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8007d72:	6839      	ldr	r1, [r7, #0]
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f000 fb26 	bl	80083c6 <USBD_CtlError>
              break;
 8007d7a:	bf00      	nop
          }
          break;
 8007d7c:	e004      	b.n	8007d88 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8007d7e:	6839      	ldr	r1, [r7, #0]
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f000 fb20 	bl	80083c6 <USBD_CtlError>
          break;
 8007d86:	bf00      	nop
      }
      break;
 8007d88:	e004      	b.n	8007d94 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8007d8a:	6839      	ldr	r1, [r7, #0]
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f000 fb1a 	bl	80083c6 <USBD_CtlError>
      break;
 8007d92:	bf00      	nop
  }

  return ret;
 8007d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3710      	adds	r7, #16
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
	...

08007da0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b084      	sub	sp, #16
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007daa:	2300      	movs	r3, #0
 8007dac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007dae:	2300      	movs	r3, #0
 8007db0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007db2:	2300      	movs	r3, #0
 8007db4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	885b      	ldrh	r3, [r3, #2]
 8007dba:	0a1b      	lsrs	r3, r3, #8
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	3b01      	subs	r3, #1
 8007dc0:	2b06      	cmp	r3, #6
 8007dc2:	f200 8128 	bhi.w	8008016 <USBD_GetDescriptor+0x276>
 8007dc6:	a201      	add	r2, pc, #4	; (adr r2, 8007dcc <USBD_GetDescriptor+0x2c>)
 8007dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dcc:	08007de9 	.word	0x08007de9
 8007dd0:	08007e01 	.word	0x08007e01
 8007dd4:	08007e41 	.word	0x08007e41
 8007dd8:	08008017 	.word	0x08008017
 8007ddc:	08008017 	.word	0x08008017
 8007de0:	08007fb7 	.word	0x08007fb7
 8007de4:	08007fe3 	.word	0x08007fe3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	687a      	ldr	r2, [r7, #4]
 8007df2:	7c12      	ldrb	r2, [r2, #16]
 8007df4:	f107 0108 	add.w	r1, r7, #8
 8007df8:	4610      	mov	r0, r2
 8007dfa:	4798      	blx	r3
 8007dfc:	60f8      	str	r0, [r7, #12]
      break;
 8007dfe:	e112      	b.n	8008026 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	7c1b      	ldrb	r3, [r3, #16]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d10d      	bne.n	8007e24 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e10:	f107 0208 	add.w	r2, r7, #8
 8007e14:	4610      	mov	r0, r2
 8007e16:	4798      	blx	r3
 8007e18:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	3301      	adds	r3, #1
 8007e1e:	2202      	movs	r2, #2
 8007e20:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007e22:	e100      	b.n	8008026 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e2c:	f107 0208 	add.w	r2, r7, #8
 8007e30:	4610      	mov	r0, r2
 8007e32:	4798      	blx	r3
 8007e34:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	3301      	adds	r3, #1
 8007e3a:	2202      	movs	r2, #2
 8007e3c:	701a      	strb	r2, [r3, #0]
      break;
 8007e3e:	e0f2      	b.n	8008026 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	885b      	ldrh	r3, [r3, #2]
 8007e44:	b2db      	uxtb	r3, r3
 8007e46:	2b05      	cmp	r3, #5
 8007e48:	f200 80ac 	bhi.w	8007fa4 <USBD_GetDescriptor+0x204>
 8007e4c:	a201      	add	r2, pc, #4	; (adr r2, 8007e54 <USBD_GetDescriptor+0xb4>)
 8007e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e52:	bf00      	nop
 8007e54:	08007e6d 	.word	0x08007e6d
 8007e58:	08007ea1 	.word	0x08007ea1
 8007e5c:	08007ed5 	.word	0x08007ed5
 8007e60:	08007f09 	.word	0x08007f09
 8007e64:	08007f3d 	.word	0x08007f3d
 8007e68:	08007f71 	.word	0x08007f71
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d00b      	beq.n	8007e90 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007e7e:	685b      	ldr	r3, [r3, #4]
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	7c12      	ldrb	r2, [r2, #16]
 8007e84:	f107 0108 	add.w	r1, r7, #8
 8007e88:	4610      	mov	r0, r2
 8007e8a:	4798      	blx	r3
 8007e8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e8e:	e091      	b.n	8007fb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e90:	6839      	ldr	r1, [r7, #0]
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f000 fa97 	bl	80083c6 <USBD_CtlError>
            err++;
 8007e98:	7afb      	ldrb	r3, [r7, #11]
 8007e9a:	3301      	adds	r3, #1
 8007e9c:	72fb      	strb	r3, [r7, #11]
          break;
 8007e9e:	e089      	b.n	8007fb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007ea6:	689b      	ldr	r3, [r3, #8]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d00b      	beq.n	8007ec4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007eb2:	689b      	ldr	r3, [r3, #8]
 8007eb4:	687a      	ldr	r2, [r7, #4]
 8007eb6:	7c12      	ldrb	r2, [r2, #16]
 8007eb8:	f107 0108 	add.w	r1, r7, #8
 8007ebc:	4610      	mov	r0, r2
 8007ebe:	4798      	blx	r3
 8007ec0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ec2:	e077      	b.n	8007fb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ec4:	6839      	ldr	r1, [r7, #0]
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f000 fa7d 	bl	80083c6 <USBD_CtlError>
            err++;
 8007ecc:	7afb      	ldrb	r3, [r7, #11]
 8007ece:	3301      	adds	r3, #1
 8007ed0:	72fb      	strb	r3, [r7, #11]
          break;
 8007ed2:	e06f      	b.n	8007fb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007eda:	68db      	ldr	r3, [r3, #12]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d00b      	beq.n	8007ef8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007ee6:	68db      	ldr	r3, [r3, #12]
 8007ee8:	687a      	ldr	r2, [r7, #4]
 8007eea:	7c12      	ldrb	r2, [r2, #16]
 8007eec:	f107 0108 	add.w	r1, r7, #8
 8007ef0:	4610      	mov	r0, r2
 8007ef2:	4798      	blx	r3
 8007ef4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ef6:	e05d      	b.n	8007fb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ef8:	6839      	ldr	r1, [r7, #0]
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f000 fa63 	bl	80083c6 <USBD_CtlError>
            err++;
 8007f00:	7afb      	ldrb	r3, [r7, #11]
 8007f02:	3301      	adds	r3, #1
 8007f04:	72fb      	strb	r3, [r7, #11]
          break;
 8007f06:	e055      	b.n	8007fb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007f0e:	691b      	ldr	r3, [r3, #16]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d00b      	beq.n	8007f2c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007f1a:	691b      	ldr	r3, [r3, #16]
 8007f1c:	687a      	ldr	r2, [r7, #4]
 8007f1e:	7c12      	ldrb	r2, [r2, #16]
 8007f20:	f107 0108 	add.w	r1, r7, #8
 8007f24:	4610      	mov	r0, r2
 8007f26:	4798      	blx	r3
 8007f28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f2a:	e043      	b.n	8007fb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f2c:	6839      	ldr	r1, [r7, #0]
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 fa49 	bl	80083c6 <USBD_CtlError>
            err++;
 8007f34:	7afb      	ldrb	r3, [r7, #11]
 8007f36:	3301      	adds	r3, #1
 8007f38:	72fb      	strb	r3, [r7, #11]
          break;
 8007f3a:	e03b      	b.n	8007fb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007f42:	695b      	ldr	r3, [r3, #20]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d00b      	beq.n	8007f60 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007f4e:	695b      	ldr	r3, [r3, #20]
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	7c12      	ldrb	r2, [r2, #16]
 8007f54:	f107 0108 	add.w	r1, r7, #8
 8007f58:	4610      	mov	r0, r2
 8007f5a:	4798      	blx	r3
 8007f5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f5e:	e029      	b.n	8007fb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f60:	6839      	ldr	r1, [r7, #0]
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 fa2f 	bl	80083c6 <USBD_CtlError>
            err++;
 8007f68:	7afb      	ldrb	r3, [r7, #11]
 8007f6a:	3301      	adds	r3, #1
 8007f6c:	72fb      	strb	r3, [r7, #11]
          break;
 8007f6e:	e021      	b.n	8007fb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007f76:	699b      	ldr	r3, [r3, #24]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d00b      	beq.n	8007f94 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007f82:	699b      	ldr	r3, [r3, #24]
 8007f84:	687a      	ldr	r2, [r7, #4]
 8007f86:	7c12      	ldrb	r2, [r2, #16]
 8007f88:	f107 0108 	add.w	r1, r7, #8
 8007f8c:	4610      	mov	r0, r2
 8007f8e:	4798      	blx	r3
 8007f90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f92:	e00f      	b.n	8007fb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f94:	6839      	ldr	r1, [r7, #0]
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f000 fa15 	bl	80083c6 <USBD_CtlError>
            err++;
 8007f9c:	7afb      	ldrb	r3, [r7, #11]
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	72fb      	strb	r3, [r7, #11]
          break;
 8007fa2:	e007      	b.n	8007fb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8007fa4:	6839      	ldr	r1, [r7, #0]
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f000 fa0d 	bl	80083c6 <USBD_CtlError>
          err++;
 8007fac:	7afb      	ldrb	r3, [r7, #11]
 8007fae:	3301      	adds	r3, #1
 8007fb0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8007fb2:	e038      	b.n	8008026 <USBD_GetDescriptor+0x286>
 8007fb4:	e037      	b.n	8008026 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	7c1b      	ldrb	r3, [r3, #16]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d109      	bne.n	8007fd2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007fc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fc6:	f107 0208 	add.w	r2, r7, #8
 8007fca:	4610      	mov	r0, r2
 8007fcc:	4798      	blx	r3
 8007fce:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007fd0:	e029      	b.n	8008026 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007fd2:	6839      	ldr	r1, [r7, #0]
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f000 f9f6 	bl	80083c6 <USBD_CtlError>
        err++;
 8007fda:	7afb      	ldrb	r3, [r7, #11]
 8007fdc:	3301      	adds	r3, #1
 8007fde:	72fb      	strb	r3, [r7, #11]
      break;
 8007fe0:	e021      	b.n	8008026 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	7c1b      	ldrb	r3, [r3, #16]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d10d      	bne.n	8008006 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ff2:	f107 0208 	add.w	r2, r7, #8
 8007ff6:	4610      	mov	r0, r2
 8007ff8:	4798      	blx	r3
 8007ffa:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	3301      	adds	r3, #1
 8008000:	2207      	movs	r2, #7
 8008002:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008004:	e00f      	b.n	8008026 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008006:	6839      	ldr	r1, [r7, #0]
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f000 f9dc 	bl	80083c6 <USBD_CtlError>
        err++;
 800800e:	7afb      	ldrb	r3, [r7, #11]
 8008010:	3301      	adds	r3, #1
 8008012:	72fb      	strb	r3, [r7, #11]
      break;
 8008014:	e007      	b.n	8008026 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008016:	6839      	ldr	r1, [r7, #0]
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	f000 f9d4 	bl	80083c6 <USBD_CtlError>
      err++;
 800801e:	7afb      	ldrb	r3, [r7, #11]
 8008020:	3301      	adds	r3, #1
 8008022:	72fb      	strb	r3, [r7, #11]
      break;
 8008024:	bf00      	nop
  }

  if (err != 0U)
 8008026:	7afb      	ldrb	r3, [r7, #11]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d11c      	bne.n	8008066 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800802c:	893b      	ldrh	r3, [r7, #8]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d011      	beq.n	8008056 <USBD_GetDescriptor+0x2b6>
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	88db      	ldrh	r3, [r3, #6]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d00d      	beq.n	8008056 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	88da      	ldrh	r2, [r3, #6]
 800803e:	893b      	ldrh	r3, [r7, #8]
 8008040:	4293      	cmp	r3, r2
 8008042:	bf28      	it	cs
 8008044:	4613      	movcs	r3, r2
 8008046:	b29b      	uxth	r3, r3
 8008048:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800804a:	893b      	ldrh	r3, [r7, #8]
 800804c:	461a      	mov	r2, r3
 800804e:	68f9      	ldr	r1, [r7, #12]
 8008050:	6878      	ldr	r0, [r7, #4]
 8008052:	f000 fa22 	bl	800849a <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	88db      	ldrh	r3, [r3, #6]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d104      	bne.n	8008068 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f000 fa79 	bl	8008556 <USBD_CtlSendStatus>
 8008064:	e000      	b.n	8008068 <USBD_GetDescriptor+0x2c8>
    return;
 8008066:	bf00      	nop
    }
  }
}
 8008068:	3710      	adds	r7, #16
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}
 800806e:	bf00      	nop

08008070 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b084      	sub	sp, #16
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
 8008078:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	889b      	ldrh	r3, [r3, #4]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d130      	bne.n	80080e4 <USBD_SetAddress+0x74>
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	88db      	ldrh	r3, [r3, #6]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d12c      	bne.n	80080e4 <USBD_SetAddress+0x74>
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	885b      	ldrh	r3, [r3, #2]
 800808e:	2b7f      	cmp	r3, #127	; 0x7f
 8008090:	d828      	bhi.n	80080e4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	885b      	ldrh	r3, [r3, #2]
 8008096:	b2db      	uxtb	r3, r3
 8008098:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800809c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80080a4:	2b03      	cmp	r3, #3
 80080a6:	d104      	bne.n	80080b2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80080a8:	6839      	ldr	r1, [r7, #0]
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f000 f98b 	bl	80083c6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080b0:	e01d      	b.n	80080ee <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	7bfa      	ldrb	r2, [r7, #15]
 80080b6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80080ba:	7bfb      	ldrb	r3, [r7, #15]
 80080bc:	4619      	mov	r1, r3
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 fe48 	bl	8008d54 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f000 fa46 	bl	8008556 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80080ca:	7bfb      	ldrb	r3, [r7, #15]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d004      	beq.n	80080da <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2202      	movs	r2, #2
 80080d4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080d8:	e009      	b.n	80080ee <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2201      	movs	r2, #1
 80080de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080e2:	e004      	b.n	80080ee <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80080e4:	6839      	ldr	r1, [r7, #0]
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 f96d 	bl	80083c6 <USBD_CtlError>
  }
}
 80080ec:	bf00      	nop
 80080ee:	bf00      	nop
 80080f0:	3710      	adds	r7, #16
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}
	...

080080f8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b082      	sub	sp, #8
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	885b      	ldrh	r3, [r3, #2]
 8008106:	b2da      	uxtb	r2, r3
 8008108:	4b41      	ldr	r3, [pc, #260]	; (8008210 <USBD_SetConfig+0x118>)
 800810a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800810c:	4b40      	ldr	r3, [pc, #256]	; (8008210 <USBD_SetConfig+0x118>)
 800810e:	781b      	ldrb	r3, [r3, #0]
 8008110:	2b01      	cmp	r3, #1
 8008112:	d904      	bls.n	800811e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008114:	6839      	ldr	r1, [r7, #0]
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f000 f955 	bl	80083c6 <USBD_CtlError>
 800811c:	e075      	b.n	800820a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008124:	2b02      	cmp	r3, #2
 8008126:	d002      	beq.n	800812e <USBD_SetConfig+0x36>
 8008128:	2b03      	cmp	r3, #3
 800812a:	d023      	beq.n	8008174 <USBD_SetConfig+0x7c>
 800812c:	e062      	b.n	80081f4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800812e:	4b38      	ldr	r3, [pc, #224]	; (8008210 <USBD_SetConfig+0x118>)
 8008130:	781b      	ldrb	r3, [r3, #0]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d01a      	beq.n	800816c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008136:	4b36      	ldr	r3, [pc, #216]	; (8008210 <USBD_SetConfig+0x118>)
 8008138:	781b      	ldrb	r3, [r3, #0]
 800813a:	461a      	mov	r2, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2203      	movs	r2, #3
 8008144:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008148:	4b31      	ldr	r3, [pc, #196]	; (8008210 <USBD_SetConfig+0x118>)
 800814a:	781b      	ldrb	r3, [r3, #0]
 800814c:	4619      	mov	r1, r3
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f7ff f9e7 	bl	8007522 <USBD_SetClassConfig>
 8008154:	4603      	mov	r3, r0
 8008156:	2b02      	cmp	r3, #2
 8008158:	d104      	bne.n	8008164 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800815a:	6839      	ldr	r1, [r7, #0]
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f000 f932 	bl	80083c6 <USBD_CtlError>
            return;
 8008162:	e052      	b.n	800820a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f000 f9f6 	bl	8008556 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800816a:	e04e      	b.n	800820a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f000 f9f2 	bl	8008556 <USBD_CtlSendStatus>
        break;
 8008172:	e04a      	b.n	800820a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008174:	4b26      	ldr	r3, [pc, #152]	; (8008210 <USBD_SetConfig+0x118>)
 8008176:	781b      	ldrb	r3, [r3, #0]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d112      	bne.n	80081a2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2202      	movs	r2, #2
 8008180:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8008184:	4b22      	ldr	r3, [pc, #136]	; (8008210 <USBD_SetConfig+0x118>)
 8008186:	781b      	ldrb	r3, [r3, #0]
 8008188:	461a      	mov	r2, r3
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800818e:	4b20      	ldr	r3, [pc, #128]	; (8008210 <USBD_SetConfig+0x118>)
 8008190:	781b      	ldrb	r3, [r3, #0]
 8008192:	4619      	mov	r1, r3
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f7ff f9e3 	bl	8007560 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f000 f9db 	bl	8008556 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80081a0:	e033      	b.n	800820a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80081a2:	4b1b      	ldr	r3, [pc, #108]	; (8008210 <USBD_SetConfig+0x118>)
 80081a4:	781b      	ldrb	r3, [r3, #0]
 80081a6:	461a      	mov	r2, r3
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d01d      	beq.n	80081ec <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	685b      	ldr	r3, [r3, #4]
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	4619      	mov	r1, r3
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f7ff f9d1 	bl	8007560 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80081be:	4b14      	ldr	r3, [pc, #80]	; (8008210 <USBD_SetConfig+0x118>)
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	461a      	mov	r2, r3
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80081c8:	4b11      	ldr	r3, [pc, #68]	; (8008210 <USBD_SetConfig+0x118>)
 80081ca:	781b      	ldrb	r3, [r3, #0]
 80081cc:	4619      	mov	r1, r3
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f7ff f9a7 	bl	8007522 <USBD_SetClassConfig>
 80081d4:	4603      	mov	r3, r0
 80081d6:	2b02      	cmp	r3, #2
 80081d8:	d104      	bne.n	80081e4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80081da:	6839      	ldr	r1, [r7, #0]
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f000 f8f2 	bl	80083c6 <USBD_CtlError>
            return;
 80081e2:	e012      	b.n	800820a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f000 f9b6 	bl	8008556 <USBD_CtlSendStatus>
        break;
 80081ea:	e00e      	b.n	800820a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f000 f9b2 	bl	8008556 <USBD_CtlSendStatus>
        break;
 80081f2:	e00a      	b.n	800820a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80081f4:	6839      	ldr	r1, [r7, #0]
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f000 f8e5 	bl	80083c6 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80081fc:	4b04      	ldr	r3, [pc, #16]	; (8008210 <USBD_SetConfig+0x118>)
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	4619      	mov	r1, r3
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f7ff f9ac 	bl	8007560 <USBD_ClrClassConfig>
        break;
 8008208:	bf00      	nop
    }
  }
}
 800820a:	3708      	adds	r7, #8
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}
 8008210:	20000244 	.word	0x20000244

08008214 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b082      	sub	sp, #8
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
 800821c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	88db      	ldrh	r3, [r3, #6]
 8008222:	2b01      	cmp	r3, #1
 8008224:	d004      	beq.n	8008230 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008226:	6839      	ldr	r1, [r7, #0]
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f000 f8cc 	bl	80083c6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800822e:	e022      	b.n	8008276 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008236:	2b02      	cmp	r3, #2
 8008238:	dc02      	bgt.n	8008240 <USBD_GetConfig+0x2c>
 800823a:	2b00      	cmp	r3, #0
 800823c:	dc03      	bgt.n	8008246 <USBD_GetConfig+0x32>
 800823e:	e015      	b.n	800826c <USBD_GetConfig+0x58>
 8008240:	2b03      	cmp	r3, #3
 8008242:	d00b      	beq.n	800825c <USBD_GetConfig+0x48>
 8008244:	e012      	b.n	800826c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2200      	movs	r2, #0
 800824a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	3308      	adds	r3, #8
 8008250:	2201      	movs	r2, #1
 8008252:	4619      	mov	r1, r3
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f000 f920 	bl	800849a <USBD_CtlSendData>
        break;
 800825a:	e00c      	b.n	8008276 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	3304      	adds	r3, #4
 8008260:	2201      	movs	r2, #1
 8008262:	4619      	mov	r1, r3
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f000 f918 	bl	800849a <USBD_CtlSendData>
        break;
 800826a:	e004      	b.n	8008276 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800826c:	6839      	ldr	r1, [r7, #0]
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f000 f8a9 	bl	80083c6 <USBD_CtlError>
        break;
 8008274:	bf00      	nop
}
 8008276:	bf00      	nop
 8008278:	3708      	adds	r7, #8
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}

0800827e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800827e:	b580      	push	{r7, lr}
 8008280:	b082      	sub	sp, #8
 8008282:	af00      	add	r7, sp, #0
 8008284:	6078      	str	r0, [r7, #4]
 8008286:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800828e:	3b01      	subs	r3, #1
 8008290:	2b02      	cmp	r3, #2
 8008292:	d81e      	bhi.n	80082d2 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	88db      	ldrh	r3, [r3, #6]
 8008298:	2b02      	cmp	r3, #2
 800829a:	d004      	beq.n	80082a6 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800829c:	6839      	ldr	r1, [r7, #0]
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f000 f891 	bl	80083c6 <USBD_CtlError>
        break;
 80082a4:	e01a      	b.n	80082dc <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2201      	movs	r2, #1
 80082aa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d005      	beq.n	80082c2 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	68db      	ldr	r3, [r3, #12]
 80082ba:	f043 0202 	orr.w	r2, r3, #2
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	330c      	adds	r3, #12
 80082c6:	2202      	movs	r2, #2
 80082c8:	4619      	mov	r1, r3
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f000 f8e5 	bl	800849a <USBD_CtlSendData>
      break;
 80082d0:	e004      	b.n	80082dc <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80082d2:	6839      	ldr	r1, [r7, #0]
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f000 f876 	bl	80083c6 <USBD_CtlError>
      break;
 80082da:	bf00      	nop
  }
}
 80082dc:	bf00      	nop
 80082de:	3708      	adds	r7, #8
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}

080082e4 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b082      	sub	sp, #8
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
 80082ec:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	885b      	ldrh	r3, [r3, #2]
 80082f2:	2b01      	cmp	r3, #1
 80082f4:	d106      	bne.n	8008304 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2201      	movs	r2, #1
 80082fa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 f929 	bl	8008556 <USBD_CtlSendStatus>
  }
}
 8008304:	bf00      	nop
 8008306:	3708      	adds	r7, #8
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b082      	sub	sp, #8
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800831c:	3b01      	subs	r3, #1
 800831e:	2b02      	cmp	r3, #2
 8008320:	d80b      	bhi.n	800833a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	885b      	ldrh	r3, [r3, #2]
 8008326:	2b01      	cmp	r3, #1
 8008328:	d10c      	bne.n	8008344 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2200      	movs	r2, #0
 800832e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 f90f 	bl	8008556 <USBD_CtlSendStatus>
      }
      break;
 8008338:	e004      	b.n	8008344 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800833a:	6839      	ldr	r1, [r7, #0]
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f000 f842 	bl	80083c6 <USBD_CtlError>
      break;
 8008342:	e000      	b.n	8008346 <USBD_ClrFeature+0x3a>
      break;
 8008344:	bf00      	nop
  }
}
 8008346:	bf00      	nop
 8008348:	3708      	adds	r7, #8
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}

0800834e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800834e:	b480      	push	{r7}
 8008350:	b083      	sub	sp, #12
 8008352:	af00      	add	r7, sp, #0
 8008354:	6078      	str	r0, [r7, #4]
 8008356:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	781a      	ldrb	r2, [r3, #0]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	785a      	ldrb	r2, [r3, #1]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	3302      	adds	r3, #2
 800836c:	781b      	ldrb	r3, [r3, #0]
 800836e:	b29a      	uxth	r2, r3
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	3303      	adds	r3, #3
 8008374:	781b      	ldrb	r3, [r3, #0]
 8008376:	b29b      	uxth	r3, r3
 8008378:	021b      	lsls	r3, r3, #8
 800837a:	b29b      	uxth	r3, r3
 800837c:	4413      	add	r3, r2
 800837e:	b29a      	uxth	r2, r3
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	3304      	adds	r3, #4
 8008388:	781b      	ldrb	r3, [r3, #0]
 800838a:	b29a      	uxth	r2, r3
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	3305      	adds	r3, #5
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	b29b      	uxth	r3, r3
 8008394:	021b      	lsls	r3, r3, #8
 8008396:	b29b      	uxth	r3, r3
 8008398:	4413      	add	r3, r2
 800839a:	b29a      	uxth	r2, r3
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	3306      	adds	r3, #6
 80083a4:	781b      	ldrb	r3, [r3, #0]
 80083a6:	b29a      	uxth	r2, r3
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	3307      	adds	r3, #7
 80083ac:	781b      	ldrb	r3, [r3, #0]
 80083ae:	b29b      	uxth	r3, r3
 80083b0:	021b      	lsls	r3, r3, #8
 80083b2:	b29b      	uxth	r3, r3
 80083b4:	4413      	add	r3, r2
 80083b6:	b29a      	uxth	r2, r3
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	80da      	strh	r2, [r3, #6]

}
 80083bc:	bf00      	nop
 80083be:	370c      	adds	r7, #12
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bc80      	pop	{r7}
 80083c4:	4770      	bx	lr

080083c6 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80083c6:	b580      	push	{r7, lr}
 80083c8:	b082      	sub	sp, #8
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	6078      	str	r0, [r7, #4]
 80083ce:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80083d0:	2180      	movs	r1, #128	; 0x80
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 fc54 	bl	8008c80 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80083d8:	2100      	movs	r1, #0
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 fc50 	bl	8008c80 <USBD_LL_StallEP>
}
 80083e0:	bf00      	nop
 80083e2:	3708      	adds	r7, #8
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b086      	sub	sp, #24
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	60f8      	str	r0, [r7, #12]
 80083f0:	60b9      	str	r1, [r7, #8]
 80083f2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80083f4:	2300      	movs	r3, #0
 80083f6:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d032      	beq.n	8008464 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80083fe:	68f8      	ldr	r0, [r7, #12]
 8008400:	f000 f834 	bl	800846c <USBD_GetLen>
 8008404:	4603      	mov	r3, r0
 8008406:	3301      	adds	r3, #1
 8008408:	b29b      	uxth	r3, r3
 800840a:	005b      	lsls	r3, r3, #1
 800840c:	b29a      	uxth	r2, r3
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008412:	7dfb      	ldrb	r3, [r7, #23]
 8008414:	1c5a      	adds	r2, r3, #1
 8008416:	75fa      	strb	r2, [r7, #23]
 8008418:	461a      	mov	r2, r3
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	4413      	add	r3, r2
 800841e:	687a      	ldr	r2, [r7, #4]
 8008420:	7812      	ldrb	r2, [r2, #0]
 8008422:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008424:	7dfb      	ldrb	r3, [r7, #23]
 8008426:	1c5a      	adds	r2, r3, #1
 8008428:	75fa      	strb	r2, [r7, #23]
 800842a:	461a      	mov	r2, r3
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	4413      	add	r3, r2
 8008430:	2203      	movs	r2, #3
 8008432:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008434:	e012      	b.n	800845c <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	1c5a      	adds	r2, r3, #1
 800843a:	60fa      	str	r2, [r7, #12]
 800843c:	7dfa      	ldrb	r2, [r7, #23]
 800843e:	1c51      	adds	r1, r2, #1
 8008440:	75f9      	strb	r1, [r7, #23]
 8008442:	4611      	mov	r1, r2
 8008444:	68ba      	ldr	r2, [r7, #8]
 8008446:	440a      	add	r2, r1
 8008448:	781b      	ldrb	r3, [r3, #0]
 800844a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800844c:	7dfb      	ldrb	r3, [r7, #23]
 800844e:	1c5a      	adds	r2, r3, #1
 8008450:	75fa      	strb	r2, [r7, #23]
 8008452:	461a      	mov	r2, r3
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	4413      	add	r3, r2
 8008458:	2200      	movs	r2, #0
 800845a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	781b      	ldrb	r3, [r3, #0]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d1e8      	bne.n	8008436 <USBD_GetString+0x4e>
    }
  }
}
 8008464:	bf00      	nop
 8008466:	3718      	adds	r7, #24
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}

0800846c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800846c:	b480      	push	{r7}
 800846e:	b085      	sub	sp, #20
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008474:	2300      	movs	r3, #0
 8008476:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008478:	e005      	b.n	8008486 <USBD_GetLen+0x1a>
  {
    len++;
 800847a:	7bfb      	ldrb	r3, [r7, #15]
 800847c:	3301      	adds	r3, #1
 800847e:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	3301      	adds	r3, #1
 8008484:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d1f5      	bne.n	800847a <USBD_GetLen+0xe>
  }

  return len;
 800848e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008490:	4618      	mov	r0, r3
 8008492:	3714      	adds	r7, #20
 8008494:	46bd      	mov	sp, r7
 8008496:	bc80      	pop	{r7}
 8008498:	4770      	bx	lr

0800849a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800849a:	b580      	push	{r7, lr}
 800849c:	b084      	sub	sp, #16
 800849e:	af00      	add	r7, sp, #0
 80084a0:	60f8      	str	r0, [r7, #12]
 80084a2:	60b9      	str	r1, [r7, #8]
 80084a4:	4613      	mov	r3, r2
 80084a6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2202      	movs	r2, #2
 80084ac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80084b0:	88fa      	ldrh	r2, [r7, #6]
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80084b6:	88fa      	ldrh	r2, [r7, #6]
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80084bc:	88fb      	ldrh	r3, [r7, #6]
 80084be:	68ba      	ldr	r2, [r7, #8]
 80084c0:	2100      	movs	r1, #0
 80084c2:	68f8      	ldr	r0, [r7, #12]
 80084c4:	f000 fc65 	bl	8008d92 <USBD_LL_Transmit>

  return USBD_OK;
 80084c8:	2300      	movs	r3, #0
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3710      	adds	r7, #16
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}

080084d2 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80084d2:	b580      	push	{r7, lr}
 80084d4:	b084      	sub	sp, #16
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	60f8      	str	r0, [r7, #12]
 80084da:	60b9      	str	r1, [r7, #8]
 80084dc:	4613      	mov	r3, r2
 80084de:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80084e0:	88fb      	ldrh	r3, [r7, #6]
 80084e2:	68ba      	ldr	r2, [r7, #8]
 80084e4:	2100      	movs	r1, #0
 80084e6:	68f8      	ldr	r0, [r7, #12]
 80084e8:	f000 fc53 	bl	8008d92 <USBD_LL_Transmit>

  return USBD_OK;
 80084ec:	2300      	movs	r3, #0
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3710      	adds	r7, #16
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}

080084f6 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80084f6:	b580      	push	{r7, lr}
 80084f8:	b084      	sub	sp, #16
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	60f8      	str	r0, [r7, #12]
 80084fe:	60b9      	str	r1, [r7, #8]
 8008500:	4613      	mov	r3, r2
 8008502:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	2203      	movs	r2, #3
 8008508:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800850c:	88fa      	ldrh	r2, [r7, #6]
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008514:	88fa      	ldrh	r2, [r7, #6]
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800851c:	88fb      	ldrh	r3, [r7, #6]
 800851e:	68ba      	ldr	r2, [r7, #8]
 8008520:	2100      	movs	r1, #0
 8008522:	68f8      	ldr	r0, [r7, #12]
 8008524:	f000 fc58 	bl	8008dd8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008528:	2300      	movs	r3, #0
}
 800852a:	4618      	mov	r0, r3
 800852c:	3710      	adds	r7, #16
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}

08008532 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008532:	b580      	push	{r7, lr}
 8008534:	b084      	sub	sp, #16
 8008536:	af00      	add	r7, sp, #0
 8008538:	60f8      	str	r0, [r7, #12]
 800853a:	60b9      	str	r1, [r7, #8]
 800853c:	4613      	mov	r3, r2
 800853e:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008540:	88fb      	ldrh	r3, [r7, #6]
 8008542:	68ba      	ldr	r2, [r7, #8]
 8008544:	2100      	movs	r1, #0
 8008546:	68f8      	ldr	r0, [r7, #12]
 8008548:	f000 fc46 	bl	8008dd8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800854c:	2300      	movs	r3, #0
}
 800854e:	4618      	mov	r0, r3
 8008550:	3710      	adds	r7, #16
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}

08008556 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008556:	b580      	push	{r7, lr}
 8008558:	b082      	sub	sp, #8
 800855a:	af00      	add	r7, sp, #0
 800855c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2204      	movs	r2, #4
 8008562:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008566:	2300      	movs	r3, #0
 8008568:	2200      	movs	r2, #0
 800856a:	2100      	movs	r1, #0
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f000 fc10 	bl	8008d92 <USBD_LL_Transmit>

  return USBD_OK;
 8008572:	2300      	movs	r3, #0
}
 8008574:	4618      	mov	r0, r3
 8008576:	3708      	adds	r7, #8
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}

0800857c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b082      	sub	sp, #8
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2205      	movs	r2, #5
 8008588:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800858c:	2300      	movs	r3, #0
 800858e:	2200      	movs	r2, #0
 8008590:	2100      	movs	r1, #0
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 fc20 	bl	8008dd8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008598:	2300      	movs	r3, #0
}
 800859a:	4618      	mov	r0, r3
 800859c:	3708      	adds	r7, #8
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}
	...

080085a4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80085a8:	2200      	movs	r2, #0
 80085aa:	4912      	ldr	r1, [pc, #72]	; (80085f4 <MX_USB_DEVICE_Init+0x50>)
 80085ac:	4812      	ldr	r0, [pc, #72]	; (80085f8 <MX_USB_DEVICE_Init+0x54>)
 80085ae:	f7fe ff5e 	bl	800746e <USBD_Init>
 80085b2:	4603      	mov	r3, r0
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d001      	beq.n	80085bc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80085b8:	f7f7 ffc2 	bl	8000540 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80085bc:	490f      	ldr	r1, [pc, #60]	; (80085fc <MX_USB_DEVICE_Init+0x58>)
 80085be:	480e      	ldr	r0, [pc, #56]	; (80085f8 <MX_USB_DEVICE_Init+0x54>)
 80085c0:	f7fe ff80 	bl	80074c4 <USBD_RegisterClass>
 80085c4:	4603      	mov	r3, r0
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d001      	beq.n	80085ce <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80085ca:	f7f7 ffb9 	bl	8000540 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80085ce:	490c      	ldr	r1, [pc, #48]	; (8008600 <MX_USB_DEVICE_Init+0x5c>)
 80085d0:	4809      	ldr	r0, [pc, #36]	; (80085f8 <MX_USB_DEVICE_Init+0x54>)
 80085d2:	f7fe feb1 	bl	8007338 <USBD_CDC_RegisterInterface>
 80085d6:	4603      	mov	r3, r0
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d001      	beq.n	80085e0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80085dc:	f7f7 ffb0 	bl	8000540 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80085e0:	4805      	ldr	r0, [pc, #20]	; (80085f8 <MX_USB_DEVICE_Init+0x54>)
 80085e2:	f7fe ff88 	bl	80074f6 <USBD_Start>
 80085e6:	4603      	mov	r3, r0
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d001      	beq.n	80085f0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80085ec:	f7f7 ffa8 	bl	8000540 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80085f0:	bf00      	nop
 80085f2:	bd80      	pop	{r7, pc}
 80085f4:	20000130 	.word	0x20000130
 80085f8:	20000248 	.word	0x20000248
 80085fc:	2000001c 	.word	0x2000001c
 8008600:	20000120 	.word	0x20000120

08008604 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008608:	2200      	movs	r2, #0
 800860a:	4905      	ldr	r1, [pc, #20]	; (8008620 <CDC_Init_FS+0x1c>)
 800860c:	4805      	ldr	r0, [pc, #20]	; (8008624 <CDC_Init_FS+0x20>)
 800860e:	f7fe fea9 	bl	8007364 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008612:	4905      	ldr	r1, [pc, #20]	; (8008628 <CDC_Init_FS+0x24>)
 8008614:	4803      	ldr	r0, [pc, #12]	; (8008624 <CDC_Init_FS+0x20>)
 8008616:	f7fe febe 	bl	8007396 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800861a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800861c:	4618      	mov	r0, r3
 800861e:	bd80      	pop	{r7, pc}
 8008620:	2000090c 	.word	0x2000090c
 8008624:	20000248 	.word	0x20000248
 8008628:	2000050c 	.word	0x2000050c

0800862c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800862c:	b480      	push	{r7}
 800862e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008630:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008632:	4618      	mov	r0, r3
 8008634:	46bd      	mov	sp, r7
 8008636:	bc80      	pop	{r7}
 8008638:	4770      	bx	lr
	...

0800863c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800863c:	b480      	push	{r7}
 800863e:	b083      	sub	sp, #12
 8008640:	af00      	add	r7, sp, #0
 8008642:	4603      	mov	r3, r0
 8008644:	6039      	str	r1, [r7, #0]
 8008646:	71fb      	strb	r3, [r7, #7]
 8008648:	4613      	mov	r3, r2
 800864a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800864c:	79fb      	ldrb	r3, [r7, #7]
 800864e:	2b23      	cmp	r3, #35	; 0x23
 8008650:	d84a      	bhi.n	80086e8 <CDC_Control_FS+0xac>
 8008652:	a201      	add	r2, pc, #4	; (adr r2, 8008658 <CDC_Control_FS+0x1c>)
 8008654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008658:	080086e9 	.word	0x080086e9
 800865c:	080086e9 	.word	0x080086e9
 8008660:	080086e9 	.word	0x080086e9
 8008664:	080086e9 	.word	0x080086e9
 8008668:	080086e9 	.word	0x080086e9
 800866c:	080086e9 	.word	0x080086e9
 8008670:	080086e9 	.word	0x080086e9
 8008674:	080086e9 	.word	0x080086e9
 8008678:	080086e9 	.word	0x080086e9
 800867c:	080086e9 	.word	0x080086e9
 8008680:	080086e9 	.word	0x080086e9
 8008684:	080086e9 	.word	0x080086e9
 8008688:	080086e9 	.word	0x080086e9
 800868c:	080086e9 	.word	0x080086e9
 8008690:	080086e9 	.word	0x080086e9
 8008694:	080086e9 	.word	0x080086e9
 8008698:	080086e9 	.word	0x080086e9
 800869c:	080086e9 	.word	0x080086e9
 80086a0:	080086e9 	.word	0x080086e9
 80086a4:	080086e9 	.word	0x080086e9
 80086a8:	080086e9 	.word	0x080086e9
 80086ac:	080086e9 	.word	0x080086e9
 80086b0:	080086e9 	.word	0x080086e9
 80086b4:	080086e9 	.word	0x080086e9
 80086b8:	080086e9 	.word	0x080086e9
 80086bc:	080086e9 	.word	0x080086e9
 80086c0:	080086e9 	.word	0x080086e9
 80086c4:	080086e9 	.word	0x080086e9
 80086c8:	080086e9 	.word	0x080086e9
 80086cc:	080086e9 	.word	0x080086e9
 80086d0:	080086e9 	.word	0x080086e9
 80086d4:	080086e9 	.word	0x080086e9
 80086d8:	080086e9 	.word	0x080086e9
 80086dc:	080086e9 	.word	0x080086e9
 80086e0:	080086e9 	.word	0x080086e9
 80086e4:	080086e9 	.word	0x080086e9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80086e8:	bf00      	nop
  }

  return (USBD_OK);
 80086ea:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	370c      	adds	r7, #12
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bc80      	pop	{r7}
 80086f4:	4770      	bx	lr
 80086f6:	bf00      	nop

080086f8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b082      	sub	sp, #8
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
 8008700:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008702:	6879      	ldr	r1, [r7, #4]
 8008704:	4805      	ldr	r0, [pc, #20]	; (800871c <CDC_Receive_FS+0x24>)
 8008706:	f7fe fe46 	bl	8007396 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800870a:	4804      	ldr	r0, [pc, #16]	; (800871c <CDC_Receive_FS+0x24>)
 800870c:	f7fe fe85 	bl	800741a <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008710:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008712:	4618      	mov	r0, r3
 8008714:	3708      	adds	r7, #8
 8008716:	46bd      	mov	sp, r7
 8008718:	bd80      	pop	{r7, pc}
 800871a:	bf00      	nop
 800871c:	20000248 	.word	0x20000248

08008720 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b084      	sub	sp, #16
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	460b      	mov	r3, r1
 800872a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800872c:	2300      	movs	r3, #0
 800872e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008730:	4b0d      	ldr	r3, [pc, #52]	; (8008768 <CDC_Transmit_FS+0x48>)
 8008732:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008736:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800873e:	2b00      	cmp	r3, #0
 8008740:	d001      	beq.n	8008746 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008742:	2301      	movs	r3, #1
 8008744:	e00b      	b.n	800875e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008746:	887b      	ldrh	r3, [r7, #2]
 8008748:	461a      	mov	r2, r3
 800874a:	6879      	ldr	r1, [r7, #4]
 800874c:	4806      	ldr	r0, [pc, #24]	; (8008768 <CDC_Transmit_FS+0x48>)
 800874e:	f7fe fe09 	bl	8007364 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008752:	4805      	ldr	r0, [pc, #20]	; (8008768 <CDC_Transmit_FS+0x48>)
 8008754:	f7fe fe32 	bl	80073bc <USBD_CDC_TransmitPacket>
 8008758:	4603      	mov	r3, r0
 800875a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800875c:	7bfb      	ldrb	r3, [r7, #15]
}
 800875e:	4618      	mov	r0, r3
 8008760:	3710      	adds	r7, #16
 8008762:	46bd      	mov	sp, r7
 8008764:	bd80      	pop	{r7, pc}
 8008766:	bf00      	nop
 8008768:	20000248 	.word	0x20000248

0800876c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800876c:	b480      	push	{r7}
 800876e:	b083      	sub	sp, #12
 8008770:	af00      	add	r7, sp, #0
 8008772:	4603      	mov	r3, r0
 8008774:	6039      	str	r1, [r7, #0]
 8008776:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	2212      	movs	r2, #18
 800877c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800877e:	4b03      	ldr	r3, [pc, #12]	; (800878c <USBD_FS_DeviceDescriptor+0x20>)
}
 8008780:	4618      	mov	r0, r3
 8008782:	370c      	adds	r7, #12
 8008784:	46bd      	mov	sp, r7
 8008786:	bc80      	pop	{r7}
 8008788:	4770      	bx	lr
 800878a:	bf00      	nop
 800878c:	2000014c 	.word	0x2000014c

08008790 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008790:	b480      	push	{r7}
 8008792:	b083      	sub	sp, #12
 8008794:	af00      	add	r7, sp, #0
 8008796:	4603      	mov	r3, r0
 8008798:	6039      	str	r1, [r7, #0]
 800879a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	2204      	movs	r2, #4
 80087a0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80087a2:	4b03      	ldr	r3, [pc, #12]	; (80087b0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	370c      	adds	r7, #12
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bc80      	pop	{r7}
 80087ac:	4770      	bx	lr
 80087ae:	bf00      	nop
 80087b0:	20000160 	.word	0x20000160

080087b4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b082      	sub	sp, #8
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	4603      	mov	r3, r0
 80087bc:	6039      	str	r1, [r7, #0]
 80087be:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80087c0:	79fb      	ldrb	r3, [r7, #7]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d105      	bne.n	80087d2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80087c6:	683a      	ldr	r2, [r7, #0]
 80087c8:	4907      	ldr	r1, [pc, #28]	; (80087e8 <USBD_FS_ProductStrDescriptor+0x34>)
 80087ca:	4808      	ldr	r0, [pc, #32]	; (80087ec <USBD_FS_ProductStrDescriptor+0x38>)
 80087cc:	f7ff fe0c 	bl	80083e8 <USBD_GetString>
 80087d0:	e004      	b.n	80087dc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80087d2:	683a      	ldr	r2, [r7, #0]
 80087d4:	4904      	ldr	r1, [pc, #16]	; (80087e8 <USBD_FS_ProductStrDescriptor+0x34>)
 80087d6:	4805      	ldr	r0, [pc, #20]	; (80087ec <USBD_FS_ProductStrDescriptor+0x38>)
 80087d8:	f7ff fe06 	bl	80083e8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80087dc:	4b02      	ldr	r3, [pc, #8]	; (80087e8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80087de:	4618      	mov	r0, r3
 80087e0:	3708      	adds	r7, #8
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bd80      	pop	{r7, pc}
 80087e6:	bf00      	nop
 80087e8:	20000d0c 	.word	0x20000d0c
 80087ec:	08008f68 	.word	0x08008f68

080087f0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b082      	sub	sp, #8
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	4603      	mov	r3, r0
 80087f8:	6039      	str	r1, [r7, #0]
 80087fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80087fc:	683a      	ldr	r2, [r7, #0]
 80087fe:	4904      	ldr	r1, [pc, #16]	; (8008810 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008800:	4804      	ldr	r0, [pc, #16]	; (8008814 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008802:	f7ff fdf1 	bl	80083e8 <USBD_GetString>
  return USBD_StrDesc;
 8008806:	4b02      	ldr	r3, [pc, #8]	; (8008810 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008808:	4618      	mov	r0, r3
 800880a:	3708      	adds	r7, #8
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}
 8008810:	20000d0c 	.word	0x20000d0c
 8008814:	08008f80 	.word	0x08008f80

08008818 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b082      	sub	sp, #8
 800881c:	af00      	add	r7, sp, #0
 800881e:	4603      	mov	r3, r0
 8008820:	6039      	str	r1, [r7, #0]
 8008822:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	221a      	movs	r2, #26
 8008828:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800882a:	f000 f843 	bl	80088b4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800882e:	4b02      	ldr	r3, [pc, #8]	; (8008838 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008830:	4618      	mov	r0, r3
 8008832:	3708      	adds	r7, #8
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}
 8008838:	20000164 	.word	0x20000164

0800883c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b082      	sub	sp, #8
 8008840:	af00      	add	r7, sp, #0
 8008842:	4603      	mov	r3, r0
 8008844:	6039      	str	r1, [r7, #0]
 8008846:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008848:	79fb      	ldrb	r3, [r7, #7]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d105      	bne.n	800885a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800884e:	683a      	ldr	r2, [r7, #0]
 8008850:	4907      	ldr	r1, [pc, #28]	; (8008870 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008852:	4808      	ldr	r0, [pc, #32]	; (8008874 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008854:	f7ff fdc8 	bl	80083e8 <USBD_GetString>
 8008858:	e004      	b.n	8008864 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800885a:	683a      	ldr	r2, [r7, #0]
 800885c:	4904      	ldr	r1, [pc, #16]	; (8008870 <USBD_FS_ConfigStrDescriptor+0x34>)
 800885e:	4805      	ldr	r0, [pc, #20]	; (8008874 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008860:	f7ff fdc2 	bl	80083e8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008864:	4b02      	ldr	r3, [pc, #8]	; (8008870 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008866:	4618      	mov	r0, r3
 8008868:	3708      	adds	r7, #8
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
 800886e:	bf00      	nop
 8008870:	20000d0c 	.word	0x20000d0c
 8008874:	08008f94 	.word	0x08008f94

08008878 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b082      	sub	sp, #8
 800887c:	af00      	add	r7, sp, #0
 800887e:	4603      	mov	r3, r0
 8008880:	6039      	str	r1, [r7, #0]
 8008882:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008884:	79fb      	ldrb	r3, [r7, #7]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d105      	bne.n	8008896 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800888a:	683a      	ldr	r2, [r7, #0]
 800888c:	4907      	ldr	r1, [pc, #28]	; (80088ac <USBD_FS_InterfaceStrDescriptor+0x34>)
 800888e:	4808      	ldr	r0, [pc, #32]	; (80088b0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008890:	f7ff fdaa 	bl	80083e8 <USBD_GetString>
 8008894:	e004      	b.n	80088a0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008896:	683a      	ldr	r2, [r7, #0]
 8008898:	4904      	ldr	r1, [pc, #16]	; (80088ac <USBD_FS_InterfaceStrDescriptor+0x34>)
 800889a:	4805      	ldr	r0, [pc, #20]	; (80088b0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800889c:	f7ff fda4 	bl	80083e8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80088a0:	4b02      	ldr	r3, [pc, #8]	; (80088ac <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80088a2:	4618      	mov	r0, r3
 80088a4:	3708      	adds	r7, #8
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}
 80088aa:	bf00      	nop
 80088ac:	20000d0c 	.word	0x20000d0c
 80088b0:	08008fa0 	.word	0x08008fa0

080088b4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b084      	sub	sp, #16
 80088b8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80088ba:	4b0f      	ldr	r3, [pc, #60]	; (80088f8 <Get_SerialNum+0x44>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80088c0:	4b0e      	ldr	r3, [pc, #56]	; (80088fc <Get_SerialNum+0x48>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80088c6:	4b0e      	ldr	r3, [pc, #56]	; (8008900 <Get_SerialNum+0x4c>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80088cc:	68fa      	ldr	r2, [r7, #12]
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	4413      	add	r3, r2
 80088d2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d009      	beq.n	80088ee <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80088da:	2208      	movs	r2, #8
 80088dc:	4909      	ldr	r1, [pc, #36]	; (8008904 <Get_SerialNum+0x50>)
 80088de:	68f8      	ldr	r0, [r7, #12]
 80088e0:	f000 f814 	bl	800890c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80088e4:	2204      	movs	r2, #4
 80088e6:	4908      	ldr	r1, [pc, #32]	; (8008908 <Get_SerialNum+0x54>)
 80088e8:	68b8      	ldr	r0, [r7, #8]
 80088ea:	f000 f80f 	bl	800890c <IntToUnicode>
  }
}
 80088ee:	bf00      	nop
 80088f0:	3710      	adds	r7, #16
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}
 80088f6:	bf00      	nop
 80088f8:	1ffff7e8 	.word	0x1ffff7e8
 80088fc:	1ffff7ec 	.word	0x1ffff7ec
 8008900:	1ffff7f0 	.word	0x1ffff7f0
 8008904:	20000166 	.word	0x20000166
 8008908:	20000176 	.word	0x20000176

0800890c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800890c:	b480      	push	{r7}
 800890e:	b087      	sub	sp, #28
 8008910:	af00      	add	r7, sp, #0
 8008912:	60f8      	str	r0, [r7, #12]
 8008914:	60b9      	str	r1, [r7, #8]
 8008916:	4613      	mov	r3, r2
 8008918:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800891a:	2300      	movs	r3, #0
 800891c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800891e:	2300      	movs	r3, #0
 8008920:	75fb      	strb	r3, [r7, #23]
 8008922:	e027      	b.n	8008974 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	0f1b      	lsrs	r3, r3, #28
 8008928:	2b09      	cmp	r3, #9
 800892a:	d80b      	bhi.n	8008944 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	0f1b      	lsrs	r3, r3, #28
 8008930:	b2da      	uxtb	r2, r3
 8008932:	7dfb      	ldrb	r3, [r7, #23]
 8008934:	005b      	lsls	r3, r3, #1
 8008936:	4619      	mov	r1, r3
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	440b      	add	r3, r1
 800893c:	3230      	adds	r2, #48	; 0x30
 800893e:	b2d2      	uxtb	r2, r2
 8008940:	701a      	strb	r2, [r3, #0]
 8008942:	e00a      	b.n	800895a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	0f1b      	lsrs	r3, r3, #28
 8008948:	b2da      	uxtb	r2, r3
 800894a:	7dfb      	ldrb	r3, [r7, #23]
 800894c:	005b      	lsls	r3, r3, #1
 800894e:	4619      	mov	r1, r3
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	440b      	add	r3, r1
 8008954:	3237      	adds	r2, #55	; 0x37
 8008956:	b2d2      	uxtb	r2, r2
 8008958:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	011b      	lsls	r3, r3, #4
 800895e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008960:	7dfb      	ldrb	r3, [r7, #23]
 8008962:	005b      	lsls	r3, r3, #1
 8008964:	3301      	adds	r3, #1
 8008966:	68ba      	ldr	r2, [r7, #8]
 8008968:	4413      	add	r3, r2
 800896a:	2200      	movs	r2, #0
 800896c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800896e:	7dfb      	ldrb	r3, [r7, #23]
 8008970:	3301      	adds	r3, #1
 8008972:	75fb      	strb	r3, [r7, #23]
 8008974:	7dfa      	ldrb	r2, [r7, #23]
 8008976:	79fb      	ldrb	r3, [r7, #7]
 8008978:	429a      	cmp	r2, r3
 800897a:	d3d3      	bcc.n	8008924 <IntToUnicode+0x18>
  }
}
 800897c:	bf00      	nop
 800897e:	bf00      	nop
 8008980:	371c      	adds	r7, #28
 8008982:	46bd      	mov	sp, r7
 8008984:	bc80      	pop	{r7}
 8008986:	4770      	bx	lr

08008988 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b084      	sub	sp, #16
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a0d      	ldr	r2, [pc, #52]	; (80089cc <HAL_PCD_MspInit+0x44>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d113      	bne.n	80089c2 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800899a:	4b0d      	ldr	r3, [pc, #52]	; (80089d0 <HAL_PCD_MspInit+0x48>)
 800899c:	69db      	ldr	r3, [r3, #28]
 800899e:	4a0c      	ldr	r2, [pc, #48]	; (80089d0 <HAL_PCD_MspInit+0x48>)
 80089a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80089a4:	61d3      	str	r3, [r2, #28]
 80089a6:	4b0a      	ldr	r3, [pc, #40]	; (80089d0 <HAL_PCD_MspInit+0x48>)
 80089a8:	69db      	ldr	r3, [r3, #28]
 80089aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80089ae:	60fb      	str	r3, [r7, #12]
 80089b0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80089b2:	2200      	movs	r2, #0
 80089b4:	2100      	movs	r1, #0
 80089b6:	2014      	movs	r0, #20
 80089b8:	f7f9 f835 	bl	8001a26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80089bc:	2014      	movs	r0, #20
 80089be:	f7f9 f84e 	bl	8001a5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80089c2:	bf00      	nop
 80089c4:	3710      	adds	r7, #16
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}
 80089ca:	bf00      	nop
 80089cc:	40005c00 	.word	0x40005c00
 80089d0:	40021000 	.word	0x40021000

080089d4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b082      	sub	sp, #8
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f8d3 22ec 	ldr.w	r2, [r3, #748]	; 0x2ec
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 80089e8:	4619      	mov	r1, r3
 80089ea:	4610      	mov	r0, r2
 80089ec:	f7fe fdcb 	bl	8007586 <USBD_LL_SetupStage>
}
 80089f0:	bf00      	nop
 80089f2:	3708      	adds	r7, #8
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}

080089f8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b082      	sub	sp, #8
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
 8008a00:	460b      	mov	r3, r1
 8008a02:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 8008a0a:	78fa      	ldrb	r2, [r7, #3]
 8008a0c:	6879      	ldr	r1, [r7, #4]
 8008a0e:	4613      	mov	r3, r2
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	4413      	add	r3, r2
 8008a14:	00db      	lsls	r3, r3, #3
 8008a16:	440b      	add	r3, r1
 8008a18:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8008a1c:	681a      	ldr	r2, [r3, #0]
 8008a1e:	78fb      	ldrb	r3, [r7, #3]
 8008a20:	4619      	mov	r1, r3
 8008a22:	f7fe fdfd 	bl	8007620 <USBD_LL_DataOutStage>
}
 8008a26:	bf00      	nop
 8008a28:	3708      	adds	r7, #8
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}

08008a2e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a2e:	b580      	push	{r7, lr}
 8008a30:	b082      	sub	sp, #8
 8008a32:	af00      	add	r7, sp, #0
 8008a34:	6078      	str	r0, [r7, #4]
 8008a36:	460b      	mov	r3, r1
 8008a38:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 8008a40:	78fa      	ldrb	r2, [r7, #3]
 8008a42:	6879      	ldr	r1, [r7, #4]
 8008a44:	4613      	mov	r3, r2
 8008a46:	009b      	lsls	r3, r3, #2
 8008a48:	4413      	add	r3, r2
 8008a4a:	00db      	lsls	r3, r3, #3
 8008a4c:	440b      	add	r3, r1
 8008a4e:	333c      	adds	r3, #60	; 0x3c
 8008a50:	681a      	ldr	r2, [r3, #0]
 8008a52:	78fb      	ldrb	r3, [r7, #3]
 8008a54:	4619      	mov	r1, r3
 8008a56:	f7fe fe54 	bl	8007702 <USBD_LL_DataInStage>
}
 8008a5a:	bf00      	nop
 8008a5c:	3708      	adds	r7, #8
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}

08008a62 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a62:	b580      	push	{r7, lr}
 8008a64:	b082      	sub	sp, #8
 8008a66:	af00      	add	r7, sp, #0
 8008a68:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8008a70:	4618      	mov	r0, r3
 8008a72:	f7fe ff64 	bl	800793e <USBD_LL_SOF>
}
 8008a76:	bf00      	nop
 8008a78:	3708      	adds	r7, #8
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}

08008a7e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a7e:	b580      	push	{r7, lr}
 8008a80:	b084      	sub	sp, #16
 8008a82:	af00      	add	r7, sp, #0
 8008a84:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008a86:	2301      	movs	r3, #1
 8008a88:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	689b      	ldr	r3, [r3, #8]
 8008a8e:	2b02      	cmp	r3, #2
 8008a90:	d001      	beq.n	8008a96 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008a92:	f7f7 fd55 	bl	8000540 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8008a9c:	7bfa      	ldrb	r2, [r7, #15]
 8008a9e:	4611      	mov	r1, r2
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	f7fe ff14 	bl	80078ce <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8008aac:	4618      	mov	r0, r3
 8008aae:	f7fe fecd 	bl	800784c <USBD_LL_Reset>
}
 8008ab2:	bf00      	nop
 8008ab4:	3710      	adds	r7, #16
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	bd80      	pop	{r7, pc}
	...

08008abc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b082      	sub	sp, #8
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8008aca:	4618      	mov	r0, r3
 8008acc:	f7fe ff0e 	bl	80078ec <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	699b      	ldr	r3, [r3, #24]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d005      	beq.n	8008ae4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008ad8:	4b04      	ldr	r3, [pc, #16]	; (8008aec <HAL_PCD_SuspendCallback+0x30>)
 8008ada:	691b      	ldr	r3, [r3, #16]
 8008adc:	4a03      	ldr	r2, [pc, #12]	; (8008aec <HAL_PCD_SuspendCallback+0x30>)
 8008ade:	f043 0306 	orr.w	r3, r3, #6
 8008ae2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008ae4:	bf00      	nop
 8008ae6:	3708      	adds	r7, #8
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}
 8008aec:	e000ed00 	.word	0xe000ed00

08008af0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b082      	sub	sp, #8
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8008afe:	4618      	mov	r0, r3
 8008b00:	f7fe ff08 	bl	8007914 <USBD_LL_Resume>
}
 8008b04:	bf00      	nop
 8008b06:	3708      	adds	r7, #8
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bd80      	pop	{r7, pc}

08008b0c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b082      	sub	sp, #8
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8008b14:	4a28      	ldr	r2, [pc, #160]	; (8008bb8 <USBD_LL_Init+0xac>)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f8c2 32ec 	str.w	r3, [r2, #748]	; 0x2ec
  pdev->pData = &hpcd_USB_FS;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	4a26      	ldr	r2, [pc, #152]	; (8008bb8 <USBD_LL_Init+0xac>)
 8008b20:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8008b24:	4b24      	ldr	r3, [pc, #144]	; (8008bb8 <USBD_LL_Init+0xac>)
 8008b26:	4a25      	ldr	r2, [pc, #148]	; (8008bbc <USBD_LL_Init+0xb0>)
 8008b28:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008b2a:	4b23      	ldr	r3, [pc, #140]	; (8008bb8 <USBD_LL_Init+0xac>)
 8008b2c:	2208      	movs	r2, #8
 8008b2e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008b30:	4b21      	ldr	r3, [pc, #132]	; (8008bb8 <USBD_LL_Init+0xac>)
 8008b32:	2202      	movs	r2, #2
 8008b34:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8008b36:	4b20      	ldr	r3, [pc, #128]	; (8008bb8 <USBD_LL_Init+0xac>)
 8008b38:	2200      	movs	r2, #0
 8008b3a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008b3c:	4b1e      	ldr	r3, [pc, #120]	; (8008bb8 <USBD_LL_Init+0xac>)
 8008b3e:	2200      	movs	r2, #0
 8008b40:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8008b42:	4b1d      	ldr	r3, [pc, #116]	; (8008bb8 <USBD_LL_Init+0xac>)
 8008b44:	2200      	movs	r2, #0
 8008b46:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8008b48:	481b      	ldr	r0, [pc, #108]	; (8008bb8 <USBD_LL_Init+0xac>)
 8008b4a:	f7f9 fb46 	bl	80021da <HAL_PCD_Init>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d001      	beq.n	8008b58 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8008b54:	f7f7 fcf4 	bl	8000540 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008b5e:	2318      	movs	r3, #24
 8008b60:	2200      	movs	r2, #0
 8008b62:	2100      	movs	r1, #0
 8008b64:	f7fb f865 	bl	8003c32 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008b6e:	2358      	movs	r3, #88	; 0x58
 8008b70:	2200      	movs	r2, #0
 8008b72:	2180      	movs	r1, #128	; 0x80
 8008b74:	f7fb f85d 	bl	8003c32 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008b7e:	23c0      	movs	r3, #192	; 0xc0
 8008b80:	2200      	movs	r2, #0
 8008b82:	2181      	movs	r1, #129	; 0x81
 8008b84:	f7fb f855 	bl	8003c32 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008b8e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8008b92:	2200      	movs	r2, #0
 8008b94:	2101      	movs	r1, #1
 8008b96:	f7fb f84c 	bl	8003c32 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008ba0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	2182      	movs	r1, #130	; 0x82
 8008ba8:	f7fb f843 	bl	8003c32 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8008bac:	2300      	movs	r3, #0
}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	3708      	adds	r7, #8
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}
 8008bb6:	bf00      	nop
 8008bb8:	20000f0c 	.word	0x20000f0c
 8008bbc:	40005c00 	.word	0x40005c00

08008bc0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b084      	sub	sp, #16
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008bcc:	2300      	movs	r3, #0
 8008bce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f7f9 fbfe 	bl	80023d8 <HAL_PCD_Start>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008be0:	7bfb      	ldrb	r3, [r7, #15]
 8008be2:	4618      	mov	r0, r3
 8008be4:	f000 f94e 	bl	8008e84 <USBD_Get_USB_Status>
 8008be8:	4603      	mov	r3, r0
 8008bea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008bec:	7bbb      	ldrb	r3, [r7, #14]
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	3710      	adds	r7, #16
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}

08008bf6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008bf6:	b580      	push	{r7, lr}
 8008bf8:	b084      	sub	sp, #16
 8008bfa:	af00      	add	r7, sp, #0
 8008bfc:	6078      	str	r0, [r7, #4]
 8008bfe:	4608      	mov	r0, r1
 8008c00:	4611      	mov	r1, r2
 8008c02:	461a      	mov	r2, r3
 8008c04:	4603      	mov	r3, r0
 8008c06:	70fb      	strb	r3, [r7, #3]
 8008c08:	460b      	mov	r3, r1
 8008c0a:	70bb      	strb	r3, [r7, #2]
 8008c0c:	4613      	mov	r3, r2
 8008c0e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c10:	2300      	movs	r3, #0
 8008c12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c14:	2300      	movs	r3, #0
 8008c16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008c1e:	78bb      	ldrb	r3, [r7, #2]
 8008c20:	883a      	ldrh	r2, [r7, #0]
 8008c22:	78f9      	ldrb	r1, [r7, #3]
 8008c24:	f7f9 fd53 	bl	80026ce <HAL_PCD_EP_Open>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c2c:	7bfb      	ldrb	r3, [r7, #15]
 8008c2e:	4618      	mov	r0, r3
 8008c30:	f000 f928 	bl	8008e84 <USBD_Get_USB_Status>
 8008c34:	4603      	mov	r3, r0
 8008c36:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c38:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	3710      	adds	r7, #16
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}

08008c42 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008c42:	b580      	push	{r7, lr}
 8008c44:	b084      	sub	sp, #16
 8008c46:	af00      	add	r7, sp, #0
 8008c48:	6078      	str	r0, [r7, #4]
 8008c4a:	460b      	mov	r3, r1
 8008c4c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c52:	2300      	movs	r3, #0
 8008c54:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008c5c:	78fa      	ldrb	r2, [r7, #3]
 8008c5e:	4611      	mov	r1, r2
 8008c60:	4618      	mov	r0, r3
 8008c62:	f7f9 fd91 	bl	8002788 <HAL_PCD_EP_Close>
 8008c66:	4603      	mov	r3, r0
 8008c68:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c6a:	7bfb      	ldrb	r3, [r7, #15]
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f000 f909 	bl	8008e84 <USBD_Get_USB_Status>
 8008c72:	4603      	mov	r3, r0
 8008c74:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c76:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c78:	4618      	mov	r0, r3
 8008c7a:	3710      	adds	r7, #16
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bd80      	pop	{r7, pc}

08008c80 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b084      	sub	sp, #16
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
 8008c88:	460b      	mov	r3, r1
 8008c8a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c90:	2300      	movs	r3, #0
 8008c92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008c9a:	78fa      	ldrb	r2, [r7, #3]
 8008c9c:	4611      	mov	r1, r2
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	f7f9 fe39 	bl	8002916 <HAL_PCD_EP_SetStall>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ca8:	7bfb      	ldrb	r3, [r7, #15]
 8008caa:	4618      	mov	r0, r3
 8008cac:	f000 f8ea 	bl	8008e84 <USBD_Get_USB_Status>
 8008cb0:	4603      	mov	r3, r0
 8008cb2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008cb4:	7bbb      	ldrb	r3, [r7, #14]
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	3710      	adds	r7, #16
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}

08008cbe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008cbe:	b580      	push	{r7, lr}
 8008cc0:	b084      	sub	sp, #16
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	6078      	str	r0, [r7, #4]
 8008cc6:	460b      	mov	r3, r1
 8008cc8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008cce:	2300      	movs	r3, #0
 8008cd0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008cd8:	78fa      	ldrb	r2, [r7, #3]
 8008cda:	4611      	mov	r1, r2
 8008cdc:	4618      	mov	r0, r3
 8008cde:	f7f9 fe7a 	bl	80029d6 <HAL_PCD_EP_ClrStall>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ce6:	7bfb      	ldrb	r3, [r7, #15]
 8008ce8:	4618      	mov	r0, r3
 8008cea:	f000 f8cb 	bl	8008e84 <USBD_Get_USB_Status>
 8008cee:	4603      	mov	r3, r0
 8008cf0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008cf2:	7bbb      	ldrb	r3, [r7, #14]
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	3710      	adds	r7, #16
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}

08008cfc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008cfc:	b480      	push	{r7}
 8008cfe:	b085      	sub	sp, #20
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
 8008d04:	460b      	mov	r3, r1
 8008d06:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008d0e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008d10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	da0c      	bge.n	8008d32 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008d18:	78fb      	ldrb	r3, [r7, #3]
 8008d1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d1e:	68f9      	ldr	r1, [r7, #12]
 8008d20:	1c5a      	adds	r2, r3, #1
 8008d22:	4613      	mov	r3, r2
 8008d24:	009b      	lsls	r3, r3, #2
 8008d26:	4413      	add	r3, r2
 8008d28:	00db      	lsls	r3, r3, #3
 8008d2a:	440b      	add	r3, r1
 8008d2c:	3302      	adds	r3, #2
 8008d2e:	781b      	ldrb	r3, [r3, #0]
 8008d30:	e00b      	b.n	8008d4a <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008d32:	78fb      	ldrb	r3, [r7, #3]
 8008d34:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008d38:	68f9      	ldr	r1, [r7, #12]
 8008d3a:	4613      	mov	r3, r2
 8008d3c:	009b      	lsls	r3, r3, #2
 8008d3e:	4413      	add	r3, r2
 8008d40:	00db      	lsls	r3, r3, #3
 8008d42:	440b      	add	r3, r1
 8008d44:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8008d48:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3714      	adds	r7, #20
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bc80      	pop	{r7}
 8008d52:	4770      	bx	lr

08008d54 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	460b      	mov	r3, r1
 8008d5e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d60:	2300      	movs	r3, #0
 8008d62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d64:	2300      	movs	r3, #0
 8008d66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008d6e:	78fa      	ldrb	r2, [r7, #3]
 8008d70:	4611      	mov	r1, r2
 8008d72:	4618      	mov	r0, r3
 8008d74:	f7f9 fc86 	bl	8002684 <HAL_PCD_SetAddress>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d7c:	7bfb      	ldrb	r3, [r7, #15]
 8008d7e:	4618      	mov	r0, r3
 8008d80:	f000 f880 	bl	8008e84 <USBD_Get_USB_Status>
 8008d84:	4603      	mov	r3, r0
 8008d86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d88:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3710      	adds	r7, #16
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}

08008d92 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008d92:	b580      	push	{r7, lr}
 8008d94:	b086      	sub	sp, #24
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	60f8      	str	r0, [r7, #12]
 8008d9a:	607a      	str	r2, [r7, #4]
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	460b      	mov	r3, r1
 8008da0:	72fb      	strb	r3, [r7, #11]
 8008da2:	4613      	mov	r3, r2
 8008da4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008da6:	2300      	movs	r3, #0
 8008da8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008daa:	2300      	movs	r3, #0
 8008dac:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008db4:	893b      	ldrh	r3, [r7, #8]
 8008db6:	7af9      	ldrb	r1, [r7, #11]
 8008db8:	687a      	ldr	r2, [r7, #4]
 8008dba:	f7f9 fd75 	bl	80028a8 <HAL_PCD_EP_Transmit>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008dc2:	7dfb      	ldrb	r3, [r7, #23]
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	f000 f85d 	bl	8008e84 <USBD_Get_USB_Status>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008dce:	7dbb      	ldrb	r3, [r7, #22]
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	3718      	adds	r7, #24
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bd80      	pop	{r7, pc}

08008dd8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b086      	sub	sp, #24
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	60f8      	str	r0, [r7, #12]
 8008de0:	607a      	str	r2, [r7, #4]
 8008de2:	461a      	mov	r2, r3
 8008de4:	460b      	mov	r3, r1
 8008de6:	72fb      	strb	r3, [r7, #11]
 8008de8:	4613      	mov	r3, r2
 8008dea:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008dec:	2300      	movs	r3, #0
 8008dee:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008df0:	2300      	movs	r3, #0
 8008df2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008dfa:	893b      	ldrh	r3, [r7, #8]
 8008dfc:	7af9      	ldrb	r1, [r7, #11]
 8008dfe:	687a      	ldr	r2, [r7, #4]
 8008e00:	f7f9 fd0a 	bl	8002818 <HAL_PCD_EP_Receive>
 8008e04:	4603      	mov	r3, r0
 8008e06:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e08:	7dfb      	ldrb	r3, [r7, #23]
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	f000 f83a 	bl	8008e84 <USBD_Get_USB_Status>
 8008e10:	4603      	mov	r3, r0
 8008e12:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008e14:	7dbb      	ldrb	r3, [r7, #22]
}
 8008e16:	4618      	mov	r0, r3
 8008e18:	3718      	adds	r7, #24
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}

08008e1e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e1e:	b580      	push	{r7, lr}
 8008e20:	b082      	sub	sp, #8
 8008e22:	af00      	add	r7, sp, #0
 8008e24:	6078      	str	r0, [r7, #4]
 8008e26:	460b      	mov	r3, r1
 8008e28:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008e30:	78fa      	ldrb	r2, [r7, #3]
 8008e32:	4611      	mov	r1, r2
 8008e34:	4618      	mov	r0, r3
 8008e36:	f7f9 fd20 	bl	800287a <HAL_PCD_EP_GetRxCount>
 8008e3a:	4603      	mov	r3, r0
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	3708      	adds	r7, #8
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}

08008e44 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b083      	sub	sp, #12
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008e4c:	4b02      	ldr	r3, [pc, #8]	; (8008e58 <USBD_static_malloc+0x14>)
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	370c      	adds	r7, #12
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bc80      	pop	{r7}
 8008e56:	4770      	bx	lr
 8008e58:	200011fc 	.word	0x200011fc

08008e5c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b083      	sub	sp, #12
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]

}
 8008e64:	bf00      	nop
 8008e66:	370c      	adds	r7, #12
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bc80      	pop	{r7}
 8008e6c:	4770      	bx	lr

08008e6e <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e6e:	b480      	push	{r7}
 8008e70:	b083      	sub	sp, #12
 8008e72:	af00      	add	r7, sp, #0
 8008e74:	6078      	str	r0, [r7, #4]
 8008e76:	460b      	mov	r3, r1
 8008e78:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8008e7a:	bf00      	nop
 8008e7c:	370c      	adds	r7, #12
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bc80      	pop	{r7}
 8008e82:	4770      	bx	lr

08008e84 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008e84:	b480      	push	{r7}
 8008e86:	b085      	sub	sp, #20
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008e92:	79fb      	ldrb	r3, [r7, #7]
 8008e94:	2b03      	cmp	r3, #3
 8008e96:	d817      	bhi.n	8008ec8 <USBD_Get_USB_Status+0x44>
 8008e98:	a201      	add	r2, pc, #4	; (adr r2, 8008ea0 <USBD_Get_USB_Status+0x1c>)
 8008e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e9e:	bf00      	nop
 8008ea0:	08008eb1 	.word	0x08008eb1
 8008ea4:	08008eb7 	.word	0x08008eb7
 8008ea8:	08008ebd 	.word	0x08008ebd
 8008eac:	08008ec3 	.word	0x08008ec3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	73fb      	strb	r3, [r7, #15]
    break;
 8008eb4:	e00b      	b.n	8008ece <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008eb6:	2302      	movs	r3, #2
 8008eb8:	73fb      	strb	r3, [r7, #15]
    break;
 8008eba:	e008      	b.n	8008ece <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	73fb      	strb	r3, [r7, #15]
    break;
 8008ec0:	e005      	b.n	8008ece <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008ec2:	2302      	movs	r3, #2
 8008ec4:	73fb      	strb	r3, [r7, #15]
    break;
 8008ec6:	e002      	b.n	8008ece <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008ec8:	2302      	movs	r3, #2
 8008eca:	73fb      	strb	r3, [r7, #15]
    break;
 8008ecc:	bf00      	nop
  }
  return usb_status;
 8008ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3714      	adds	r7, #20
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bc80      	pop	{r7}
 8008ed8:	4770      	bx	lr
 8008eda:	bf00      	nop

08008edc <memset>:
 8008edc:	4603      	mov	r3, r0
 8008ede:	4402      	add	r2, r0
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d100      	bne.n	8008ee6 <memset+0xa>
 8008ee4:	4770      	bx	lr
 8008ee6:	f803 1b01 	strb.w	r1, [r3], #1
 8008eea:	e7f9      	b.n	8008ee0 <memset+0x4>

08008eec <__libc_init_array>:
 8008eec:	b570      	push	{r4, r5, r6, lr}
 8008eee:	2600      	movs	r6, #0
 8008ef0:	4d0c      	ldr	r5, [pc, #48]	; (8008f24 <__libc_init_array+0x38>)
 8008ef2:	4c0d      	ldr	r4, [pc, #52]	; (8008f28 <__libc_init_array+0x3c>)
 8008ef4:	1b64      	subs	r4, r4, r5
 8008ef6:	10a4      	asrs	r4, r4, #2
 8008ef8:	42a6      	cmp	r6, r4
 8008efa:	d109      	bne.n	8008f10 <__libc_init_array+0x24>
 8008efc:	f000 f81a 	bl	8008f34 <_init>
 8008f00:	2600      	movs	r6, #0
 8008f02:	4d0a      	ldr	r5, [pc, #40]	; (8008f2c <__libc_init_array+0x40>)
 8008f04:	4c0a      	ldr	r4, [pc, #40]	; (8008f30 <__libc_init_array+0x44>)
 8008f06:	1b64      	subs	r4, r4, r5
 8008f08:	10a4      	asrs	r4, r4, #2
 8008f0a:	42a6      	cmp	r6, r4
 8008f0c:	d105      	bne.n	8008f1a <__libc_init_array+0x2e>
 8008f0e:	bd70      	pop	{r4, r5, r6, pc}
 8008f10:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f14:	4798      	blx	r3
 8008f16:	3601      	adds	r6, #1
 8008f18:	e7ee      	b.n	8008ef8 <__libc_init_array+0xc>
 8008f1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f1e:	4798      	blx	r3
 8008f20:	3601      	adds	r6, #1
 8008f22:	e7f2      	b.n	8008f0a <__libc_init_array+0x1e>
 8008f24:	08008ff0 	.word	0x08008ff0
 8008f28:	08008ff0 	.word	0x08008ff0
 8008f2c:	08008ff0 	.word	0x08008ff0
 8008f30:	08008ff4 	.word	0x08008ff4

08008f34 <_init>:
 8008f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f36:	bf00      	nop
 8008f38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f3a:	bc08      	pop	{r3}
 8008f3c:	469e      	mov	lr, r3
 8008f3e:	4770      	bx	lr

08008f40 <_fini>:
 8008f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f42:	bf00      	nop
 8008f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f46:	bc08      	pop	{r3}
 8008f48:	469e      	mov	lr, r3
 8008f4a:	4770      	bx	lr
