/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [13:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_1_15z = ~(celloutsig_1_4z | celloutsig_1_13z[1]);
  assign celloutsig_1_0z = ~((in_data[136] | in_data[153]) & in_data[180]);
  assign celloutsig_1_8z = ~((celloutsig_1_6z | celloutsig_1_6z) & celloutsig_1_3z);
  assign celloutsig_1_1z = in_data[106] | in_data[126];
  assign celloutsig_1_14z = { celloutsig_1_13z[4:1], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z } / { 1'h1, celloutsig_1_12z[3:1], celloutsig_1_3z, celloutsig_1_13z[4:1], celloutsig_1_13z[3], celloutsig_1_9z };
  assign celloutsig_0_1z = in_data[89:87] >= celloutsig_0_0z[10:8];
  assign celloutsig_1_7z = in_data[155:143] >= { in_data[111:100], celloutsig_1_2z };
  assign celloutsig_0_8z = { in_data[92:84], celloutsig_0_6z, celloutsig_0_4z } <= { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_3z = ! in_data[44:42];
  assign celloutsig_0_4z = ! celloutsig_0_0z[6:4];
  assign celloutsig_1_2z = ! { in_data[160:132], celloutsig_1_1z };
  assign celloutsig_1_5z = ! { in_data[133], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = ! { in_data[133:129], celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[71] ? in_data[13:2] : in_data[56:45];
  assign celloutsig_0_5z = celloutsig_0_0z[0] ? { celloutsig_0_0z[6:4], celloutsig_0_3z, celloutsig_0_1z } : { celloutsig_0_0z[1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_12z = ~ { in_data[147:136], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_11z = celloutsig_1_1z & celloutsig_1_4z;
  assign celloutsig_0_6z = ~((celloutsig_0_3z & celloutsig_0_0z[3]) | celloutsig_0_4z);
  assign celloutsig_1_18z = ~((celloutsig_1_14z[1] & celloutsig_1_4z) | celloutsig_1_15z);
  assign celloutsig_1_19z = ~((celloutsig_1_3z & celloutsig_1_7z) | celloutsig_1_7z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_7z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_7z = { celloutsig_0_0z[4:3], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_3z = ~((in_data[136] & celloutsig_1_0z) | (in_data[170] & celloutsig_1_0z));
  assign celloutsig_1_9z = ~((celloutsig_1_8z & celloutsig_1_0z) | (celloutsig_1_5z & celloutsig_1_2z));
  assign celloutsig_0_2z = ~((in_data[9] & celloutsig_0_0z[1]) | (celloutsig_0_1z & celloutsig_0_0z[7]));
  assign { celloutsig_1_13z[4], celloutsig_1_13z[1], celloutsig_1_13z[3:2] } = ~ { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_13z[0] = celloutsig_1_13z[3];
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
