

================================================================
== Vivado HLS Report for 'getSequence'
================================================================
* Date:           Thu Jul 28 06:40:29 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        viterbi_2_1_4
* Solution:       solution1
* Product family: spartan7
* Target device:  xc7s100-fgga676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.787|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    192|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       3|    192|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      240|    160|  128000|  64000|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |and_ln434_fu_98_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln439_fu_116_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln444_fu_128_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln449_fu_146_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln454_fu_158_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln459_fu_176_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln464_fu_188_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln469_fu_206_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln474_fu_212_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln479_fu_224_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln484_fu_230_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln489_fu_242_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln494_fu_248_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln499_fu_260_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln504_fu_266_p2          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln429_fu_80_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln434_1_fu_92_p2        |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln434_fu_86_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln439_1_fu_110_p2       |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln439_fu_104_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln444_fu_122_p2         |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln449_1_fu_140_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln449_fu_134_p2         |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln454_fu_152_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln459_1_fu_170_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln459_fu_164_p2         |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln464_fu_182_p2         |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln469_1_fu_200_p2       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln469_fu_194_p2         |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln479_fu_218_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln489_fu_236_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln499_fu_254_p2         |   icmp   |      0|  0|   9|           3|           2|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |or_ln429_fu_74_p2            |    or    |      0|  0|   3|           3|           3|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 192|          72|          59|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |bitSequence_decoded      |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  getSequence | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  getSequence | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  getSequence | return value |
|ap_done    | out |    1| ap_ctrl_hs |  getSequence | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  getSequence | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  getSequence | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |  getSequence | return value |
|ap_return  | out |    1| ap_ctrl_hs |  getSequence | return value |
|stateA     |  in |    4|   ap_none  |    stateA    |    scalar    |
|stateB     |  in |    4|   ap_none  |    stateB    |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%stateB_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %stateB)" [viterbi_2_1_4/viterbi.cpp:392]   --->   Operation 3 'read' 'stateB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%stateA_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %stateA)" [viterbi_2_1_4/viterbi.cpp:392]   --->   Operation 4 'read' 'stateA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln429 = trunc i4 %stateB_read to i3" [viterbi_2_1_4/viterbi.cpp:429]   --->   Operation 5 'trunc' 'trunc_ln429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln429_1 = trunc i4 %stateA_read to i3" [viterbi_2_1_4/viterbi.cpp:429]   --->   Operation 6 'trunc' 'trunc_ln429_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln429)   --->   "%or_ln429 = or i3 %trunc_ln429, %trunc_ln429_1" [viterbi_2_1_4/viterbi.cpp:429]   --->   Operation 7 'or' 'or_ln429' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.98ns) (out node of the LUT)   --->   "%icmp_ln429 = icmp eq i3 %or_ln429, 0" [viterbi_2_1_4/viterbi.cpp:429]   --->   Operation 8 'icmp' 'icmp_ln429' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %icmp_ln429, label %1, label %2" [viterbi_2_1_4/viterbi.cpp:429]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.98ns)   --->   "%icmp_ln434 = icmp eq i3 %trunc_ln429, 0" [viterbi_2_1_4/viterbi.cpp:434]   --->   Operation 10 'icmp' 'icmp_ln434' <Predicate = (!icmp_ln429)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.98ns)   --->   "%icmp_ln434_1 = icmp eq i3 %trunc_ln429_1, 1" [viterbi_2_1_4/viterbi.cpp:434]   --->   Operation 11 'icmp' 'icmp_ln434_1' <Predicate = (!icmp_ln429)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.80ns)   --->   "%and_ln434 = and i1 %icmp_ln434, %icmp_ln434_1" [viterbi_2_1_4/viterbi.cpp:434]   --->   Operation 12 'and' 'and_ln434' <Predicate = (!icmp_ln429)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %and_ln434, label %3, label %4" [viterbi_2_1_4/viterbi.cpp:434]   --->   Operation 13 'br' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.98ns)   --->   "%icmp_ln439 = icmp eq i3 %trunc_ln429, 1" [viterbi_2_1_4/viterbi.cpp:439]   --->   Operation 14 'icmp' 'icmp_ln439' <Predicate = (!icmp_ln429 & !and_ln434)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.98ns)   --->   "%icmp_ln439_1 = icmp eq i3 %trunc_ln429_1, 2" [viterbi_2_1_4/viterbi.cpp:439]   --->   Operation 15 'icmp' 'icmp_ln439_1' <Predicate = (!icmp_ln429 & !and_ln434)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.80ns)   --->   "%and_ln439 = and i1 %icmp_ln439, %icmp_ln439_1" [viterbi_2_1_4/viterbi.cpp:439]   --->   Operation 16 'and' 'and_ln439' <Predicate = (!icmp_ln429 & !and_ln434)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %and_ln439, label %5, label %6" [viterbi_2_1_4/viterbi.cpp:439]   --->   Operation 17 'br' <Predicate = (!icmp_ln429 & !and_ln434)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.98ns)   --->   "%icmp_ln444 = icmp eq i3 %trunc_ln429_1, 3" [viterbi_2_1_4/viterbi.cpp:444]   --->   Operation 18 'icmp' 'icmp_ln444' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.80ns)   --->   "%and_ln444 = and i1 %icmp_ln439, %icmp_ln444" [viterbi_2_1_4/viterbi.cpp:444]   --->   Operation 19 'and' 'and_ln444' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %and_ln444, label %7, label %8" [viterbi_2_1_4/viterbi.cpp:444]   --->   Operation 20 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.98ns)   --->   "%icmp_ln449 = icmp eq i3 %trunc_ln429, 2" [viterbi_2_1_4/viterbi.cpp:449]   --->   Operation 21 'icmp' 'icmp_ln449' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.98ns)   --->   "%icmp_ln449_1 = icmp eq i3 %trunc_ln429_1, -4" [viterbi_2_1_4/viterbi.cpp:449]   --->   Operation 22 'icmp' 'icmp_ln449_1' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%and_ln449 = and i1 %icmp_ln449, %icmp_ln449_1" [viterbi_2_1_4/viterbi.cpp:449]   --->   Operation 23 'and' 'and_ln449' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %and_ln449, label %9, label %10" [viterbi_2_1_4/viterbi.cpp:449]   --->   Operation 24 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.98ns)   --->   "%icmp_ln454 = icmp eq i3 %trunc_ln429_1, -3" [viterbi_2_1_4/viterbi.cpp:454]   --->   Operation 25 'icmp' 'icmp_ln454' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.80ns)   --->   "%and_ln454 = and i1 %icmp_ln449, %icmp_ln454" [viterbi_2_1_4/viterbi.cpp:454]   --->   Operation 26 'and' 'and_ln454' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %and_ln454, label %11, label %12" [viterbi_2_1_4/viterbi.cpp:454]   --->   Operation 27 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.98ns)   --->   "%icmp_ln459 = icmp eq i3 %trunc_ln429, 3" [viterbi_2_1_4/viterbi.cpp:459]   --->   Operation 28 'icmp' 'icmp_ln459' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.98ns)   --->   "%icmp_ln459_1 = icmp eq i3 %trunc_ln429_1, -2" [viterbi_2_1_4/viterbi.cpp:459]   --->   Operation 29 'icmp' 'icmp_ln459_1' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.80ns)   --->   "%and_ln459 = and i1 %icmp_ln459, %icmp_ln459_1" [viterbi_2_1_4/viterbi.cpp:459]   --->   Operation 30 'and' 'and_ln459' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %and_ln459, label %13, label %14" [viterbi_2_1_4/viterbi.cpp:459]   --->   Operation 31 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.98ns)   --->   "%icmp_ln464 = icmp eq i3 %trunc_ln429_1, -1" [viterbi_2_1_4/viterbi.cpp:464]   --->   Operation 32 'icmp' 'icmp_ln464' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.80ns)   --->   "%and_ln464 = and i1 %icmp_ln459, %icmp_ln464" [viterbi_2_1_4/viterbi.cpp:464]   --->   Operation 33 'and' 'and_ln464' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %and_ln464, label %15, label %16" [viterbi_2_1_4/viterbi.cpp:464]   --->   Operation 34 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.98ns)   --->   "%icmp_ln469 = icmp eq i3 %trunc_ln429, -4" [viterbi_2_1_4/viterbi.cpp:469]   --->   Operation 35 'icmp' 'icmp_ln469' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.98ns)   --->   "%icmp_ln469_1 = icmp eq i3 %trunc_ln429_1, 0" [viterbi_2_1_4/viterbi.cpp:469]   --->   Operation 36 'icmp' 'icmp_ln469_1' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.80ns)   --->   "%and_ln469 = and i1 %icmp_ln469, %icmp_ln469_1" [viterbi_2_1_4/viterbi.cpp:469]   --->   Operation 37 'and' 'and_ln469' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %and_ln469, label %17, label %18" [viterbi_2_1_4/viterbi.cpp:469]   --->   Operation 38 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.80ns)   --->   "%and_ln474 = and i1 %icmp_ln469, %icmp_ln434_1" [viterbi_2_1_4/viterbi.cpp:474]   --->   Operation 39 'and' 'and_ln474' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %and_ln474, label %19, label %20" [viterbi_2_1_4/viterbi.cpp:474]   --->   Operation 40 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.98ns)   --->   "%icmp_ln479 = icmp eq i3 %trunc_ln429, -3" [viterbi_2_1_4/viterbi.cpp:479]   --->   Operation 41 'icmp' 'icmp_ln479' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.80ns)   --->   "%and_ln479 = and i1 %icmp_ln479, %icmp_ln439_1" [viterbi_2_1_4/viterbi.cpp:479]   --->   Operation 42 'and' 'and_ln479' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %and_ln479, label %21, label %22" [viterbi_2_1_4/viterbi.cpp:479]   --->   Operation 43 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.80ns)   --->   "%and_ln484 = and i1 %icmp_ln479, %icmp_ln444" [viterbi_2_1_4/viterbi.cpp:484]   --->   Operation 44 'and' 'and_ln484' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %and_ln484, label %23, label %24" [viterbi_2_1_4/viterbi.cpp:484]   --->   Operation 45 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.98ns)   --->   "%icmp_ln489 = icmp eq i3 %trunc_ln429, -2" [viterbi_2_1_4/viterbi.cpp:489]   --->   Operation 46 'icmp' 'icmp_ln489' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.80ns)   --->   "%and_ln489 = and i1 %icmp_ln489, %icmp_ln449_1" [viterbi_2_1_4/viterbi.cpp:489]   --->   Operation 47 'and' 'and_ln489' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %and_ln489, label %25, label %26" [viterbi_2_1_4/viterbi.cpp:489]   --->   Operation 48 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.80ns)   --->   "%and_ln494 = and i1 %icmp_ln489, %icmp_ln454" [viterbi_2_1_4/viterbi.cpp:494]   --->   Operation 49 'and' 'and_ln494' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & !and_ln489)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %and_ln494, label %27, label %28" [viterbi_2_1_4/viterbi.cpp:494]   --->   Operation 50 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & !and_ln489)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.98ns)   --->   "%icmp_ln499 = icmp eq i3 %trunc_ln429, -1" [viterbi_2_1_4/viterbi.cpp:499]   --->   Operation 51 'icmp' 'icmp_ln499' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & !and_ln489 & !and_ln494)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.80ns)   --->   "%and_ln499 = and i1 %icmp_ln499, %icmp_ln459_1" [viterbi_2_1_4/viterbi.cpp:499]   --->   Operation 52 'and' 'and_ln499' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & !and_ln489 & !and_ln494)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %and_ln499, label %29, label %30" [viterbi_2_1_4/viterbi.cpp:499]   --->   Operation 53 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & !and_ln489 & !and_ln494)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.80ns)   --->   "%and_ln504 = and i1 %icmp_ln499, %icmp_ln464" [viterbi_2_1_4/viterbi.cpp:504]   --->   Operation 54 'and' 'and_ln504' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & !and_ln489 & !and_ln494 & !and_ln499)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %and_ln504, label %31, label %._crit_edge" [viterbi_2_1_4/viterbi.cpp:504]   --->   Operation 55 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & !and_ln489 & !and_ln494 & !and_ln499)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.39ns)   --->   "store i1 true, i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:507]   --->   Operation 56 'store' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & !and_ln489 & !and_ln494 & !and_ln499 & and_ln504)> <Delay = 1.39>
ST_1 : Operation 57 [1/1] (1.39ns)   --->   "store i1 true, i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:502]   --->   Operation 57 'store' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & !and_ln489 & !and_ln494 & and_ln499)> <Delay = 1.39>
ST_1 : Operation 58 [1/1] (1.39ns)   --->   "store i1 true, i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:497]   --->   Operation 58 'store' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & !and_ln489 & and_ln494)> <Delay = 1.39>
ST_1 : Operation 59 [1/1] (1.39ns)   --->   "store i1 true, i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:492]   --->   Operation 59 'store' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & and_ln489)> <Delay = 1.39>
ST_1 : Operation 60 [1/1] (1.39ns)   --->   "store i1 true, i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:487]   --->   Operation 60 'store' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & and_ln484)> <Delay = 1.39>
ST_1 : Operation 61 [1/1] (1.39ns)   --->   "store i1 true, i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:482]   --->   Operation 61 'store' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & and_ln479)> <Delay = 1.39>
ST_1 : Operation 62 [1/1] (1.39ns)   --->   "store i1 true, i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:477]   --->   Operation 62 'store' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & and_ln474)> <Delay = 1.39>
ST_1 : Operation 63 [1/1] (1.39ns)   --->   "store i1 true, i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:472]   --->   Operation 63 'store' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & and_ln469)> <Delay = 1.39>
ST_1 : Operation 64 [1/1] (1.39ns)   --->   "store i1 false, i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:467]   --->   Operation 64 'store' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & and_ln464)> <Delay = 1.39>
ST_1 : Operation 65 [1/1] (1.39ns)   --->   "store i1 false, i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:462]   --->   Operation 65 'store' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & and_ln459)> <Delay = 1.39>
ST_1 : Operation 66 [1/1] (1.39ns)   --->   "store i1 false, i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:457]   --->   Operation 66 'store' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & and_ln454)> <Delay = 1.39>
ST_1 : Operation 67 [1/1] (1.39ns)   --->   "store i1 false, i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:452]   --->   Operation 67 'store' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & and_ln449)> <Delay = 1.39>
ST_1 : Operation 68 [1/1] (1.39ns)   --->   "store i1 false, i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:447]   --->   Operation 68 'store' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & and_ln444)> <Delay = 1.39>
ST_1 : Operation 69 [1/1] (1.39ns)   --->   "store i1 false, i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:442]   --->   Operation 69 'store' <Predicate = (!icmp_ln429 & !and_ln434 & and_ln439)> <Delay = 1.39>
ST_1 : Operation 70 [1/1] (1.39ns)   --->   "store i1 false, i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:437]   --->   Operation 70 'store' <Predicate = (!icmp_ln429 & and_ln434)> <Delay = 1.39>
ST_1 : Operation 71 [1/1] (1.39ns)   --->   "store i1 false, i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:432]   --->   Operation 71 'store' <Predicate = (icmp_ln429)> <Delay = 1.39>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [viterbi_2_1_4/viterbi.cpp:393]   --->   Operation 72 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 0, [1 x i8]* @p_str, [6 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [viterbi_2_1_4/viterbi.cpp:393]   --->   Operation 73 'specfucore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br label %._crit_edge" [viterbi_2_1_4/viterbi.cpp:508]   --->   Operation 74 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & !and_ln489 & !and_ln494 & !and_ln499 & and_ln504)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br label %32"   --->   Operation 75 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & !and_ln489 & !and_ln494 & !and_ln499)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br label %32" [viterbi_2_1_4/viterbi.cpp:503]   --->   Operation 76 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & !and_ln489 & !and_ln494 & and_ln499)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "br label %33"   --->   Operation 77 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & !and_ln489 & !and_ln494)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br label %33" [viterbi_2_1_4/viterbi.cpp:498]   --->   Operation 78 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & !and_ln489 & and_ln494)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br label %34"   --->   Operation 79 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & !and_ln489)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "br label %34" [viterbi_2_1_4/viterbi.cpp:493]   --->   Operation 80 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484 & and_ln489)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br label %35"   --->   Operation 81 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & !and_ln484)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br label %35" [viterbi_2_1_4/viterbi.cpp:488]   --->   Operation 82 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479 & and_ln484)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "br label %36"   --->   Operation 83 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & !and_ln479)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br label %36" [viterbi_2_1_4/viterbi.cpp:483]   --->   Operation 84 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474 & and_ln479)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "br label %37"   --->   Operation 85 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & !and_ln474)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br label %37" [viterbi_2_1_4/viterbi.cpp:478]   --->   Operation 86 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469 & and_ln474)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "br label %38"   --->   Operation 87 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & !and_ln469)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br label %38" [viterbi_2_1_4/viterbi.cpp:473]   --->   Operation 88 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464 & and_ln469)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br label %39"   --->   Operation 89 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & !and_ln464)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br label %39" [viterbi_2_1_4/viterbi.cpp:468]   --->   Operation 90 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459 & and_ln464)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "br label %40"   --->   Operation 91 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & !and_ln459)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "br label %40" [viterbi_2_1_4/viterbi.cpp:463]   --->   Operation 92 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454 & and_ln459)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br label %41"   --->   Operation 93 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & !and_ln454)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br label %41" [viterbi_2_1_4/viterbi.cpp:458]   --->   Operation 94 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449 & and_ln454)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "br label %42"   --->   Operation 95 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & !and_ln449)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "br label %42" [viterbi_2_1_4/viterbi.cpp:453]   --->   Operation 96 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444 & and_ln449)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "br label %43"   --->   Operation 97 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & !and_ln444)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br label %43" [viterbi_2_1_4/viterbi.cpp:448]   --->   Operation 98 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439 & and_ln444)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "br label %44"   --->   Operation 99 'br' <Predicate = (!icmp_ln429 & !and_ln434 & !and_ln439)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "br label %44" [viterbi_2_1_4/viterbi.cpp:443]   --->   Operation 100 'br' <Predicate = (!icmp_ln429 & !and_ln434 & and_ln439)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "br label %45"   --->   Operation 101 'br' <Predicate = (!icmp_ln429 & !and_ln434)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "br label %45" [viterbi_2_1_4/viterbi.cpp:438]   --->   Operation 102 'br' <Predicate = (!icmp_ln429 & and_ln434)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "br label %46"   --->   Operation 103 'br' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "br label %46" [viterbi_2_1_4/viterbi.cpp:433]   --->   Operation 104 'br' <Predicate = (icmp_ln429)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%bitSequence_decoded_s = load i1* @bitSequence_decoded, align 1" [viterbi_2_1_4/viterbi.cpp:509]   --->   Operation 105 'load' 'bitSequence_decoded_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "ret i1 %bitSequence_decoded_s" [viterbi_2_1_4/viterbi.cpp:509]   --->   Operation 106 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stateA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stateB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bitSequence_decoded]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stateB_read           (read        ) [ 000]
stateA_read           (read        ) [ 000]
trunc_ln429           (trunc       ) [ 000]
trunc_ln429_1         (trunc       ) [ 000]
or_ln429              (or          ) [ 000]
icmp_ln429            (icmp        ) [ 011]
br_ln429              (br          ) [ 000]
icmp_ln434            (icmp        ) [ 000]
icmp_ln434_1          (icmp        ) [ 000]
and_ln434             (and         ) [ 011]
br_ln434              (br          ) [ 000]
icmp_ln439            (icmp        ) [ 000]
icmp_ln439_1          (icmp        ) [ 000]
and_ln439             (and         ) [ 011]
br_ln439              (br          ) [ 000]
icmp_ln444            (icmp        ) [ 000]
and_ln444             (and         ) [ 011]
br_ln444              (br          ) [ 000]
icmp_ln449            (icmp        ) [ 000]
icmp_ln449_1          (icmp        ) [ 000]
and_ln449             (and         ) [ 011]
br_ln449              (br          ) [ 000]
icmp_ln454            (icmp        ) [ 000]
and_ln454             (and         ) [ 011]
br_ln454              (br          ) [ 000]
icmp_ln459            (icmp        ) [ 000]
icmp_ln459_1          (icmp        ) [ 000]
and_ln459             (and         ) [ 011]
br_ln459              (br          ) [ 000]
icmp_ln464            (icmp        ) [ 000]
and_ln464             (and         ) [ 011]
br_ln464              (br          ) [ 000]
icmp_ln469            (icmp        ) [ 000]
icmp_ln469_1          (icmp        ) [ 000]
and_ln469             (and         ) [ 011]
br_ln469              (br          ) [ 000]
and_ln474             (and         ) [ 011]
br_ln474              (br          ) [ 000]
icmp_ln479            (icmp        ) [ 000]
and_ln479             (and         ) [ 011]
br_ln479              (br          ) [ 000]
and_ln484             (and         ) [ 011]
br_ln484              (br          ) [ 000]
icmp_ln489            (icmp        ) [ 000]
and_ln489             (and         ) [ 011]
br_ln489              (br          ) [ 000]
and_ln494             (and         ) [ 011]
br_ln494              (br          ) [ 000]
icmp_ln499            (icmp        ) [ 000]
and_ln499             (and         ) [ 011]
br_ln499              (br          ) [ 000]
and_ln504             (and         ) [ 011]
br_ln504              (br          ) [ 000]
store_ln507           (store       ) [ 000]
store_ln502           (store       ) [ 000]
store_ln497           (store       ) [ 000]
store_ln492           (store       ) [ 000]
store_ln487           (store       ) [ 000]
store_ln482           (store       ) [ 000]
store_ln477           (store       ) [ 000]
store_ln472           (store       ) [ 000]
store_ln467           (store       ) [ 000]
store_ln462           (store       ) [ 000]
store_ln457           (store       ) [ 000]
store_ln452           (store       ) [ 000]
store_ln447           (store       ) [ 000]
store_ln442           (store       ) [ 000]
store_ln437           (store       ) [ 000]
store_ln432           (store       ) [ 000]
specpipeline_ln393    (specpipeline) [ 000]
specfucore_ln393      (specfucore  ) [ 000]
br_ln508              (br          ) [ 000]
br_ln0                (br          ) [ 000]
br_ln503              (br          ) [ 000]
br_ln0                (br          ) [ 000]
br_ln498              (br          ) [ 000]
br_ln0                (br          ) [ 000]
br_ln493              (br          ) [ 000]
br_ln0                (br          ) [ 000]
br_ln488              (br          ) [ 000]
br_ln0                (br          ) [ 000]
br_ln483              (br          ) [ 000]
br_ln0                (br          ) [ 000]
br_ln478              (br          ) [ 000]
br_ln0                (br          ) [ 000]
br_ln473              (br          ) [ 000]
br_ln0                (br          ) [ 000]
br_ln468              (br          ) [ 000]
br_ln0                (br          ) [ 000]
br_ln463              (br          ) [ 000]
br_ln0                (br          ) [ 000]
br_ln458              (br          ) [ 000]
br_ln0                (br          ) [ 000]
br_ln453              (br          ) [ 000]
br_ln0                (br          ) [ 000]
br_ln448              (br          ) [ 000]
br_ln0                (br          ) [ 000]
br_ln443              (br          ) [ 000]
br_ln0                (br          ) [ 000]
br_ln438              (br          ) [ 000]
br_ln0                (br          ) [ 000]
br_ln433              (br          ) [ 000]
bitSequence_decoded_s (load        ) [ 000]
ret_ln509             (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stateA">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateA"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stateB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateB"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bitSequence_decoded">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitSequence_decoded"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="stateB_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="4" slack="0"/>
<pin id="44" dir="0" index="1" bw="4" slack="0"/>
<pin id="45" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stateB_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="stateA_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="0"/>
<pin id="50" dir="0" index="1" bw="4" slack="0"/>
<pin id="51" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stateA_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_store_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln507/1 store_ln502/1 store_ln497/1 store_ln492/1 store_ln487/1 store_ln482/1 store_ln477/1 store_ln472/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_store_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln467/1 store_ln462/1 store_ln457/1 store_ln452/1 store_ln447/1 store_ln442/1 store_ln437/1 store_ln432/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="trunc_ln429_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln429/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="trunc_ln429_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln429_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="or_ln429_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="3" slack="0"/>
<pin id="77" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln429/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln429_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="0"/>
<pin id="82" dir="0" index="1" bw="3" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln429/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln434_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="3" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln434/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln434_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln434_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="and_ln434_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln434/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln439_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="3" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln439/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln439_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln439_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="and_ln439_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln439/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln444_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="and_ln444_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln444/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln449_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln449/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln449_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln449_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="and_ln449_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln449/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln454_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="3" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln454/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="and_ln454_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln454/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln459_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln459/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln459_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln459_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="and_ln459_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln459/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln464_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="3" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln464/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="and_ln464_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln464/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln469_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln469/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln469_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln469_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="and_ln469_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln469/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="and_ln474_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln474/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln479_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln479/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="and_ln479_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln479/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="and_ln484_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln484/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln489_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln489/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="and_ln489_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln489/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="and_ln494_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln494/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln499_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="0" index="1" bw="3" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln499/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="and_ln499_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln499/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="and_ln504_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln504/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="bitSequence_decoded_s_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bitSequence_decoded_s/2 "/>
</bind>
</comp>

<comp id="276" class="1005" name="icmp_ln429_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln429 "/>
</bind>
</comp>

<comp id="280" class="1005" name="and_ln434_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln434 "/>
</bind>
</comp>

<comp id="284" class="1005" name="and_ln439_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln439 "/>
</bind>
</comp>

<comp id="288" class="1005" name="and_ln444_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln444 "/>
</bind>
</comp>

<comp id="292" class="1005" name="and_ln449_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln449 "/>
</bind>
</comp>

<comp id="296" class="1005" name="and_ln454_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln454 "/>
</bind>
</comp>

<comp id="300" class="1005" name="and_ln459_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln459 "/>
</bind>
</comp>

<comp id="304" class="1005" name="and_ln464_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln464 "/>
</bind>
</comp>

<comp id="308" class="1005" name="and_ln469_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln469 "/>
</bind>
</comp>

<comp id="312" class="1005" name="and_ln474_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln474 "/>
</bind>
</comp>

<comp id="316" class="1005" name="and_ln479_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln479 "/>
</bind>
</comp>

<comp id="320" class="1005" name="and_ln484_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln484 "/>
</bind>
</comp>

<comp id="324" class="1005" name="and_ln489_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln489 "/>
</bind>
</comp>

<comp id="328" class="1005" name="and_ln494_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln494 "/>
</bind>
</comp>

<comp id="332" class="1005" name="and_ln499_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln499 "/>
</bind>
</comp>

<comp id="336" class="1005" name="and_ln504_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln504 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="42" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="48" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="66" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="70" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="74" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="66" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="70" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="86" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="92" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="66" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="70" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="104" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="110" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="70" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="104" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="122" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="66" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="70" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="134" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="140" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="70" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="134" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="152" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="66" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="70" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="164" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="70" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="164" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="182" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="66" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="70" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="194" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="194" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="92" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="66" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="110" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="218" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="122" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="66" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="140" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="236" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="152" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="66" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="170" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="254" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="182" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="4" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="80" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="98" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="116" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="128" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="146" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="158" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="176" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="188" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="206" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="212" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="224" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="230" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="242" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="248" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="260" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="266" pin="2"/><net_sink comp="336" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stateA | {}
	Port: stateB | {}
	Port: bitSequence_decoded | {1 }
 - Input state : 
	Port: getSequence : stateA | {1 }
	Port: getSequence : stateB | {1 }
	Port: getSequence : bitSequence_decoded | {2 }
  - Chain level:
	State 1
		or_ln429 : 1
		icmp_ln429 : 1
		br_ln429 : 2
		icmp_ln434 : 1
		icmp_ln434_1 : 1
		and_ln434 : 2
		br_ln434 : 2
		icmp_ln439 : 1
		icmp_ln439_1 : 1
		and_ln439 : 2
		br_ln439 : 2
		icmp_ln444 : 1
		and_ln444 : 2
		br_ln444 : 2
		icmp_ln449 : 1
		icmp_ln449_1 : 1
		and_ln449 : 2
		br_ln449 : 2
		icmp_ln454 : 1
		and_ln454 : 2
		br_ln454 : 2
		icmp_ln459 : 1
		icmp_ln459_1 : 1
		and_ln459 : 2
		br_ln459 : 2
		icmp_ln464 : 1
		and_ln464 : 2
		br_ln464 : 2
		icmp_ln469 : 1
		icmp_ln469_1 : 1
		and_ln469 : 2
		br_ln469 : 2
		and_ln474 : 2
		br_ln474 : 2
		icmp_ln479 : 1
		and_ln479 : 2
		br_ln479 : 2
		and_ln484 : 2
		br_ln484 : 2
		icmp_ln489 : 1
		and_ln489 : 2
		br_ln489 : 2
		and_ln494 : 2
		br_ln494 : 2
		icmp_ln499 : 1
		and_ln499 : 2
		br_ln499 : 2
		and_ln504 : 2
		br_ln504 : 2
	State 2
		ret_ln509 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    icmp_ln429_fu_80    |    0    |    9    |
|          |    icmp_ln434_fu_86    |    0    |    9    |
|          |   icmp_ln434_1_fu_92   |    0    |    9    |
|          |    icmp_ln439_fu_104   |    0    |    9    |
|          |   icmp_ln439_1_fu_110  |    0    |    9    |
|          |    icmp_ln444_fu_122   |    0    |    9    |
|          |    icmp_ln449_fu_134   |    0    |    9    |
|          |   icmp_ln449_1_fu_140  |    0    |    9    |
|   icmp   |    icmp_ln454_fu_152   |    0    |    9    |
|          |    icmp_ln459_fu_164   |    0    |    9    |
|          |   icmp_ln459_1_fu_170  |    0    |    9    |
|          |    icmp_ln464_fu_182   |    0    |    9    |
|          |    icmp_ln469_fu_194   |    0    |    9    |
|          |   icmp_ln469_1_fu_200  |    0    |    9    |
|          |    icmp_ln479_fu_218   |    0    |    9    |
|          |    icmp_ln489_fu_236   |    0    |    9    |
|          |    icmp_ln499_fu_254   |    0    |    9    |
|----------|------------------------|---------|---------|
|          |     and_ln434_fu_98    |    0    |    2    |
|          |    and_ln439_fu_116    |    0    |    2    |
|          |    and_ln444_fu_128    |    0    |    2    |
|          |    and_ln449_fu_146    |    0    |    2    |
|          |    and_ln454_fu_158    |    0    |    2    |
|          |    and_ln459_fu_176    |    0    |    2    |
|          |    and_ln464_fu_188    |    0    |    2    |
|    and   |    and_ln469_fu_206    |    0    |    2    |
|          |    and_ln474_fu_212    |    0    |    2    |
|          |    and_ln479_fu_224    |    0    |    2    |
|          |    and_ln484_fu_230    |    0    |    2    |
|          |    and_ln489_fu_242    |    0    |    2    |
|          |    and_ln494_fu_248    |    0    |    2    |
|          |    and_ln499_fu_260    |    0    |    2    |
|          |    and_ln504_fu_266    |    0    |    2    |
|----------|------------------------|---------|---------|
|    or    |     or_ln429_fu_74     |    0    |    3    |
|----------|------------------------|---------|---------|
|   read   | stateB_read_read_fu_42 |    0    |    0    |
|          | stateA_read_read_fu_48 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln429_fu_66   |    0    |    0    |
|          |   trunc_ln429_1_fu_70  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   186   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| and_ln434_reg_280|    1   |
| and_ln439_reg_284|    1   |
| and_ln444_reg_288|    1   |
| and_ln449_reg_292|    1   |
| and_ln454_reg_296|    1   |
| and_ln459_reg_300|    1   |
| and_ln464_reg_304|    1   |
| and_ln469_reg_308|    1   |
| and_ln474_reg_312|    1   |
| and_ln479_reg_316|    1   |
| and_ln484_reg_320|    1   |
| and_ln489_reg_324|    1   |
| and_ln494_reg_328|    1   |
| and_ln499_reg_332|    1   |
| and_ln504_reg_336|    1   |
|icmp_ln429_reg_276|    1   |
+------------------+--------+
|       Total      |   16   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   186  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   16   |    -   |
+-----------+--------+--------+
|   Total   |   16   |   186  |
+-----------+--------+--------+
