module Mux2x1(
    output reg [31:0] result,
    input [31:0] wire1,
    input [31:0] wire2,
    input [0:0] sel
);

    always @(*)
    begin
        case(sel)
            1'b0: result = wire1;     // Select result1[0] when sel is 000
            1'b1: result = wire2;      // Select result1[1] when sel is 001
            default: result = 32'b0;    // Default to 0 if sel is invalid   
        endcase
    end
    

endmodule
