
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
…
+Loading parts and site information from %s
36*device2A
-/opt/Xilinx/Vivado/2013.3/data/parts/arch.xml2default:defaultZ21-36
’
!Parsing RTL primitives file [%s]
14*netlist2W
C/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
›
*Finished parsing RTL primitives file [%s]
11*netlist2W
C/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
‰
Loaded user repository '%s'.
1135*coregen2N
:/root/NetFPGA-10G-VC709-2013.3/projects/nf10_input_arbiter2default:defaultZ19-1700
Ž
Loaded user repository '%s'.
1135*coregen2S
?/root/NetFPGA-10G-VC709-2013.3/projects/nf10_bram_output_queues2default:defaultZ19-1700
’
Loaded user repository '%s'.
1135*coregen2W
C/root/NetFPGA-10G-VC709-2013.3/projects/nf10_nic_output_port_lookup2default:defaultZ19-1700
r
Loaded Vivado repository '%s'.
1332*coregen25
!/opt/Xilinx/Vivado/2013.3/data/ip2default:defaultZ19-2313
Û
ÀFile '%s' already exists in the project as a part of composite file '%s'. Explicitly adding the file outside the scope of the composite can lead to unintended behaviors and is not recommended.1161*designutils2Ð
»/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v2default:default2¤
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/nf10_input_arbiter_0.xci2default:defaultZ20-1440
z
Command: %s
53*	vivadotcl2R
>synth_design -top vc709_reference_nic -part xc7vx690tffg1761-22default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
Ã
%IP '%s' is locked. Locked reason: %s
1260*coregen21
nf10_nic_output_port_lookup_02default:default2M
9Property 'IS_LOCKED' is set to true by the system or user2default:defaultZ19-2162
º
%IP '%s' is locked. Locked reason: %s
1260*coregen2(
nf10_input_arbiter_02default:default2M
9Property 'IS_LOCKED' is set to true by the system or user2default:defaultZ19-2162
—
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
	xc7vx690t2default:defaultZ17-347
‡
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
	xc7vx690t2default:defaultZ17-349
‚
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2

small_fifo2default:default2Ø
Á/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v2default:default2
382default:default8@Z8-2507
þ
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2&
nf10_input_arbiter2default:default2Ë
´/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v2default:default2
1192default:default8@Z8-2507
þ
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2&
nf10_input_arbiter2default:default2Ë
´/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v2default:default2
1212default:default8@Z8-2507
þ
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2&
nf10_input_arbiter2default:default2Ë
´/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v2default:default2
1222default:default8@Z8-2507
þ
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2&
nf10_input_arbiter2default:default2Ë
´/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v2default:default2
1232default:default8@Z8-2507
œ
doverwriting previous definition of module %s: This can potentially cause a crash or a logic mismatch3673*oasys2*
fallthrough_small_fifo2default:default2Ò
»/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v2default:default2
172default:default8@Z8-4529
±
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2<
(ten_gig_eth_pcs_pma_ip_GT_Common_wrapper2default:default2é
Ò/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v2default:default2
702default:default8@Z8-2507
±
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2<
(ten_gig_eth_pcs_pma_ip_GT_Common_wrapper2default:default2é
Ò/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v2default:default2
792default:default8@Z8-2507
±
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2<
(ten_gig_eth_pcs_pma_ip_GT_Common_wrapper2default:default2é
Ò/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v2default:default2
882default:default8@Z8-2507
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 880.070 ; gain = 165.809
2default:default
•
synthesizing module '%s'638*oasys2'
vc709_reference_nic2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
92default:default8@Z8-638
h
%s*synth2Y
E	Parameter PL_SIM_FAST_LINK_TRAINING bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter USER_CLK2_FREQ bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter AXISTEN_IF_MC_RX_STRADDLE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 5 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
¸
synthesizing module '%s'638*oasys2
IBUF2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
61592default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUF2default:default2
12default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
61592default:default8@Z8-256
¿
synthesizing module '%s'638*oasys2
IBUFDS_GTE22default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
62602default:default8@Z8-638
W
%s*synth2H
4	Parameter CLKCM_CFG bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter CLKRCV_TRST bound to: TRUE - type: string 
2default:default
L
%s*synth2=
)	Parameter CLKSWING_CFG bound to: 2'b11 
2default:default
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS_GTE22default:default2
22default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
62602default:default8@Z8-256
¹
synthesizing module '%s'638*oasys2
OBUF2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
122382default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
R
%s*synth2C
/	Parameter DRIVE bound to: 12 - type: integer 
2default:default
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUF2default:default2
32default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
122382default:default8@Z8-256
»
synthesizing module '%s'638*oasys2
IBUFGDS2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
64842default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
W
%s*synth2H
4	Parameter DIFF_TERM bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFGDS2default:default2
42default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
64842default:default8@Z8-256
·
synthesizing module '%s'638*oasys2
BUFG2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
4342default:default8@Z8-638
ò
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2default:default2
52default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
4342default:default8@Z8-256
‘
synthesizing module '%s'638*oasys2!
clock_control2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd2default:default2
1142default:default8@Z8-638
M
%s*synth2>
*	Parameter hwbuild bound to: 8'b01000001 
2default:default
[
%s*synth2L
8	Parameter interrupt_vector bound to: 12'b011111110000 
2default:default
d
%s*synth2U
A	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
2default:default
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
kcpsm62default:default2“
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
812default:default2
	processor2default:default2
kcpsm62default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd2default:default2
2222default:default8@Z8-3491
‚
synthesizing module '%s'638*oasys2
kcpsm62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
1052default:default8@Z8-638
M
%s*synth2>
*	Parameter hwbuild bound to: 8'b01000001 
2default:default
[
%s*synth2L
8	Parameter interrupt_vector bound to: 12'b011111110000 
2default:default
d
%s*synth2U
A	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
2default:default
µ
,binding component instance '%s' to cell '%s'113*oasys2
	reset_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
6712default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
°
,binding component instance '%s' to cell '%s'113*oasys2
run_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
6822default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2'
internal_reset_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
6872default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
·
,binding component instance '%s' to cell '%s'113*oasys2#
sync_sleep_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
6922default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
2default:default
·
,binding component instance '%s' to cell '%s'113*oasys2
t_state_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
6972default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
µ
,binding component instance '%s' to cell '%s'113*oasys2!
t_state1_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
7082default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
µ
,binding component instance '%s' to cell '%s'113*oasys2!
t_state2_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
7132default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
2default:default
¿
,binding component instance '%s' to cell '%s'113*oasys2'
int_enable_type_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
7192default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
2default:default
¾
,binding component instance '%s' to cell '%s'113*oasys2(
interrupt_enable_lut2default:default2
LUT62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
7302default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
½
,binding component instance '%s' to cell '%s'113*oasys2)
interrupt_enable_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
7402default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2'
sync_interrupt_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
7452default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
2default:default
À
,binding component instance '%s' to cell '%s'113*oasys2(
active_interrupt_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
7502default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
½
,binding component instance '%s' to cell '%s'113*oasys2)
active_interrupt_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
7612default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
º
,binding component instance '%s' to cell '%s'113*oasys2&
interrupt_ack_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
7662default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
2default:default
¾
,binding component instance '%s' to cell '%s'113*oasys2(
pc_move_is_valid_lut2default:default2
LUT62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
7902default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
2default:default
¹
,binding component instance '%s' to cell '%s'113*oasys2!
move_type_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
8002default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
2default:default
¸
,binding component instance '%s' to cell '%s'113*oasys2 
pc_mode1_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
8112default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
2default:default
¶
,binding component instance '%s' to cell '%s'113*oasys2 
pc_mode2_lut2default:default2
LUT62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
8222default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
2default:default
¸
,binding component instance '%s' to cell '%s'113*oasys2 
push_pop_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
8322default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2#
alu_decode0_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
8472default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
¹
,binding component instance '%s' to cell '%s'113*oasys2%
alu_mux_sel0_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
8582default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2#
alu_decode1_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
8632default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
¹
,binding component instance '%s' to cell '%s'113*oasys2%
alu_mux_sel1_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
8742default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2#
alu_decode2_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
8802default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
2default:default
Ä
,binding component instance '%s' to cell '%s'113*oasys2,
register_enable_type_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
8952default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
2default:default
¿
,binding component instance '%s' to cell '%s'113*oasys2'
register_enable_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
9062default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
¹
,binding component instance '%s' to cell '%s'113*oasys2$
flag_enable_flop2default:default2
FDR2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
9172default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
½
,binding component instance '%s' to cell '%s'113*oasys2(
register_enable_flop2default:default2
FDR2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
9232default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
2default:default
º
,binding component instance '%s' to cell '%s'113*oasys2"
spm_enable_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
9292default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
¼
,binding component instance '%s' to cell '%s'113*oasys2'
k_write_strobe_flop2default:default2
FDR2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
9402default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
¸
,binding component instance '%s' to cell '%s'113*oasys2#
spm_enable_flop2default:default2
FDR2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
9462default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2#
read_strobe_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
9522default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
º
,binding component instance '%s' to cell '%s'113*oasys2%
write_strobe_flop2default:default2
FDR2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
9632default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
¹
,binding component instance '%s' to cell '%s'113*oasys2$
read_strobe_flop2default:default2
FDR2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
9692default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
2default:default
º
,binding component instance '%s' to cell '%s'113*oasys2$
regbank_type_lut2default:default2
LUT62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
9872default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
2default:default
²
,binding component instance '%s' to cell '%s'113*oasys2
bank_lut2default:default2
LUT62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
9972default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
³
,binding component instance '%s' to cell '%s'113*oasys2
	bank_flop2default:default2
FDR2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
10072default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
¶
,binding component instance '%s' to cell '%s'113*oasys2!
sx_addr4_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
10132default:default8@Z8-113
½
,binding component instance '%s' to cell '%s'113*oasys2%
arith_carry_xorcy2default:default2
XORCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
10372default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
¹
,binding component instance '%s' to cell '%s'113*oasys2$
arith_carry_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
10422default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
2default:default
½
,binding component instance '%s' to cell '%s'113*oasys2$
lower_parity_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
10472default:default8@Z8-113
¸
,binding component instance '%s' to cell '%s'113*oasys2 
parity_muxcy2default:default2
MUXCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
10582default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2$
upper_parity_lut2default:default2
LUT62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
10642default:default8@Z8-113
¸
,binding component instance '%s' to cell '%s'113*oasys2 
parity_xorcy2default:default2
XORCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
10742default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
2default:default
º
,binding component instance '%s' to cell '%s'113*oasys2#
shift_carry_lut2default:default2
LUT62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
10792default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
¹
,binding component instance '%s' to cell '%s'113*oasys2$
shift_carry_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
10892default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2"
carry_flag_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
10942default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
º
,binding component instance '%s' to cell '%s'113*oasys2#
carry_flag_flop2default:default2
FDRE2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
11052default:default8@Z8-113
»
,binding component instance '%s' to cell '%s'113*oasys2#
init_zero_muxcy2default:default2
MUXCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
11122default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
2default:default
¾
,binding component instance '%s' to cell '%s'113*oasys2%
use_zero_flag_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
11182default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2&
use_zero_flag_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
11292default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2"
lower_zero_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
11342default:default8@Z8-113
¼
,binding component instance '%s' to cell '%s'113*oasys2$
lower_zero_muxcy2default:default2
MUXCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
11452default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
2default:default
¼
,binding component instance '%s' to cell '%s'113*oasys2#
middle_zero_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
11512default:default8@Z8-113
½
,binding component instance '%s' to cell '%s'113*oasys2%
middle_zero_muxcy2default:default2
MUXCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
11622default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
2default:default
¹
,binding component instance '%s' to cell '%s'113*oasys2"
upper_zero_lut2default:default2
LUT62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
11682default:default8@Z8-113
¼
,binding component instance '%s' to cell '%s'113*oasys2$
upper_zero_muxcy2default:default2
MUXCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
11782default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
¹
,binding component instance '%s' to cell '%s'113*oasys2"
zero_flag_flop2default:default2
FDRE2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
11842default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2&
return_vector_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12352default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
¾
,binding component instance '%s' to cell '%s'113*oasys2%
pc_vector_mux_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12502default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
²
,binding component instance '%s' to cell '%s'113*oasys2
pc_flop2default:default2
FDRE2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12952default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000010101010000000000000000000110011110011000000111100000000 
2default:default
±
,binding component instance '%s' to cell '%s'113*oasys2
pc_lut2default:default2
LUT62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
13192default:default8@Z8-113
´
,binding component instance '%s' to cell '%s'113*oasys2
pc_xorcy2default:default2
XORCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
13522default:default8@Z8-113
´
,binding component instance '%s' to cell '%s'113*oasys2
pc_muxcy2default:default2
MUXCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
13572default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2&
return_vector_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12352default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
²
,binding component instance '%s' to cell '%s'113*oasys2
pc_flop2default:default2
FDRE2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12952default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
2default:default
±
,binding component instance '%s' to cell '%s'113*oasys2
pc_lut2default:default2
LUT62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
13802default:default8@Z8-113
´
,binding component instance '%s' to cell '%s'113*oasys2
pc_xorcy2default:default2
XORCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
14122default:default8@Z8-113
´
,binding component instance '%s' to cell '%s'113*oasys2
pc_muxcy2default:default2
MUXCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
14262default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2&
return_vector_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12352default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
¾
,binding component instance '%s' to cell '%s'113*oasys2%
pc_vector_mux_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12502default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
²
,binding component instance '%s' to cell '%s'113*oasys2
pc_flop2default:default2
FDRE2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12952default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
2default:default
±
,binding component instance '%s' to cell '%s'113*oasys2
pc_lut2default:default2
LUT62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
13802default:default8@Z8-113
´
,binding component instance '%s' to cell '%s'113*oasys2
pc_xorcy2default:default2
XORCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
14122default:default8@Z8-113
´
,binding component instance '%s' to cell '%s'113*oasys2
pc_muxcy2default:default2
MUXCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
14262default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2&
return_vector_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12352default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
²
,binding component instance '%s' to cell '%s'113*oasys2
pc_flop2default:default2
FDRE2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12952default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
2default:default
±
,binding component instance '%s' to cell '%s'113*oasys2
pc_lut2default:default2
LUT62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
13802default:default8@Z8-113
´
,binding component instance '%s' to cell '%s'113*oasys2
pc_xorcy2default:default2
XORCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
14122default:default8@Z8-113
´
,binding component instance '%s' to cell '%s'113*oasys2
pc_muxcy2default:default2
MUXCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
14262default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2&
return_vector_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12352default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
¾
,binding component instance '%s' to cell '%s'113*oasys2%
pc_vector_mux_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12502default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
²
,binding component instance '%s' to cell '%s'113*oasys2
pc_flop2default:default2
FDRE2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12952default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
2default:default
±
,binding component instance '%s' to cell '%s'113*oasys2
pc_lut2default:default2
LUT62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
13972default:default8@Z8-113
´
,binding component instance '%s' to cell '%s'113*oasys2
pc_xorcy2default:default2
XORCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
14122default:default8@Z8-113
´
,binding component instance '%s' to cell '%s'113*oasys2
pc_muxcy2default:default2
MUXCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
14262default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2&
return_vector_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12352default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
²
,binding component instance '%s' to cell '%s'113*oasys2
pc_flop2default:default2
FDRE2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12952default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
2default:default
±
,binding component instance '%s' to cell '%s'113*oasys2
pc_lut2default:default2
LUT62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
13972default:default8@Z8-113
´
,binding component instance '%s' to cell '%s'113*oasys2
pc_xorcy2default:default2
XORCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
14122default:default8@Z8-113
´
,binding component instance '%s' to cell '%s'113*oasys2
pc_muxcy2default:default2
MUXCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
14262default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2&
return_vector_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12352default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
¾
,binding component instance '%s' to cell '%s'113*oasys2%
pc_vector_mux_lut2default:default2
LUT6_22default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12502default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
²
,binding component instance '%s' to cell '%s'113*oasys2
pc_flop2default:default2
FDRE2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12952default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
2default:default
±
,binding component instance '%s' to cell '%s'113*oasys2
pc_lut2default:default2
LUT62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
13972default:default8@Z8-113
´
,binding component instance '%s' to cell '%s'113*oasys2
pc_xorcy2default:default2
XORCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
14122default:default8@Z8-113
´
,binding component instance '%s' to cell '%s'113*oasys2
pc_muxcy2default:default2
MUXCY2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
14262default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys2&
return_vector_flop2default:default2
FD2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12352default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
²
,binding component instance '%s' to cell '%s'113*oasys2
pc_flop2default:default2
FDRE2default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
12952default:default8@Z8-113
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
2default:default
±
,binding component instance '%s' to cell '%s'113*oasys2
pc_lut2default:default2
LUT62default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
13972default:default8@Z8-113
Ó
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-1132default:default2
1002default:defaultZ17-14
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
½
%done synthesizing module '%s' (%s#%s)256*oasys2
kcpsm62default:default2
62default:default2
12default:default2•
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd2default:default2
1052default:default8@Z8-256
T
%s*synth2E
1	Parameter C_FAMILY bound to: 7S - type: string 
2default:default
]
%s*synth2N
:	Parameter C_RAM_SIZE_KWORDS bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_JTAG_LOADER_ENABLE bound to: 0 - type: integer 
2default:default
Ö
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2)
clock_control_program2default:default2£
Ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control_program.vhd2default:default2
1352default:default2
program_rom2default:default2)
clock_control_program2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd2default:default2
2492default:default8@Z8-3491
¡
synthesizing module '%s'638*oasys2)
clock_control_program2default:default2¥
Ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control_program.vhd2default:default2
1462default:default8@Z8-638
T
%s*synth2E
1	Parameter C_FAMILY bound to: 7S - type: string 
2default:default
]
%s*synth2N
:	Parameter C_RAM_SIZE_KWORDS bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_JTAG_LOADER_ENABLE bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b1000111010010010101010111010001110100011101001001010101010001011101001001010101011101000111010010010101010100010100010100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100010101000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b1010101010101010010000101010101010001010000010110000100010101000001000101010101010101010101101100010110110101010110000101010101010101010101010101010000010101000101110100100101110100011101001001010101011101000111010001110100100101010101000101110100100101110 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011010010 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0001101100000011000000001000110100011101000100100001101100000010000000001000110100011101111001000001101100000001000000001000110100011101010101000001101100000000000000000100110100011101100000000000000010110100000000000100100100000000010001100001011011111111 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0001110100000000000110110001111100000000100011010001110110100000000110110001100100000000100011010001110101000000000110110000101100000000100011010001110100001000000110110000101000000000100011010001110110010010000110110000010000000000100011010001110100010101 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000010001101000111011110111100011011001010100000000010001101000111010100100100011011001010010000000010001101000111011100001000011011001010000000000010001101000111010000001100011011001000010000000010001101000111010000000000011011001000000000000010001101 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0001101100110000000000001000110100011101011101110001101100101111000000001000110100011101000000000001101100101110000000001000110100011101000010110001101100101101000000001000110100011101011101110001101100101100000000001000110100011101000000000001101100101011 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0001010101110100000000001011100000000000101101000010000001001100010100000000000011010110000001000001011011111111010100000000000011010110000001000001011000000000001000000100110000000000100011010001110101000000000110111000100000000000100011010001110100001011 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000011011100000000001100010101000101000001110001010101110100000000001011100000000000101101000101000000000000000000001011111110010000000000000000000011011100000000001100010100000101110100001001000000000000000000001101110000000000110001010100010100000110 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000011011100000000001100010100000101101100001001000000000000000000001101110000000000110001010100010100000110000101010101110100000000101110000000000010110100010100000000000000000000101111110000000011011010000011010101000000000000110011111001000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000011000101000001011011000010010000000000000000000011011100000000001100010101000101000001100001010101011101000000001011100000000000101101000101000000000000000000001011111110010000000000000000000011011100000000001100010100000101110100001001000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0001010101101000000000001011100000000000101101000101000000000000000000001011111100000000110110100000110101010000000000001100111110010000000000000000000011011100000000001100010101000101000001110001010101011101000000001011100010010000000000000000000011011100 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000010111000000000001011010001010000000000000000000010111111100100000000000000000000110111000000000011000101000001011101000010010000000000000000000011011100000000001100010100000101101100001001000000000000000000001101110000000000110001010100010100000110 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000011001111100100000000000000000000110111000000000011000101010001010000011100010101011010000000000010111000100100000000000000000000110111000000000011000101000001011011000010010000000000000000000011011100000000001100010101000101000001100001010101101000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000011101010010100000000000000000000110111110000000011111100000000001110101000000000111110110000000011100100000000001110111001010000000000001101111100001000010111110000001000011111000000010101000000000000000000001011111100000000110110100000110101010000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0001000100001000001000001100011010010000000000000100000100001110000000001101010100000000111011100010000011001011000000001110101001100000110010101100010100010000000100011000000001010000000000000000000011101110000000001111110000000000111001000000000011111011 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0001000011111110010100000000000011010101000000010000000011110001001000001101010100000000111011100101000000000000000000001101111100000000111111000000000011100100000000001111101100000000111010100101000000000000011000001101000010010001000000010000000011110001 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b1101111100001000010111110000001001010000000000001101111100001000001011110000000000010000111111010101000000000000001000001110011011010000000000011001000000000110110111110000100001011111000000010101000000000000000000001111101111011111000010000010111100000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000100000001000000010000000100000001000000010000000100000001000000010000000101010000000000000000000011011111000000001111111001000101000000001101000000000010100100000000011000000000111111100000000011100100000000001111101100000000111011100101000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000110000100000010100100000000000100010000000010110101000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 18 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_B bound to: 18 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
2default:default
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2)
clock_control_program2default:default2
72default:default2
12default:default2¥
Ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control_program.vhd2default:default2
1462default:default8@Z8-256
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2!
clock_control2default:default2
82default:default2
12default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd2default:default2
1142default:default8@Z8-256
§
synthesizing module '%s'638*oasys21
vc709_pcie_x8_gen3_pipe_clock2default:default2¤
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v2default:default2
672default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter PCIE_LANE bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK1_FREQ bound to: 5 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
2default:default
I
%s*synth2:
&	Parameter REFCLK_SEL bound to: 1'b0 
2default:default
¾
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2¤
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v2default:default2
1342default:default8@Z8-4472
¾
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2¤
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v2default:default2
1352default:default8@Z8-4472
¾
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2¤
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v2default:default2
1372default:default8@Z8-4472
¾
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2¤
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v2default:default2
1382default:default8@Z8-4472
¿
synthesizing module '%s'638*oasys2

MMCME2_ADV2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
111432default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
a
%s*synth2R
>	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
ú
%done synthesizing module '%s' (%s#%s)256*oasys2

MMCME2_ADV2default:default2
92default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
111432default:default8@Z8-256
»
synthesizing module '%s'638*oasys2
BUFGCTRL2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
4702default:default8@Z8-638
[
%s*synth2L
8	Parameter PRESELECT_I0 bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PRESELECT_I1 bound to: FALSE - type: string 
2default:default
N
%s*synth2?
+	Parameter IS_CE0_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CE1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_I0_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_I1_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_S0_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_S1_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter INIT_OUT bound to: 0 - type: integer 
2default:default
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFGCTRL2default:default2
102default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
4702default:default8@Z8-256
ã
%done synthesizing module '%s' (%s#%s)256*oasys21
vc709_pcie_x8_gen3_pipe_clock2default:default2
112default:default2
12default:default2¤
/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v2default:default2
672default:default8@Z8-256

synthesizing module '%s'638*oasys2&
vc709_pcie_x8_gen32default:default2¥
Ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3_stub.v2default:default2
162default:default8@Z8-638
ÿ
synthesizing module '%s'638*oasys2 
pcie_app_7vx2default:default2
ö/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/pcie_app_7vx.v2default:default2
652default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter AXISTEN_IF_MC_RX_STRADDLE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
2default:default
í
synthesizing module '%s'638*oasys2
PIO2default:default2„
í/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO.v2default:default2
662default:default8@Z8-638
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter AXISTEN_IF_MC_RX_STRADDLE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PARITY_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
ó
synthesizing module '%s'638*oasys2
PIO_EP2default:default2‡
ð/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP.v2default:default2
612default:default8@Z8-638
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter AXISTEN_IF_RC_STRADDLE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PARITY_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
‰
synthesizing module '%s'638*oasys2%
PIO_EP_MEM_ACCESS2default:default2’
û/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v2default:default2
692default:default8@Z8-638
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter PIO_MEM_ACCESS_WR_RST bound to: 3'b000 
2default:default
W
%s*synth2H
4	Parameter PIO_MEM_ACCESS_WR_WAIT bound to: 3'b001 
2default:default
W
%s*synth2H
4	Parameter PIO_MEM_ACCESS_WR_READ bound to: 3'b010 
2default:default
X
%s*synth2I
5	Parameter PIO_MEM_ACCESS_WR_WRITE bound to: 3'b100 
2default:default
\
%s*synth2M
9	Parameter PIO_MRD_TR_GEN_REG bound to: 11'b01110101010 
2default:default
Z
%s*synth2K
7	Parameter PIO_INTR_GEN_REG bound to: 11'b01110111011 
2default:default
ó
synthesizing module '%s'638*oasys2
EP_MEM2default:default2‡
ð/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/EP_MEM.v2default:default2
652default:default8@Z8-638
»
synthesizing module '%s'638*oasys2
RAMB362default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
256562default:default8@Z8-638
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
V
%s*synth2G
3	Parameter SIM_MODE bound to: SAFE - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 36 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_B bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
2default:default
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
RAMB362default:default2
122default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
256562default:default8@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys2
EP_MEM2default:default2
132default:default2
12default:default2‡
ð/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/EP_MEM.v2default:default2
652default:default8@Z8-256
ø
-case statement is not full and has no default155*oasys2’
û/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v2default:default2
1982default:default8@Z8-155
¯
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2’
û/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v2default:default2
3362default:default8@Z8-3536
«
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
	full_case2default:default2’
û/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v2default:default2
3362default:default8@Z8-3536
¯
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2’
û/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v2default:default2
3602default:default8@Z8-3536
«
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
	full_case2default:default2’
û/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v2default:default2
3602default:default8@Z8-3536
Å
%done synthesizing module '%s' (%s#%s)256*oasys2%
PIO_EP_MEM_ACCESS2default:default2
142default:default2
12default:default2’
û/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v2default:default2
692default:default8@Z8-256

synthesizing module '%s'638*oasys2!
PIO_RX_ENGINE2default:default2Ž
÷/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v2default:default2
672default:default8@Z8-638
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter AXISTEN_IF_RC_STRADDLE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
2default:default
W
%s*synth2H
4	Parameter STRB_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PARITY_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PIO_RX_MEM_RD_FMT_TYPE bound to: 4'b0000 
2default:default
X
%s*synth2I
5	Parameter PIO_RX_MEM_WR_FMT_TYPE bound to: 4'b0001 
2default:default
W
%s*synth2H
4	Parameter PIO_RX_IO_RD_FMT_TYPE bound to: 4'b0010 
2default:default
W
%s*synth2H
4	Parameter PIO_RX_IO_WR_FMT_TYPE bound to: 4'b0011 
2default:default
Z
%s*synth2K
7	Parameter PIO_RX_ATOP_FAA_FMT_TYPE bound to: 4'b0100 
2default:default
Z
%s*synth2K
7	Parameter PIO_RX_ATOP_UCS_FMT_TYPE bound to: 4'b0101 
2default:default
Z
%s*synth2K
7	Parameter PIO_RX_ATOP_CAS_FMT_TYPE bound to: 4'b0110 
2default:default
[
%s*synth2L
8	Parameter PIO_RX_MEM_LK_RD_FMT_TYPE bound to: 4'b0111 
2default:default
U
%s*synth2F
2	Parameter PIO_RX_MSG_FMT_TYPE bound to: 4'b1100 
2default:default
X
%s*synth2I
5	Parameter PIO_RX_MSG_VD_FMT_TYPE bound to: 4'b1101 
2default:default
Y
%s*synth2J
6	Parameter PIO_RX_MSG_ATS_FMT_TYPE bound to: 4'b1110 
2default:default
V
%s*synth2G
3	Parameter PIO_RX_RST_STATE bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter PIO_RX_WAIT_STATE bound to: 8'b00000001 
2default:default
S
%s*synth2D
0	Parameter PIO_RX_64_QW1 bound to: 8'b00000010 
2default:default
Q
%s*synth2B
.	Parameter PIO_RX_DATA bound to: 8'b00000011 
2default:default
R
%s*synth2C
/	Parameter PIO_RX_DATA2 bound to: 8'b00000100 
2default:default
[
%s*synth2L
8	Parameter BAR_ID_SELECT bound to: 112 - type: integer 
2default:default
ã
default block is never used226*oasys2Ž
÷/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v2default:default2
16412default:default8@Z8-226
õ
-case statement is not full and has no default155*oasys2Ž
÷/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v2default:default2
13182default:default8@Z8-155
½
%done synthesizing module '%s' (%s#%s)256*oasys2!
PIO_RX_ENGINE2default:default2
152default:default2
12default:default2Ž
÷/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v2default:default2
672default:default8@Z8-256

synthesizing module '%s'638*oasys2!
PIO_TX_ENGINE2default:default2Ž
÷/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v2default:default2
672default:default8@Z8-638
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PARITY_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter STRB_WIDTH bound to: 32 - type: integer 
2default:default
R
%s*synth2C
/	Parameter PIO_TX_RST_STATE bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter PIO_TX_COMPL_C1 bound to: 4'b0001 
2default:default
Q
%s*synth2B
.	Parameter PIO_TX_COMPL_C2 bound to: 4'b0010 
2default:default
T
%s*synth2E
1	Parameter PIO_TX_COMPL_WD_C1 bound to: 4'b0011 
2default:default
T
%s*synth2E
1	Parameter PIO_TX_COMPL_WD_C2 bound to: 4'b0100 
2default:default
S
%s*synth2D
0	Parameter PIO_TX_COMPL_PYLD bound to: 4'b0101 
2default:default
R
%s*synth2C
/	Parameter PIO_TX_CPL_UR_C1 bound to: 4'b0110 
2default:default
R
%s*synth2C
/	Parameter PIO_TX_CPL_UR_C2 bound to: 4'b0111 
2default:default
R
%s*synth2C
/	Parameter PIO_TX_CPL_UR_C3 bound to: 4'b1000 
2default:default
R
%s*synth2C
/	Parameter PIO_TX_CPL_UR_C4 bound to: 4'b1001 
2default:default
O
%s*synth2@
,	Parameter PIO_TX_MRD_C1 bound to: 4'b1010 
2default:default
O
%s*synth2@
,	Parameter PIO_TX_MRD_C2 bound to: 4'b1011 
2default:default
U
%s*synth2F
2	Parameter PIO_TX_COMPL_WD_2DW bound to: 4'b1100 
2default:default
b
%s*synth2S
?	Parameter PIO_TX_COMPL_WD_2DW_ADDR_ALGN_C1 bound to: 4'b1101 
2default:default
b
%s*synth2S
?	Parameter PIO_TX_COMPL_WD_2DW_ADDR_ALGN_C2 bound to: 4'b1110 
2default:default
ô
-case statement is not full and has no default155*oasys2Ž
÷/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v2default:default2
4222default:default8@Z8-155
â
default block is never used226*oasys2Ž
÷/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v2default:default2
2992default:default8@Z8-226
½
%done synthesizing module '%s' (%s#%s)256*oasys2!
PIO_TX_ENGINE2default:default2
162default:default2
12default:default2Ž
÷/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v2default:default2
672default:default8@Z8-256

synthesizing module '%s'638*oasys2!
PIO_INTR_CTRL2default:default2Ž
÷/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_INTR_CTRL.v2default:default2
622default:default8@Z8-638
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
½
%done synthesizing module '%s' (%s#%s)256*oasys2!
PIO_INTR_CTRL2default:default2
172default:default2
12default:default2Ž
÷/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_INTR_CTRL.v2default:default2
622default:default8@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys2
PIO_EP2default:default2
182default:default2
12default:default2‡
ð/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP.v2default:default2
612default:default8@Z8-256
ý
synthesizing module '%s'638*oasys2
PIO_TO_CTRL2default:default2Œ
õ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TO_CTRL.v2default:default2
612default:default8@Z8-638
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
¹
%done synthesizing module '%s' (%s#%s)256*oasys2
PIO_TO_CTRL2default:default2
192default:default2
12default:default2Œ
õ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TO_CTRL.v2default:default2
612default:default8@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys2
PIO2default:default2
202default:default2
12default:default2„
í/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO.v2default:default2
662default:default8@Z8-256
»
%done synthesizing module '%s' (%s#%s)256*oasys2 
pcie_app_7vx2default:default2
212default:default2
12default:default2
ö/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/pcie_app_7vx.v2default:default2
652default:default8@Z8-256

synthesizing module '%s'638*oasys2
	axi_dma_02default:default2’
|/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_stub.v2default:default2
162default:default8@Z8-638
¡
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2%
s_axi_lite_awaddr2default:default2
102default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10372default:default8@Z8-689
 
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2$
s_axi_lite_wdata2default:default2
322default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10402default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2$
s_axi_lite_bresp2default:default2
22default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10412default:default8@Z8-689
¡
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2%
s_axi_lite_araddr2default:default2
102default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10462default:default8@Z8-689
 
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2$
s_axi_lite_rdata2default:default2
322default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10492default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2$
s_axi_lite_rresp2default:default2
22default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10502default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2#
m_axi_sg_awaddr2default:default2
322default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10512default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
m_axi_sg_awlen2default:default2
82default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10522default:default8@Z8-689
ž
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2#
m_axi_sg_awsize2default:default2
32default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10532default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2$
m_axi_sg_awburst2default:default2
22default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10542default:default8@Z8-689
ž
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2#
m_axi_sg_awprot2default:default2
32default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10552default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2$
m_axi_sg_awcache2default:default2
42default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10562default:default8@Z8-689
ž
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
m_axi_sg_wdata2default:default2
322default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10592default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
m_axi_sg_wstrb2default:default2
42default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10602default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
m_axi_sg_bresp2default:default2
22default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10642default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2#
m_axi_sg_araddr2default:default2
322default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10672default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
m_axi_sg_arlen2default:default2
82default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10682default:default8@Z8-689
ž
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2#
m_axi_sg_arsize2default:default2
32default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10692default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2$
m_axi_sg_arburst2default:default2
22default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10702default:default8@Z8-689
ž
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2#
m_axi_sg_arprot2default:default2
32default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10712default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2$
m_axi_sg_arcache2default:default2
42default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10722default:default8@Z8-689
ž
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
m_axi_sg_rdata2default:default2
322default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10752default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
m_axi_sg_rresp2default:default2
22default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10762default:default8@Z8-689
¡
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2%
m_axi_mm2s_araddr2default:default2
322default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10802default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2$
m_axi_mm2s_arlen2default:default2
82default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10812default:default8@Z8-689
 
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2%
m_axi_mm2s_arsize2default:default2
32default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10822default:default8@Z8-689
¡
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2&
m_axi_mm2s_arburst2default:default2
22default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10832default:default8@Z8-689
 
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2%
m_axi_mm2s_arprot2default:default2
32default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10842default:default8@Z8-689
¡
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2&
m_axi_mm2s_arcache2default:default2
42default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10852default:default8@Z8-689
 
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2$
m_axi_mm2s_rdata2default:default2
322default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10882default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2$
m_axi_mm2s_rresp2default:default2
22default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10892default:default8@Z8-689
¡
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2%
m_axis_mm2s_tdata2default:default2
322default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10942default:default8@Z8-689
 
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2%
m_axis_mm2s_tkeep2default:default2
42default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
10952default:default8@Z8-689
§
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2+
m_axis_mm2s_cntrl_tdata2default:default2
322default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11002default:default8@Z8-689
¦
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2+
m_axis_mm2s_cntrl_tkeep2default:default2
42default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11012default:default8@Z8-689
¡
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2%
m_axi_s2mm_awaddr2default:default2
322default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11052default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2$
m_axi_s2mm_awlen2default:default2
82default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11062default:default8@Z8-689
 
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2%
m_axi_s2mm_awsize2default:default2
32default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11072default:default8@Z8-689
¡
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2&
m_axi_s2mm_awburst2default:default2
22default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11082default:default8@Z8-689
 
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2%
m_axi_s2mm_awprot2default:default2
32default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11092default:default8@Z8-689
¡
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2&
m_axi_s2mm_awcache2default:default2
42default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11102default:default8@Z8-689
 
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2$
m_axi_s2mm_wdata2default:default2
322default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11132default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2$
m_axi_s2mm_wstrb2default:default2
42default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11142default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2$
m_axi_s2mm_bresp2default:default2
22default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11182default:default8@Z8-689
¡
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2%
s_axis_s2mm_tdata2default:default2
322default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11222default:default8@Z8-689
 
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2%
s_axis_s2mm_tkeep2default:default2
42default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11232default:default8@Z8-689
¥
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2)
s_axis_s2mm_sts_tdata2default:default2
322default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11282default:default8@Z8-689
¤
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2)
s_axis_s2mm_sts_tkeep2default:default2
42default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11292default:default8@Z8-689
ž
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
axi_dma_tstvec2default:default2
322default:default2"
axi_dma_0_bbox2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11352default:default8@Z8-689
Ã
synthesizing module '%s'638*oasys2"
network_module2default:default2Ï
¸/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v2default:default2
232default:default8@Z8-638
©
synthesizing module '%s'638*oasys2*
ten_gig_eth_pcs_pma_ip2default:default2­
–/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip_stub.v2default:default2
162default:default8@Z8-638

synthesizing module '%s'638*oasys2&
ten_gig_eth_mac_ip2default:default2¥
Ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_ip_stub.v2default:default2
162default:default8@Z8-638
¿
synthesizing module '%s'638*oasys2 
rx_interface2default:default2Í
¶/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v2default:default2
342default:default8@Z8-638
]
%s*synth2N
:	Parameter ADDRESS_FILTER_EN bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter FIFO_CNT_WIDTH bound to: 16 - type: integer 
2default:default
I
%s*synth2:
&	Parameter IDLE_WR bound to: 4'b0001 
2default:default
K
%s*synth2<
(	Parameter DA_DECODE bound to: 4'b0010 
2default:default
M
%s*synth2>
*	Parameter BEGIN_WRITE bound to: 4'b0100 
2default:default
L
%s*synth2=
)	Parameter DROP_FRAME bound to: 4'b1000 
2default:default
I
%s*synth2:
&	Parameter IDLE_RD bound to: 4'b0001 
2default:default
M
%s*synth2>
*	Parameter PREP_READ_1 bound to: 4'b0010 
2default:default
M
%s*synth2>
*	Parameter PREP_READ_2 bound to: 4'b0100 
2default:default
L
%s*synth2=
)	Parameter BEGIN_READ bound to: 4'b1000 
2default:default
U
%s*synth2F
2	Parameter THRESHOLD bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter THRESHOLD_EXT bound to: 16 - type: integer 
2default:default
“
synthesizing module '%s'638*oasys2'
synchronizer_simple2default:default2š
ƒ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v2default:default2
632default:default8@Z8-638
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 1 - type: integer 
2default:default
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2'
synchronizer_simple2default:default2
222default:default2
12default:default2š
ƒ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v2default:default2
632default:default8@Z8-256
£
synthesizing module '%s'638*oasys27
#synchronizer_simple__parameterized02default:default2š
ƒ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v2default:default2
632default:default8@Z8-638
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 48 - type: integer 
2default:default
ß
%done synthesizing module '%s' (%s#%s)256*oasys27
#synchronizer_simple__parameterized02default:default2
222default:default2
12default:default2š
ƒ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v2default:default2
632default:default8@Z8-256
”
synthesizing module '%s'638*oasys2#
axis_async_fifo2default:default2Ÿ
ˆ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo_stub.v2default:default2
162default:default8@Z8-638
Ø
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
162default:default2&
axis_rd_data_count2default:default2
112default:default2(
axis_async_fifo_bbox2default:default2Í
¶/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v2default:default2
5482default:default8@Z8-689
Ø
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
162default:default2&
axis_wr_data_count2default:default2
112default:default2(
axis_async_fifo_bbox2default:default2Í
¶/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v2default:default2
5492default:default8@Z8-689
£
synthesizing module '%s'638*oasys2(
cmd_fifo_xgemac_rxif2default:default2©
’/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif_stub.v2default:default2
162default:default8@Z8-638
û
%done synthesizing module '%s' (%s#%s)256*oasys2 
rx_interface2default:default2
232default:default2
12default:default2Í
¶/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v2default:default2
342default:default8@Z8-256
¿
synthesizing module '%s'638*oasys2 
tx_interface2default:default2Í
¶/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v2default:default2
232default:default8@Z8-638
[
%s*synth2L
8	Parameter FIFO_CNT_WIDTH bound to: 16 - type: integer 
2default:default
P
%s*synth2A
-	Parameter IDLE bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter LOAD bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter PUSH bound to: 1 - type: integer 
2default:default
Ù
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2&
axis_rd_data_count2default:default2
112default:default2*
axis_async_fifo_bbox_02default:default2Í
¶/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v2default:default2
1602default:default8@Z8-689
Ú
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
162default:default2&
axis_wr_data_count2default:default2
112default:default2*
axis_async_fifo_bbox_02default:default2Í
¶/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v2default:default2
1612default:default8@Z8-689
û
%done synthesizing module '%s' (%s#%s)256*oasys2 
tx_interface2default:default2
242default:default2
12default:default2Í
¶/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v2default:default2
232default:default8@Z8-256
”
synthesizing module '%s'638*oasys2'
nf10_axis_converter2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
432default:default8@Z8-638
a
%s*synth2R
>	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_LEN_WIDTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SPT_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DPT_WIDTH bound to: 8 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEFAULT_VALUE_ENABLE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DEFAULT_SRC_PORT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DEFAULT_DST_PORT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MAX_PKT_SIZE bound to: 1600 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter LENGTH_COUNTER_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter IN_FIFO_DEPTH_BIT bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter M_S_RATIO_COUNT bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter S_M_RATIO_COUNT bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter METADATA_STATE_WAIT_START bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter METADATA_STATE_WAIT_END bound to: 1 - type: integer 
2default:default
Î
synthesizing module '%s'638*oasys2*
fallthrough_small_fifo2default:default2Ò
»/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v2default:default2
172default:default8@Z8-638
R
%s*synth2C
/	Parameter WIDTH bound to: 73 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MAX_DEPTH_BITS bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PROG_FULL_THRESHOLD bound to: 255 - type: integer 
2default:default
È
synthesizing module '%s'638*oasys2

small_fifo2default:default2Ø
Á/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v2default:default2
152default:default8@Z8-638
R
%s*synth2C
/	Parameter WIDTH bound to: 73 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MAX_DEPTH_BITS bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PROG_FULL_THRESHOLD bound to: 255 - type: integer 
2default:default
W
%s*synth2H
4	Parameter MAX_DEPTH bound to: 256 - type: integer 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2

small_fifo2default:default2
252default:default2
12default:default2Ø
Á/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v2default:default2
152default:default8@Z8-256
Š
%done synthesizing module '%s' (%s#%s)256*oasys2*
fallthrough_small_fifo2default:default2
262default:default2
12default:default2Ò
»/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v2default:default2
172default:default8@Z8-256
Þ
synthesizing module '%s'638*oasys2:
&fallthrough_small_fifo__parameterized02default:default2Ò
»/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v2default:default2
172default:default8@Z8-638
S
%s*synth2D
0	Parameter WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MAX_DEPTH_BITS bound to: 5 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PROG_FULL_THRESHOLD bound to: 31 - type: integer 
2default:default
Ø
synthesizing module '%s'638*oasys2.
small_fifo__parameterized02default:default2Ø
Á/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v2default:default2
152default:default8@Z8-638
S
%s*synth2D
0	Parameter WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MAX_DEPTH_BITS bound to: 5 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PROG_FULL_THRESHOLD bound to: 31 - type: integer 
2default:default
V
%s*synth2G
3	Parameter MAX_DEPTH bound to: 32 - type: integer 
2default:default
”
%done synthesizing module '%s' (%s#%s)256*oasys2.
small_fifo__parameterized02default:default2
262default:default2
12default:default2Ø
Á/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v2default:default2
152default:default8@Z8-256
š
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fallthrough_small_fifo__parameterized02default:default2
262default:default2
12default:default2Ò
»/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v2default:default2
172default:default8@Z8-256
Ð
%done synthesizing module '%s' (%s#%s)256*oasys2'
nf10_axis_converter2default:default2
272default:default2
12default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
432default:default8@Z8-256
Ó
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2 
m_axis_tdata2default:default2
2562default:default2'
nf10_axis_converter2default:default2Ï
¸/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v2default:default2
2692default:default8@Z8-689
Ò
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2 
m_axis_tstrb2default:default2
322default:default2'
nf10_axis_converter2default:default2Ï
¸/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v2default:default2
2702default:default8@Z8-689
Ó
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2 
m_axis_tuser2default:default2
1282default:default2'
nf10_axis_converter2default:default2Ï
¸/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v2default:default2
2742default:default8@Z8-689
Ñ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2 
s_axis_tstrb2default:default2
82default:default2'
nf10_axis_converter2default:default2Ï
¸/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v2default:default2
2782default:default8@Z8-689
Ó
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2 
s_axis_tuser2default:default2
1282default:default2'
nf10_axis_converter2default:default2Ï
¸/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v2default:default2
2822default:default8@Z8-689
¤
synthesizing module '%s'638*oasys27
#nf10_axis_converter__parameterized02default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
432default:default8@Z8-638
`
%s*synth2Q
=	Parameter C_M_AXIS_DATA_WIDTH bound to: 64 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_LEN_WIDTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SPT_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DPT_WIDTH bound to: 8 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEFAULT_VALUE_ENABLE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DEFAULT_SRC_PORT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DEFAULT_DST_PORT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MAX_PKT_SIZE bound to: 1600 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter LENGTH_COUNTER_WIDTH bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter IN_FIFO_DEPTH_BIT bound to: 6 - type: integer 
2default:default
[
%s*synth2L
8	Parameter M_S_RATIO_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter S_M_RATIO_COUNT bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter METADATA_STATE_WAIT_START bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter METADATA_STATE_WAIT_END bound to: 1 - type: integer 
2default:default
Þ
synthesizing module '%s'638*oasys2:
&fallthrough_small_fifo__parameterized12default:default2Ò
»/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v2default:default2
172default:default8@Z8-638
S
%s*synth2D
0	Parameter WIDTH bound to: 289 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MAX_DEPTH_BITS bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PROG_FULL_THRESHOLD bound to: 63 - type: integer 
2default:default
Ø
synthesizing module '%s'638*oasys2.
small_fifo__parameterized12default:default2Ø
Á/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v2default:default2
152default:default8@Z8-638
S
%s*synth2D
0	Parameter WIDTH bound to: 289 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MAX_DEPTH_BITS bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PROG_FULL_THRESHOLD bound to: 63 - type: integer 
2default:default
V
%s*synth2G
3	Parameter MAX_DEPTH bound to: 64 - type: integer 
2default:default
”
%done synthesizing module '%s' (%s#%s)256*oasys2.
small_fifo__parameterized12default:default2
272default:default2
12default:default2Ø
Á/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v2default:default2
152default:default8@Z8-256
š
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fallthrough_small_fifo__parameterized12default:default2
272default:default2
12default:default2Ò
»/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v2default:default2
172default:default8@Z8-256
à
%done synthesizing module '%s' (%s#%s)256*oasys27
#nf10_axis_converter__parameterized02default:default2
272default:default2
12default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
432default:default8@Z8-256
á
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2 
m_axis_tstrb2default:default2
82default:default27
#nf10_axis_converter__parameterized02default:default2Ï
¸/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v2default:default2
2962default:default8@Z8-689
ã
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2 
m_axis_tuser2default:default2
1282default:default27
#nf10_axis_converter__parameterized02default:default2Ï
¸/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v2default:default2
3002default:default8@Z8-689
ã
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2 
s_axis_tdata2default:default2
2562default:default27
#nf10_axis_converter__parameterized02default:default2Ï
¸/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v2default:default2
3032default:default8@Z8-689
â
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2 
s_axis_tstrb2default:default2
322default:default27
#nf10_axis_converter__parameterized02default:default2Ï
¸/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v2default:default2
3042default:default8@Z8-689
ã
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2 
s_axis_tuser2default:default2
1282default:default27
#nf10_axis_converter__parameterized02default:default2Ï
¸/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v2default:default2
3082default:default8@Z8-689
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2"
network_module2default:default2
282default:default2
12default:default2Ï
¸/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v2default:default2
232default:default8@Z8-256
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2!
tx_axis_tdata2default:default2
2572default:default2"
network_module2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11782default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
82default:default2!
tx_axis_tkeep2default:default2
322default:default2"
network_module2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11822default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2!
rx_axis_tdata2default:default2
2572default:default2"
network_module2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11852default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
82default:default2!
rx_axis_tkeep2default:default2
322default:default2"
network_module2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
11892default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2!
tx_axis_tdata2default:default2
2572default:default2"
network_module2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
12362default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
82default:default2!
tx_axis_tkeep2default:default2
322default:default2"
network_module2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
12402default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2!
rx_axis_tdata2default:default2
2572default:default2"
network_module2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
12432default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
82default:default2!
rx_axis_tkeep2default:default2
322default:default2"
network_module2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
12472default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2!
tx_axis_tdata2default:default2
2572default:default2"
network_module2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
12942default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
82default:default2!
tx_axis_tkeep2default:default2
322default:default2"
network_module2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
12982default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2!
rx_axis_tdata2default:default2
2572default:default2"
network_module2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
13012default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
82default:default2!
rx_axis_tkeep2default:default2
322default:default2"
network_module2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
13052default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2!
tx_axis_tdata2default:default2
2572default:default2"
network_module2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
13442default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
82default:default2!
tx_axis_tkeep2default:default2
322default:default2"
network_module2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
13482default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2!
rx_axis_tdata2default:default2
2572default:default2"
network_module2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
13512default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
82default:default2!
rx_axis_tkeep2default:default2
322default:default2"
network_module2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
13552default:default8@Z8-689
ß
synthesizing module '%s'638*oasys20
xgbaser_gt_same_quad_wrapper2default:default2Ý
Æ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/xgbaser_gt_same_quad_wrapper.v2default:default2
582default:default8@Z8-638
i
%s*synth2Z
F	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
2default:default
À
synthesizing module '%s'638*oasys2
MMCME2_BASE2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
112632default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter CLKOUT1_DIVIDE bound to: 13 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKFBOUT_MULT_F bound to: 6.500000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN1_PERIOD bound to: 6.400000 - type: float 
2default:default
a
%s*synth2R
>	Parameter CLKOUT0_DIVIDE_F bound to: 6.500000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
ü
%done synthesizing module '%s' (%s#%s)256*oasys2
MMCME2_BASE2default:default2
292default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
112632default:default8@Z8-256
Ë
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
clkgen_i2default:default2
MMCME2_BASE2default:default2
182default:default2
82default:default2Ý
Æ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/xgbaser_gt_same_quad_wrapper.v2default:default2
1402default:default8@Z8-350
¹
synthesizing module '%s'638*oasys2
BUFHCE2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
5792default:default8@Z8-638
U
%s*synth2F
2	Parameter CE_TYPE bound to: SYNC - type: string 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter INIT_OUT bound to: 0 - type: integer 
2default:default
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFHCE2default:default2
302default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
5792default:default8@Z8-256
÷
synthesizing module '%s'638*oasys2<
(ten_gig_eth_pcs_pma_ip_GT_Common_wrapper2default:default2é
Ò/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v2default:default2
562default:default8@Z8-638
i
%s*synth2Z
F	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter QPLL_FBDIV_TOP bound to: 66 - type: integer 
2default:default
V
%s*synth2G
3	Parameter QPLL_FBDIV_IN bound to: 10'b0101000000 
2default:default
O
%s*synth2@
,	Parameter QPLL_FBDIV_RATIO bound to: 1'b0 
2default:default
À
synthesizing module '%s'638*oasys2 
GTHE2_COMMON2default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
32462default:default8@Z8-638
_
%s*synth2P
<	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 2.0 - type: string 
2default:default
Q
%s*synth2B
.	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
2default:default
W
%s*synth2H
4	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter QPLL_FBDIV_RATIO bound to: 1'b0 
2default:default
K
%s*synth2<
(	Parameter QPLL_RP_COMP bound to: 1'b0 
2default:default
\
%s*synth2M
9	Parameter QPLL_LOCK_CFG bound to: 16'b0000010111101000 
2default:default
Y
%s*synth2J
6	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
2default:default
Y
%s*synth2J
6	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
2default:default
O
%s*synth2@
,	Parameter QPLL_VTRL_RESET bound to: 2'b00 
2default:default
H
%s*synth29
%	Parameter RCAL_CFG bound to: 2'b00 
2default:default
d
%s*synth2U
A	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
2default:default
b
%s*synth2S
?	Parameter QPLL_CFG bound to: 27'b000010010000000000110000001 
2default:default
S
%s*synth2D
0	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
2default:default
V
%s*synth2G
3	Parameter COMMON_CFG bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
2default:default
J
%s*synth2;
'	Parameter QPLL_LPF bound to: 4'b1111 
2default:default
Y
%s*synth2J
6	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
2default:default
‡
%s*synth2x
d	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
2default:default
P
%s*synth2A
-	Parameter QPLL_CP bound to: 10'b0000011111 
2default:default
S
%s*synth2D
0	Parameter QPLL_FBDIV bound to: 10'b0101000000 
2default:default
[
%s*synth2L
8	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
2default:default
ü
%done synthesizing module '%s' (%s#%s)256*oasys2 
GTHE2_COMMON2default:default2
312default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
32462default:default8@Z8-256
³
%done synthesizing module '%s' (%s#%s)256*oasys2<
(ten_gig_eth_pcs_pma_ip_GT_Common_wrapper2default:default2
322default:default2
12default:default2é
Ò/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v2default:default2
562default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys20
xgbaser_gt_same_quad_wrapper2default:default2
332default:default2
12default:default2Ý
Æ/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/xgbaser_gt_same_quad_wrapper.v2default:default2
582default:default8@Z8-256
û
synthesizing module '%s'638*oasys2!
nf10_datapath2default:default2ˆ
r/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v2default:default2
232default:default8@Z8-638
a
%s*synth2R
>	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_QUEUES bound to: 5 - type: integer 
2default:default
¤
synthesizing module '%s'638*oasys2(
nf10_input_arbiter_02default:default2ª
“/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/synth/nf10_input_arbiter_0.v2default:default2
552default:default8@Z8-638
Ã
synthesizing module '%s'638*oasys2&
nf10_input_arbiter2default:default2Ë
´/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v2default:default2
432default:default8@Z8-638
a
%s*synth2R
>	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_QUEUES bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter NUM_QUEUES_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STATES bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter IDLE bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WR_PKT bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MAX_PKT_SIZE bound to: 2000 - type: integer 
2default:default
]
%s*synth2N
:	Parameter IN_FIFO_DEPTH_BIT bound to: 6 - type: integer 
2default:default
Þ
synthesizing module '%s'638*oasys2:
&fallthrough_small_fifo__parameterized22default:default2Ò
»/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v2default:default2
172default:default8@Z8-638
S
%s*synth2D
0	Parameter WIDTH bound to: 417 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MAX_DEPTH_BITS bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PROG_FULL_THRESHOLD bound to: 63 - type: integer 
2default:default
Ø
synthesizing module '%s'638*oasys2.
small_fifo__parameterized22default:default2Ø
Á/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v2default:default2
152default:default8@Z8-638
S
%s*synth2D
0	Parameter WIDTH bound to: 417 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MAX_DEPTH_BITS bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PROG_FULL_THRESHOLD bound to: 63 - type: integer 
2default:default
V
%s*synth2G
3	Parameter MAX_DEPTH bound to: 64 - type: integer 
2default:default
”
%done synthesizing module '%s' (%s#%s)256*oasys2.
small_fifo__parameterized22default:default2
332default:default2
12default:default2Ø
Á/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v2default:default2
152default:default8@Z8-256
š
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fallthrough_small_fifo__parameterized22default:default2
332default:default2
12default:default2Ò
»/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v2default:default2
172default:default8@Z8-256
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2&
nf10_input_arbiter2default:default2
342default:default2
12default:default2Ë
´/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v2default:default2
432default:default8@Z8-256
à
%done synthesizing module '%s' (%s#%s)256*oasys2(
nf10_input_arbiter_02default:default2
352default:default2
12default:default2ª
“/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/synth/nf10_input_arbiter_0.v2default:default2
552default:default8@Z8-256
¿
synthesizing module '%s'638*oasys21
nf10_nic_output_port_lookup_02default:default2¼
¥/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/synth/nf10_nic_output_port_lookup_0.v2default:default2
552default:default8@Z8-638
ç
synthesizing module '%s'638*oasys2/
nf10_nic_output_port_lookup2default:default2æ
Ï/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/nf10_nic_output_port_lookup.v2default:default2
422default:default8@Z8-638
a
%s*synth2R
>	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter SRC_PORT_POS bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DST_PORT_POS bound to: 24 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MODULE_HEADER bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN_PACKET bound to: 1 - type: integer 
2default:default
Þ
synthesizing module '%s'638*oasys2:
&fallthrough_small_fifo__parameterized32default:default2Ò
»/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v2default:default2
172default:default8@Z8-638
S
%s*synth2D
0	Parameter WIDTH bound to: 417 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MAX_DEPTH_BITS bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PROG_FULL_THRESHOLD bound to: 3 - type: integer 
2default:default
Ø
synthesizing module '%s'638*oasys2.
small_fifo__parameterized32default:default2Ø
Á/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v2default:default2
152default:default8@Z8-638
S
%s*synth2D
0	Parameter WIDTH bound to: 417 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MAX_DEPTH_BITS bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PROG_FULL_THRESHOLD bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MAX_DEPTH bound to: 4 - type: integer 
2default:default
”
%done synthesizing module '%s' (%s#%s)256*oasys2.
small_fifo__parameterized32default:default2
352default:default2
12default:default2Ø
Á/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v2default:default2
152default:default8@Z8-256
š
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fallthrough_small_fifo__parameterized32default:default2
352default:default2
12default:default2Ò
»/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v2default:default2
172default:default8@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2/
nf10_nic_output_port_lookup2default:default2
362default:default2
12default:default2æ
Ï/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/nf10_nic_output_port_lookup.v2default:default2
422default:default8@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys21
nf10_nic_output_port_lookup_02default:default2
372default:default2
12default:default2¼
¥/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/synth/nf10_nic_output_port_lookup_0.v2default:default2
552default:default8@Z8-256
´
synthesizing module '%s'638*oasys2-
nf10_bram_output_queues_02default:default2µ
ž/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/nf10_bram_output_queues_0_stub.v2default:default2
162default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2!
nf10_datapath2default:default2
382default:default2
12default:default2ˆ
r/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v2default:default2
232default:default8@Z8-256
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2"
s_axis_tdata_02default:default2
2562default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14432default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
s_axis_tstrb_02default:default2
322default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14442default:default8@Z8-689
ž
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
s_axis_tuser_02default:default2
1282default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14452default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2"
s_axis_tdata_12default:default2
2562default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14492default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
s_axis_tstrb_12default:default2
322default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14502default:default8@Z8-689
ž
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
s_axis_tuser_12default:default2
1282default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14512default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2"
s_axis_tdata_22default:default2
2562default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14552default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
s_axis_tstrb_22default:default2
322default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14562default:default8@Z8-689
ž
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
s_axis_tuser_22default:default2
1282default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14572default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2"
s_axis_tdata_42default:default2
2562default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14672default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
s_axis_tstrb_42default:default2
322default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14682default:default8@Z8-689
ž
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
s_axis_tuser_42default:default2
1282default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14692default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2"
m_axis_tdata_02default:default2
2562default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14762default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
m_axis_tstrb_02default:default2
322default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14772default:default8@Z8-689
ž
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
m_axis_tuser_02default:default2
1282default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14782default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2"
m_axis_tdata_12default:default2
2562default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14822default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
m_axis_tstrb_12default:default2
322default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14832default:default8@Z8-689
ž
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
m_axis_tuser_12default:default2
1282default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14842default:default8@Z8-689
Ÿ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2"
m_axis_tdata_22default:default2
2562default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14882default:default8@Z8-689

Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
m_axis_tstrb_22default:default2
322default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14892default:default8@Z8-689
ž
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
m_axis_tuser_22default:default2
1282default:default2!
nf10_datapath2default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
14902default:default8@Z8-689
Ó
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-6892default:default2
1002default:defaultZ17-14
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2'
vc709_reference_nic2default:default2
392default:default2
12default:default2
†/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v2default:default2
92default:default8@Z8-256
«
+design %s has port %s driven by constant %s3447*oasys2'
vc709_reference_nic2default:default2%
sfp_tx_disable[3]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2'
vc709_reference_nic2default:default2%
sfp_tx_disable[2]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2'
vc709_reference_nic2default:default2%
sfp_tx_disable[1]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2'
vc709_reference_nic2default:default2%
sfp_tx_disable[0]2default:default2
02default:defaultZ8-3917
„
!design %s has unconnected port %s3331*oasys2'
vc709_reference_nic2default:default2
button_east2default:defaultZ8-3331

!design %s has unconnected port %s3331*oasys2'
vc709_reference_nic2default:default2
emcclk2default:defaultZ8-3331
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 941.078 ; gain = 226.816
2default:default
š
%s*synth2Š
vStart RTL Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 941.078 ; gain = 226.816
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
…
'tying undriven pin %s:%s to constant 0
3295*oasys2
PIO_i2default:default2(
pcie_tfc_np_pl_empty2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
axi_str_tready_from_fifo2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[29]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[28]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[27]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[26]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[25]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[24]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[23]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[22]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[21]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[20]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[19]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[18]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[17]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[16]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[15]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[14]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[13]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[12]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[11]2default:defaultZ8-3295
’
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2,
rx_statistics_vector[10]2default:defaultZ8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2+
rx_statistics_vector[9]2default:defaultZ8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2+
rx_statistics_vector[8]2default:defaultZ8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2+
rx_statistics_vector[7]2default:defaultZ8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2+
rx_statistics_vector[6]2default:defaultZ8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2+
rx_statistics_vector[5]2default:defaultZ8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2+
rx_statistics_vector[4]2default:defaultZ8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2+
rx_statistics_vector[3]2default:defaultZ8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2+
rx_statistics_vector[2]2default:defaultZ8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2+
rx_statistics_vector[1]2default:defaultZ8-3295
‘
'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2+
rx_statistics_vector[0]2default:defaultZ8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2"
rx_interface_i2default:default2'
rx_statistics_valid2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[63]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[62]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[61]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[60]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[59]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[58]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[57]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[56]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[55]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[54]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[53]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[52]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[51]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[50]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[49]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[48]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[47]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[46]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[45]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[44]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[43]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[42]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[41]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[40]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[39]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[38]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[37]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[36]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[35]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[34]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[33]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[32]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[31]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[30]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[29]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[28]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[27]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[26]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[25]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[24]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[23]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[22]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[21]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[20]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[19]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[18]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[17]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[16]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[15]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[14]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[13]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[12]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[11]2default:defaultZ8-3295
•
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2/
axi_str_tdata_from_fifo[10]2default:defaultZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2.
axi_str_tdata_from_fifo[9]2default:defaultZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2.
axi_str_tdata_from_fifo[8]2default:defaultZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2.
axi_str_tdata_from_fifo[7]2default:defaultZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2.
axi_str_tdata_from_fifo[6]2default:defaultZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2.
axi_str_tdata_from_fifo[5]2default:defaultZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2.
axi_str_tdata_from_fifo[4]2default:defaultZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2.
axi_str_tdata_from_fifo[3]2default:defaultZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2.
axi_str_tdata_from_fifo[2]2default:defaultZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2.
axi_str_tdata_from_fifo[1]2default:defaultZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2.
axi_str_tdata_from_fifo[0]2default:defaultZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2.
axi_str_tkeep_from_fifo[7]2default:defaultZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2.
axi_str_tkeep_from_fifo[6]2default:defaultZ8-3295
”
'tying undriven pin %s:%s to constant 0
3295*oasys2"
tx_interface_i2default:default2.
axi_str_tkeep_from_fifo[5]2default:defaultZ8-3295
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-32952default:default2
1002default:defaultZ17-14
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1332default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
 
Loading clock regions from %s
13*device2i
U/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml2default:defaultZ21-13
¡
Loading clock buffers from %s
11*device2j
V/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml2default:defaultZ21-11
œ
&Loading clock placement rules from %s
318*place2\
H/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml2default:defaultZ30-318
š
)Loading package pin functions from %s...
17*device2X
D/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/PinFunctions.xml2default:defaultZ21-17
ž
Loading package from %s
16*device2m
Y/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml2default:defaultZ21-16

Loading io standards from %s
15*device2Y
E/opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/virtex7/IOStandards.xml2default:defaultZ21-15
›
+Loading device configuration modes from %s
14*device2W
C/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/ConfigModes.xml2default:defaultZ21-14
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
5

Processing XDC Constraints
244*projectZ1-262
É
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ç
²/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc2default:default2;
'network_inst_0/ten_gig_eth_pcs_pma_inst2default:defaultZ20-848
Æ
No ports matched '%s'.
584*	planAhead2(
[get_ports txclk322]2default:default2É
²/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc2default:default2
12default:default8@Z12-584
Ò
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ç
²/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc2default:default2;
'network_inst_0/ten_gig_eth_pcs_pma_inst2default:defaultZ20-847
É
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ç
²/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc2default:default2;
'network_inst_1/ten_gig_eth_pcs_pma_inst2default:defaultZ20-848
Æ
No ports matched '%s'.
584*	planAhead2(
[get_ports txclk322]2default:default2É
²/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc2default:default2
12default:default8@Z12-584
Ò
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ç
²/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc2default:default2;
'network_inst_1/ten_gig_eth_pcs_pma_inst2default:defaultZ20-847
É
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ç
²/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc2default:default2;
'network_inst_2/ten_gig_eth_pcs_pma_inst2default:defaultZ20-848
Æ
No ports matched '%s'.
584*	planAhead2(
[get_ports txclk322]2default:default2É
²/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc2default:default2
12default:default8@Z12-584
Ò
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ç
²/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc2default:default2;
'network_inst_2/ten_gig_eth_pcs_pma_inst2default:defaultZ20-847
É
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ç
²/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc2default:default2;
'network_inst_3/ten_gig_eth_pcs_pma_inst2default:defaultZ20-848
©
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'network_inst_3/ten_gig_eth_pcs_pma_inst2default:default2(
[get_ports txclk322]2default:default2;
'network_inst_3/ten_gig_eth_pcs_pma_inst2default:default2É
²/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc2default:default2
12default:default8@Z12-1399
Ò
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ç
²/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc2default:default2;
'network_inst_3/ten_gig_eth_pcs_pma_inst2default:defaultZ20-847
²
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ã
®/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_5/vc709_pcie_x8_gen3_in_context.xdc2default:default2(
vc709_pcie_x8_gen3_i2default:defaultZ20-848
ˆ
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2(
vc709_pcie_x8_gen3_i2default:default21
[get_ports pipe_txoutclk_out]2default:default2(
vc709_pcie_x8_gen3_i2default:default2Å
®/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_5/vc709_pcie_x8_gen3_in_context.xdc2default:default2
12default:default8@Z12-1399
»
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ã
®/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_5/vc709_pcie_x8_gen3_in_context.xdc2default:default2(
vc709_pcie_x8_gen3_i2default:defaultZ20-847

Parsing XDC File [%s]
179*designutils2Ø
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:defaultZ20-179

No pins matched '%s'.
508*	planAhead2m
Ynetwork_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK2default:default2Ú
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:default2
1102default:default8@Z12-508

No pins matched '%s'.
508*	planAhead2m
Ynetwork_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK2default:default2Ú
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:default2
1112default:default8@Z12-508

No pins matched '%s'.
508*	planAhead2m
Ynetwork_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK2default:default2Ú
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:default2
1122default:default8@Z12-508

No pins matched '%s'.
508*	planAhead2m
Ynetwork_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK2default:default2Ú
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:default2
1132default:default8@Z12-508

No pins matched '%s'.
508*	planAhead2m
Ynetwork_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK2default:default2Ú
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:default2
1142default:default8@Z12-508

No pins matched '%s'.
508*	planAhead2m
Ynetwork_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK2default:default2Ú
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:default2
1152default:default8@Z12-508

No pins matched '%s'.
508*	planAhead2m
Ynetwork_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK2default:default2Ú
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:default2
1162default:default8@Z12-508

No pins matched '%s'.
508*	planAhead2m
Ynetwork_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK2default:default2Ú
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:default2
1172default:default8@Z12-508
«
Deriving generated clocks
2*timing2Ú
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:default2
1742default:default8@Z38-2
×
No clocks matched '%s'.
627*	planAhead2%
xphy_rxusrclkout?2default:default2Ú
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:default2
1742default:default8@Z12-627
ù
aNo clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
626*	planAhead2Ú
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:default2
1742default:default8@Z12-626
×
No clocks matched '%s'.
627*	planAhead2%
xphy_txusrclkout?2default:default2Ú
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:default2
1762default:default8@Z12-627
ù
aNo clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
626*	planAhead2Ú
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:default2
1762default:default8@Z12-626
×
No clocks matched '%s'.
627*	planAhead2%
xphy_txusrclkout?2default:default2Ú
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:default2
1782default:default8@Z12-627
ù
aNo clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
626*	planAhead2Ú
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:default2
1782default:default8@Z12-626
˜
Finished Parsing XDC File [%s]
178*designutils2Ø
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:defaultZ20-178
è
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2Ø
Ã/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2default:default2—
‚/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc2default:defaultZ1-236
µ
Parsing XDC File [%s]
179*designutils2
k/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_touch.xdc2default:defaultZ20-179
¾
Finished Parsing XDC File [%s]
178*designutils2
k/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_touch.xdc2default:defaultZ20-178
Ž
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2
k/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_touch.xdc2default:default2—
‚/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc2default:defaultZ1-236
·
Parsing XDC File [%s]
179*designutils2€
l/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc2default:defaultZ20-179
À
Finished Parsing XDC File [%s]
178*designutils2€
l/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc2default:defaultZ20-178

ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2€
l/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc2default:default2—
‚/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc2default:defaultZ1-236
?
&Completed Processing XDC Constraints

245*projectZ1-263
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
‘
!Unisim Transformation Summary:
%s111*project2Ô
¿  A total of 130 instances were transformed.
  FD => FDRE: 48 instances
  FDR => FDRE: 18 instances
  FDS => FDSE: 2 instances
  IBUFGDS => IBUFDS: 1 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  RAMB36 => RAMB36E1: 4 instances
2default:defaultZ1-111
›
%s*synth2‹
wStart RTL Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1581.078 ; gain = 866.816
2default:default
¶
%s*synth2¦
‘Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:05 . Memory (MB): peak = 1581.078 ; gain = 866.816
2default:default
ž
%s*synth2Ž
zFinished RTL Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:05 . Memory (MB): peak = 1581.078 ; gain = 866.816
2default:default
—
3inferred FSM for state register '%s' in module '%s'802*oasys2$
wr_mem_state_reg2default:default2%
PIO_EP_MEM_ACCESS2default:defaultZ8-802
»
merging register '%s' into '%s'3619*oasys2(
s_axis_rq_tvalid_reg2default:default2'
s_axis_rq_tlast_reg2default:default2Ž
÷/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v2default:default2
4112default:default8@Z8-4471
»
merging register '%s' into '%s'3619*oasys2(
s_axis_cc_tvalid_reg2default:default2'
s_axis_cc_tlast_reg2default:default2Ž
÷/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v2default:default2
4062default:default8@Z8-4471
Œ
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2!
PIO_TX_ENGINE2default:defaultZ8-802
“
6No Re-encoding of one hot register '%s' in module '%s'3445*oasys2 
state_wr_reg2default:default2 
rx_interface2default:defaultZ8-3898
“
6No Re-encoding of one hot register '%s' in module '%s'3445*oasys2 
state_rd_reg2default:default2 
rx_interface2default:defaultZ8-3898
Ê
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2$
wr_mem_state_reg2default:default2
one-hot2default:default2%
PIO_EP_MEM_ACCESS2default:defaultZ8-3354
¿
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2!
PIO_TX_ENGINE2default:defaultZ8-3354

¿The signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
	queue_reg2default:default2
52default:defaultZ8-3969

¿The signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
	queue_reg2default:default2
62default:defaultZ8-3969

¿The signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
	queue_reg2default:default2
62default:defaultZ8-3969

¿The signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
	queue_reg2default:default2
22default:defaultZ8-3969
<
%s*synth2-

Report RTL Partitions: 
2default:default
^
%s*synth2O
;+------+-------------------------+------------+----------+
2default:default
^
%s*synth2O
;|      |RTL Partition            |Replication |Instances |
2default:default
^
%s*synth2O
;+------+-------------------------+------------+----------+
2default:default
^
%s*synth2O
;|1     |nf10_axis_converter__GB0 |           1|     55501|
2default:default
^
%s*synth2O
;|2     |nf10_axis_converter__GB1 |           1|     30208|
2default:default
^
%s*synth2O
;|3     |nf10_axis_converter__GB2 |           1|      1919|
2default:default
^
%s*synth2O
;|4     |nf10_axis_converter__GB3 |           1|     27091|
2default:default
^
%s*synth2O
;|5     |network_module__GC0      |           1|      3367|
2default:default
^
%s*synth2O
;|6     |vc709_reference_nic__GC0 |           1|     21362|
2default:default
^
%s*synth2O
;+------+-------------------------+------------+----------+
2default:default
‘
%s*synth2
mPart Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB8 0 RAMB16 0 RAMB18 200 RAMB36 100)
2default:default
²
%s*synth2¢
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:23 ; elapsed = 00:01:22 . Memory (MB): peak = 1581.078 ; gain = 866.816
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 13    
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 9     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 26    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 16    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 13    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              417 Bit    Registers := 18    
2default:default
Q
%s*synth2B
.	              289 Bit    Registers := 12    
2default:default
Q
%s*synth2B
.	              256 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 24    
2default:default
Q
%s*synth2B
.	               73 Bit    Registers := 12    
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               60 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 23    
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 9     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 28    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 16    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 17    
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 14    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 206   
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              26K Bit         RAMs := 5     
2default:default
Q
%s*synth2B
.	              18K Bit         RAMs := 8     
2default:default
Q
%s*synth2B
.	               4K Bit         RAMs := 8     
2default:default
Q
%s*synth2B
.	               1K Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input    256 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   9 Input    256 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   9 Input     33 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 23    
2default:default
Q
%s*synth2B
.	   2 Input     27 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     16 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   5 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   9 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 21    
2default:default
Q
%s*synth2B
.	   6 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 26    
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 57    
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   9 Input      1 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 354   
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
?
%s*synth20
Module vc709_reference_nic 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_simple 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
F
%s*synth27
#Module small_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               4K Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
U
%s*synth2F
2Module fallthrough_small_fifo__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
I
%s*synth2:
&Module small_fifo__parameterized2__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              417 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              26K Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
2
%s*synth2#
Module kcpsm6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module PIO_RX_ENGINE 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   5 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 21    
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
?
%s*synth20
Module nf10_axis_converter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              256 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input    256 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 17    
2default:default
I
%s*synth2:
&Module small_fifo__parameterized2__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              417 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              26K Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
9
%s*synth2*
Module PIO_TX_ENGINE 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              256 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               60 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 13    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   9 Input    256 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input     33 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   9 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   9 Input      1 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
I
%s*synth2:
&Module vc709_pcie_x8_gen3_pipe_clock 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
A
%s*synth22
Module clock_control_program 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module clock_control 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
I
%s*synth2:
&Module small_fifo__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               4K Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
I
%s*synth2:
&Module nf10_nic_output_port_lookup_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module nf10_input_arbiter_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
7
%s*synth2(
Module PIO_TO_CTRL 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
:
%s*synth2+
Module network_module 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module fallthrough_small_fifo__parameterized2__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              417 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
T
%s*synth2E
1Module ten_gig_eth_pcs_pma_ip_GT_Common_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
2
%s*synth2#
Module PIO_EP 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module fallthrough_small_fifo__parameterized2__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              417 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
6
%s*synth2'
Module small_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               73 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              18K Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
I
%s*synth2:
&Module small_fifo__parameterized2__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              417 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              26K Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
U
%s*synth2F
2Module fallthrough_small_fifo__parameterized2__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              417 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
9
%s*synth2*
Module nf10_datapath 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module nf10_input_arbiter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
U
%s*synth2F
2Module fallthrough_small_fifo__parameterized2__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              417 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
R
%s*synth2C
/Module fallthrough_small_fifo__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              417 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
I
%s*synth2:
&Module small_fifo__parameterized2__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              417 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              26K Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
O
%s*synth2@
,Module nf10_axis_converter__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
8
%s*synth2)
Module tx_interface 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
/
%s*synth2 
Module PIO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module fallthrough_small_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
8
%s*synth2)
Module pcie_app_7vx 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input     27 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
R
%s*synth2C
/Module fallthrough_small_fifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              289 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
F
%s*synth27
#Module small_fifo__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              417 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              26K Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
B
%s*synth23
Module fallthrough_small_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               73 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
B
%s*synth23
Module synchronizer_simple__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
R
%s*synth2C
/Module fallthrough_small_fifo__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              417 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
2
%s*synth2#
Module EP_MEM 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module small_fifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              289 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              18K Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
8
%s*synth2)
Module rx_interface 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
G
%s*synth28
$Module nf10_nic_output_port_lookup 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
O
%s*synth2@
,Module synchronizer_simple__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
F
%s*synth27
#Module small_fifo__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              417 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               1K Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
H
%s*synth29
%Module xgbaser_gt_same_quad_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 13    
2default:default
9
%s*synth2*
Module PIO_INTR_CTRL 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 4     
2default:default
=
%s*synth2.
Module PIO_EP_MEM_ACCESS 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 4     
2default:default
¾
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dout_valid_reg2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
À
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
middle_valid_reg2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
¾
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
fifo_valid_reg2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[288] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[287] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[286] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[285] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[284] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[283] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[282] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[281] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[280] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[279] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[278] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[277] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[276] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[275] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[274] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[273] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[272] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[271] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[270] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[269] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[268] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[267] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[266] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[265] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[264] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[263] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[262] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[261] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[260] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[259] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[258] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[257] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[256] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[255] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[254] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[253] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[252] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[251] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[250] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[249] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[248] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[247] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[246] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[245] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[244] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[243] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[242] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[241] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[240] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[239] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[238] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[237] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[236] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[235] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[234] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[233] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[232] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[231] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[230] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[229] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[228] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[227] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[226] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[225] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[224] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[223] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[222] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[221] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[220] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[219] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[218] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[217] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[216] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[215] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[214] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[213] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[212] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[211] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[210] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[209] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[208] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[207] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[206] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[205] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[204] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[203] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[202] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[201] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[200] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[199] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[198] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[197] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[196] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[195] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[194] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[193] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\middle_dout_reg[192] 2default:default2:
&fallthrough_small_fifo__parameterized12default:defaultZ8-3332
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys21
MASTER_WIDER.counter_reg[1:0]2default:default21
MASTER_WIDER.counter_reg[1:0]2default:default2›
„/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v2default:default2
3392default:default8@Z8-4471
«
+design %s has port %s driven by constant %s3447*oasys2'
vc709_reference_nic2default:default2%
sfp_tx_disable[3]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2'
vc709_reference_nic2default:default2%
sfp_tx_disable[2]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2'
vc709_reference_nic2default:default2%
sfp_tx_disable[1]2default:default2
02default:defaultZ8-3917
«
+design %s has port %s driven by constant %s3447*oasys2'
vc709_reference_nic2default:default2%
sfp_tx_disable[0]2default:default2
02default:defaultZ8-3917
„
!design %s has unconnected port %s3331*oasys2'
vc709_reference_nic2default:default2
button_east2default:defaultZ8-3331

!design %s has unconnected port %s3331*oasys2'
vc709_reference_nic2default:default2
emcclk2default:defaultZ8-3331
ª
%s*synth2š
…Finished Cross Boundary Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:25 . Memory (MB): peak = 1581.078 ; gain = 866.816
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
/
%s*synth2 

Block RAM:
2default:default
¿
%s*synth2¯
š+------------+------------+------------------------+---+---+------------------------+---+---+--------------+----------+----------+----------------------+
2default:default
À
%s*synth2°
›|Module Name | RTL Object | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18E1 | RAMB36E1 | Hierarchical Name    | 
2default:default
¿
%s*synth2¯
š+------------+------------+------------------------+---+---+------------------------+---+---+--------------+----------+----------+----------------------+
2default:default
À
%s*synth2°
›|small_fifo  | queue_reg  | 256 X 73(READ_FIRST)   | W |   | 256 X 73(WRITE_FIRST)  |   | R | Port A and B | 1        | 1        | small_fifo/extram    | 
2default:default
À
%s*synth2°
›|small_fifo  | queue_reg  | 32 X 128(READ_FIRST)   | W |   | 32 X 128(WRITE_FIRST)  |   | R | Port A and B | 0        | 2        | small_fifo/extram__1 | 
2default:default
À
%s*synth2°
›|small_fifo  | queue_reg  | 64 X 289(READ_FIRST)   | W |   | 64 X 289(WRITE_FIRST)  |   | R | Port A and B | 1        | 4        | small_fifo/extram__2 | 
2default:default
À
%s*synth2°
›|small_fifo  | queue_reg  | 64 X 417(READ_FIRST)   | W |   | 64 X 417(WRITE_FIRST)  |   | R | Port A and B | 0        | 6        | small_fifo/extram__3 | 
2default:default
À
%s*synth2°
›|small_fifo  | queue_reg  | 4 X 417(READ_FIRST)    | W |   | 4 X 417(WRITE_FIRST)   |   | R | Port A and B | 0        | 6        | small_fifo/extram__4 | 
2default:default
À
%s*synth2°
›+------------+------------+------------------------+---+---+------------------------+---+---+--------------+----------+----------+----------------------+

2default:default
Æ
%s*synth2¶
¡Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
v
%s*synth2g
SRemoved BRAM instance from module nf10_input_arbiter_0 due to constant propagation
2default:default
v
%s*synth2g
SRemoved BRAM instance from module nf10_input_arbiter_0 due to constant propagation
2default:default
x
%s*synth2i
URemoved 2 RAM instances from module nf10_input_arbiter_0 due to constant propagation
2default:default
v
%s*synth2g
SRemoved BRAM instance from module nf10_input_arbiter_0 due to constant propagation
2default:default
v
%s*synth2g
SRemoved BRAM instance from module nf10_input_arbiter_0 due to constant propagation
2default:default
x
%s*synth2i
URemoved 2 RAM instances from module nf10_input_arbiter_0 due to constant propagation
2default:default
v
%s*synth2g
SRemoved BRAM instance from module nf10_input_arbiter_0 due to constant propagation
2default:default
v
%s*synth2g
SRemoved BRAM instance from module nf10_input_arbiter_0 due to constant propagation
2default:default
x
%s*synth2i
URemoved 2 RAM instances from module nf10_input_arbiter_0 due to constant propagation
2default:default
v
%s*synth2g
SRemoved BRAM instance from module nf10_input_arbiter_0 due to constant propagation
2default:default
v
%s*synth2g
SRemoved BRAM instance from module nf10_input_arbiter_0 due to constant propagation
2default:default
x
%s*synth2i
URemoved 2 RAM instances from module nf10_input_arbiter_0 due to constant propagation
2default:default
£
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2;
'i_4/\cc_inst/processor/sync_sleep_flop 2default:defaultZ8-3333
Ã
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2[
Gi_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/FSM_onehot_wr_mem_state_reg[4] 2default:defaultZ8-3333
²
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2J
6i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[0] 2default:defaultZ8-3333
²
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2J
6i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[4] 2default:defaultZ8-3333
²
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2J
6i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[5] 2default:defaultZ8-3333
²
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2J
6i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[6] 2default:defaultZ8-3333
²
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2J
6i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[7] 2default:defaultZ8-3333
¾
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2V
Bi_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.state_reg[3] 2default:defaultZ8-3333
È
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2`
Li_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_INTR_CTRL/cfg_interrupt_msi_int_reg[30] 2default:defaultZ8-3333
Ã
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2[
Gi_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_INTR_CTRL/cfg_interrupt_int_reg[3] 2default:defaultZ8-3333
¸
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2P
<i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/cfg_msg_transmit_reg 2default:defaultZ8-3333
»
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[95] 2default:defaultZ8-3333
¼
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_rq_tdata_reg[255] 2default:defaultZ8-3333
Ÿ
%s*synth2
{Finished Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:33 . Memory (MB): peak = 1625.453 ; gain = 911.191
2default:default
{
%s*synth2l
XINFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
2default:default
®
%s*synth2ž
‰Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:38 . Memory (MB): peak = 1625.453 ; gain = 911.191
2default:default
¡
%s*synth2‘
}Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 1625.453 ; gain = 911.191
2default:default
 
%s*synth2
|Finished Technology Mapping : Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 1625.453 ; gain = 911.191
2default:default
Ÿ
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2
drp_gnt2default:defaultZ8-4442
¡
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2
	drp_den_i2default:defaultZ8-4442
¡
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2
	drp_dwe_i2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_daddr_i[15]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_daddr_i[14]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_daddr_i[13]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_daddr_i[12]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_daddr_i[11]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_daddr_i[10]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[9]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[8]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[7]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[6]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[5]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[4]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[3]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[2]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[1]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[0]2default:defaultZ8-4442
¤
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2 
drp_di_i[15]2default:defaultZ8-4442
¤
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2 
drp_di_i[14]2default:defaultZ8-4442
¤
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2 
drp_di_i[13]2default:defaultZ8-4442
¤
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2 
drp_di_i[12]2default:defaultZ8-4442
¤
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2 
drp_di_i[11]2default:defaultZ8-4442
¤
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2 
drp_di_i[10]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[9]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[8]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[7]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[6]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[5]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[4]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[3]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[2]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[1]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[0]2default:defaultZ8-4442
¢
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2

drp_drdy_i2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_drpdo_i[15]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_drpdo_i[14]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_drpdo_i[13]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_drpdo_i[12]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_drpdo_i[11]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_drpdo_i[10]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_drpdo_i[9]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_drpdo_i[8]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_drpdo_i[7]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_drpdo_i[6]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_drpdo_i[5]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_drpdo_i[4]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_drpdo_i[3]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_drpdo_i[2]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_drpdo_i[1]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_0/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_drpdo_i[0]2default:defaultZ8-4442
Ÿ
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2
drp_gnt2default:defaultZ8-4442
¡
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2
	drp_den_i2default:defaultZ8-4442
¡
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2
	drp_dwe_i2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_daddr_i[15]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_daddr_i[14]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_daddr_i[13]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_daddr_i[12]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_daddr_i[11]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_daddr_i[10]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[9]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[8]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[7]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[6]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[5]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[4]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[3]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[2]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[1]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_daddr_i[0]2default:defaultZ8-4442
¤
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2 
drp_di_i[15]2default:defaultZ8-4442
¤
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2 
drp_di_i[14]2default:defaultZ8-4442
¤
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2 
drp_di_i[13]2default:defaultZ8-4442
¤
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2 
drp_di_i[12]2default:defaultZ8-4442
¤
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2 
drp_di_i[11]2default:defaultZ8-4442
¤
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2 
drp_di_i[10]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[9]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[8]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[7]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[6]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[5]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[4]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[3]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[2]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[1]2default:defaultZ8-4442
£
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2
drp_di_i[0]2default:defaultZ8-4442
¢
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2

drp_drdy_i2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_drpdo_i[15]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_drpdo_i[14]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_drpdo_i[13]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_drpdo_i[12]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_drpdo_i[11]2default:defaultZ8-4442
§
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2#
drp_drpdo_i[10]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_drpdo_i[9]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_drpdo_i[8]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_drpdo_i[7]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_drpdo_i[6]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_drpdo_i[5]2default:defaultZ8-4442
¦
*BlackBox module %s has unconnected pin %s
3599*oasys2=
)\network_inst_1/ten_gig_eth_pcs_pma_inst 2default:default2"
drp_drpdo_i[4]2default:defaultZ8-4442
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44422default:default2
1002default:defaultZ17-14
€
7design has %s instantiated BUFGs while the limit is %s
3200*oasys2
142default:default2
122default:defaultZ8-3200
š
%s*synth2Š
vFinished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:01:45 . Memory (MB): peak = 1625.453 ; gain = 911.191
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
«
%s*synth2›
†Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:01:45 . Memory (MB): peak = 1625.453 ; gain = 911.191
2default:default
¨
%s*synth2˜
ƒFinished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:01:46 . Memory (MB): peak = 1625.453 ; gain = 911.191
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
R
%s*synth2C
/+------+--------------------------+----------+
2default:default
R
%s*synth2C
/|      |BlackBox name             |Instances |
2default:default
R
%s*synth2C
/+------+--------------------------+----------+
2default:default
R
%s*synth2C
/|1     |vc709_pcie_x8_gen3        |         1|
2default:default
R
%s*synth2C
/|2     |axi_dma_0                 |         1|
2default:default
R
%s*synth2C
/|3     |nf10_bram_output_queues_0 |         1|
2default:default
R
%s*synth2C
/|4     |ten_gig_eth_pcs_pma_ip    |         4|
2default:default
R
%s*synth2C
/|5     |ten_gig_eth_mac_ip        |         4|
2default:default
R
%s*synth2C
/|6     |axis_async_fifo           |         8|
2default:default
R
%s*synth2C
/|7     |cmd_fifo_xgemac_rxif      |         4|
2default:default
R
%s*synth2C
/+------+--------------------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
S
%s*synth2D
0+------+-------------------------------+------+
2default:default
S
%s*synth2D
0|      |Cell                           |Count |
2default:default
S
%s*synth2D
0+------+-------------------------------+------+
2default:default
S
%s*synth2D
0|1     |axi_dma_0_bbox                 |     1|
2default:default
S
%s*synth2D
0|2     |axis_async_fifo_bbox           |     1|
2default:default
S
%s*synth2D
0|3     |axis_async_fifo_bbox_0         |     1|
2default:default
S
%s*synth2D
0|4     |axis_async_fifo_bbox_0__2      |     1|
2default:default
S
%s*synth2D
0|5     |axis_async_fifo_bbox_0__3      |     1|
2default:default
S
%s*synth2D
0|6     |axis_async_fifo_bbox_0__4      |     1|
2default:default
S
%s*synth2D
0|7     |axis_async_fifo_bbox__2        |     1|
2default:default
S
%s*synth2D
0|8     |axis_async_fifo_bbox__3        |     1|
2default:default
S
%s*synth2D
0|9     |axis_async_fifo_bbox__4        |     1|
2default:default
S
%s*synth2D
0|10    |cmd_fifo_xgemac_rxif_bbox      |     1|
2default:default
S
%s*synth2D
0|11    |cmd_fifo_xgemac_rxif_bbox__2   |     1|
2default:default
S
%s*synth2D
0|12    |cmd_fifo_xgemac_rxif_bbox__3   |     1|
2default:default
S
%s*synth2D
0|13    |cmd_fifo_xgemac_rxif_bbox__4   |     1|
2default:default
S
%s*synth2D
0|14    |nf10_bram_output_queues_0_bbox |     1|
2default:default
S
%s*synth2D
0|15    |ten_gig_eth_mac_ip_bbox        |     1|
2default:default
S
%s*synth2D
0|16    |ten_gig_eth_mac_ip_bbox__2     |     1|
2default:default
S
%s*synth2D
0|17    |ten_gig_eth_mac_ip_bbox__3     |     1|
2default:default
S
%s*synth2D
0|18    |ten_gig_eth_mac_ip_bbox__4     |     1|
2default:default
S
%s*synth2D
0|19    |ten_gig_eth_pcs_pma_ip_bbox    |     1|
2default:default
S
%s*synth2D
0|20    |ten_gig_eth_pcs_pma_ip_bbox__2 |     1|
2default:default
S
%s*synth2D
0|21    |ten_gig_eth_pcs_pma_ip_bbox__3 |     1|
2default:default
S
%s*synth2D
0|22    |ten_gig_eth_pcs_pma_ip_bbox__4 |     1|
2default:default
S
%s*synth2D
0|23    |vc709_pcie_x8_gen3_bbox        |     1|
2default:default
S
%s*synth2D
0|24    |BUFG                           |     9|
2default:default
S
%s*synth2D
0|25    |BUFGCTRL_1                     |     1|
2default:default
S
%s*synth2D
0|26    |BUFHCE_1                       |     1|
2default:default
S
%s*synth2D
0|27    |CARRY4                         |    23|
2default:default
S
%s*synth2D
0|28    |GTHE2_COMMON                   |     1|
2default:default
S
%s*synth2D
0|29    |IBUFDS_GTE2                    |     2|
2default:default
S
%s*synth2D
0|30    |INV                            |     2|
2default:default
S
%s*synth2D
0|31    |LUT1                           |    76|
2default:default
S
%s*synth2D
0|32    |LUT2                           |   231|
2default:default
S
%s*synth2D
0|33    |LUT3                           |  2313|
2default:default
S
%s*synth2D
0|34    |LUT4                           |   294|
2default:default
S
%s*synth2D
0|35    |LUT5                           |   190|
2default:default
S
%s*synth2D
0|36    |LUT6                           |   689|
2default:default
S
%s*synth2D
0|37    |LUT6_2                         |    47|
2default:default
S
%s*synth2D
0|38    |MMCME2_ADV                     |     1|
2default:default
S
%s*synth2D
0|39    |MMCME2_BASE                    |     1|
2default:default
S
%s*synth2D
0|40    |MUXCY                          |    29|
2default:default
S
%s*synth2D
0|41    |RAM32M                         |     4|
2default:default
S
%s*synth2D
0|42    |RAM64M                         |     2|
2default:default
S
%s*synth2D
0|43    |RAMB36                         |     4|
2default:default
S
%s*synth2D
0|44    |RAMB36E1_1                     |    28|
2default:default
S
%s*synth2D
0|45    |RAMB36E1_2                     |     1|
2default:default
S
%s*synth2D
0|46    |XORCY                          |    27|
2default:default
S
%s*synth2D
0|47    |FD                             |    47|
2default:default
S
%s*synth2D
0|48    |FDCE                           |    13|
2default:default
S
%s*synth2D
0|49    |FDPE                           |     6|
2default:default
S
%s*synth2D
0|50    |FDR                            |    16|
2default:default
S
%s*synth2D
0|51    |FDRE                           |  5155|
2default:default
S
%s*synth2D
0|52    |FDS                            |     2|
2default:default
S
%s*synth2D
0|53    |FDSE                           |    10|
2default:default
S
%s*synth2D
0|54    |IBUF                           |     5|
2default:default
S
%s*synth2D
0|55    |IBUFGDS                        |     1|
2default:default
S
%s*synth2D
0|56    |IOBUF                          |     2|
2default:default
S
%s*synth2D
0|57    |OBUF                           |     5|
2default:default
S
%s*synth2D
0+------+-------------------------------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
‡
%s*synth2x
d+------+----------------------------------------+------------------------------------------+------+
2default:default
‡
%s*synth2x
d|      |Instance                                |Module                                    |Cells |
2default:default
‡
%s*synth2x
d+------+----------------------------------------+------------------------------------------+------+
2default:default
‡
%s*synth2x
d|1     |top                                     |                                          | 17189|
2default:default
‡
%s*synth2x
d|2     |  cc_inst                               |clock_control                             |   232|
2default:default
‡
%s*synth2x
d|3     |    program_rom                         |clock_control_program                     |     7|
2default:default
‡
%s*synth2x
d|4     |    processor                           |kcpsm6                                    |   217|
2default:default
‡
%s*synth2x
d|5     |  nf10_datapath_0                       |nf10_datapath                             |  9178|
2default:default
‡
%s*synth2x
d|6     |    nf10_input_arbiter_0                |nf10_input_arbiter_0                      |  5552|
2default:default
‡
%s*synth2x
d|7     |      inst                              |nf10_input_arbiter                        |  5552|
2default:default
‡
%s*synth2x
d|8     |        \in_arb_queues[1].in_arb_fifo   |fallthrough_small_fifo__parameterized2    |   881|
2default:default
‡
%s*synth2x
d|9     |          fifo                          |small_fifo__parameterized2_16             |   325|
2default:default
‡
%s*synth2x
d|10    |        \in_arb_queues[4].in_arb_fifo   |fallthrough_small_fifo__parameterized2_9  |  1161|
2default:default
‡
%s*synth2x
d|11    |          fifo                          |small_fifo__parameterized2_15             |   326|
2default:default
‡
%s*synth2x
d|12    |        \in_arb_queues[3].in_arb_fifo   |fallthrough_small_fifo__parameterized2_10 |  1741|
2default:default
‡
%s*synth2x
d|13    |          fifo                          |small_fifo__parameterized2_14             |   472|
2default:default
‡
%s*synth2x
d|14    |        \in_arb_queues[0].in_arb_fifo   |fallthrough_small_fifo__parameterized2_11 |   882|
2default:default
‡
%s*synth2x
d|15    |          fifo                          |small_fifo__parameterized2_13             |   325|
2default:default
‡
%s*synth2x
d|16    |        \in_arb_queues[2].in_arb_fifo   |fallthrough_small_fifo__parameterized2_12 |   881|
2default:default
‡
%s*synth2x
d|17    |          fifo                          |small_fifo__parameterized2                |   325|
2default:default
‡
%s*synth2x
d|18    |    nf10_nic_output_port_lookup_0       |nf10_nic_output_port_lookup_0             |  1296|
2default:default
‡
%s*synth2x
d|19    |      inst                              |nf10_nic_output_port_lookup               |  1296|
2default:default
‡
%s*synth2x
d|20    |        input_fifo                      |fallthrough_small_fifo__parameterized3    |  1295|
2default:default
‡
%s*synth2x
d|21    |          fifo                          |small_fifo__parameterized3                |   442|
2default:default
‡
%s*synth2x
d|22    |  network_inst_0                        |network_module                            |  1137|
2default:default
‡
%s*synth2x
d|23    |    rx_interface_i                      |rx_interface_7                            |   246|
2default:default
‡
%s*synth2x
d|24    |    tx_interface_i                      |tx_interface_8                            |    97|
2default:default
‡
%s*synth2x
d|25    |  pcie_app_7vx_i                        |pcie_app_7vx                              |  1481|
2default:default
‡
%s*synth2x
d|26    |    PIO_i                               |PIO                                       |  1373|
2default:default
‡
%s*synth2x
d|27    |      PIO_EP                            |PIO_EP                                    |  1373|
2default:default
‡
%s*synth2x
d|28    |        EP_TX                           |PIO_TX_ENGINE                             |   527|
2default:default
‡
%s*synth2x
d|29    |        EP_INTR_CTRL                    |PIO_INTR_CTRL                             |     2|
2default:default
‡
%s*synth2x
d|30    |        EP_RX                           |PIO_RX_ENGINE                             |   641|
2default:default
‡
%s*synth2x
d|31    |        EP_MEM                          |PIO_EP_MEM_ACCESS                         |   203|
2default:default
‡
%s*synth2x
d|32    |          EP_MEM                        |EP_MEM                                    |   100|
2default:default
‡
%s*synth2x
d|33    |  network_inst_1                        |network_module_0                          |  1137|
2default:default
‡
%s*synth2x
d|34    |    rx_interface_i                      |rx_interface_5                            |   246|
2default:default
‡
%s*synth2x
d|35    |    tx_interface_i                      |tx_interface_6                            |    97|
2default:default
‡
%s*synth2x
d|36    |  network_inst_2                        |network_module_1                          |  1137|
2default:default
‡
%s*synth2x
d|37    |    rx_interface_i                      |rx_interface_3                            |   246|
2default:default
‡
%s*synth2x
d|38    |    tx_interface_i                      |tx_interface_4                            |    97|
2default:default
‡
%s*synth2x
d|39    |  xgbaser_gt_wrapper_inst               |xgbaser_gt_same_quad_wrapper              |    41|
2default:default
‡
%s*synth2x
d|40    |    ten_gig_eth_pcs_pma_gt_common_block |ten_gig_eth_pcs_pma_ip_GT_Common_wrapper  |     2|
2default:default
‡
%s*synth2x
d|41    |  \ext_clk.pipe_clock_i                 |vc709_pcie_x8_gen3_pipe_clock             |    29|
2default:default
‡
%s*synth2x
d|42    |  network_inst_3                        |network_module_2                          |  1138|
2default:default
‡
%s*synth2x
d|43    |    rx_interface_i                      |rx_interface                              |   247|
2default:default
‡
%s*synth2x
d|44    |    tx_interface_i                      |tx_interface                              |    97|
2default:default
‡
%s*synth2x
d+------+----------------------------------------+------------------------------------------+------+
2default:default
§
%s*synth2—
‚Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:01:46 . Memory (MB): peak = 1625.453 ; gain = 911.191
2default:default
n
%s*synth2_
KSynthesis finished with 0 errors, 279 critical warnings and 2248 warnings.
2default:default
¥
%s*synth2•
€Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:01:46 . Memory (MB): peak = 1625.453 ; gain = 911.191
2default:default
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1612default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
€
!Unisim Transformation Summary:
%s111*project2Ã
®  A total of 138 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  FD => FDRE: 47 instances
  FDR => FDRE: 16 instances
  FDS => FDSE: 2 instances
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 2 instances
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 47 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  RAMB36 => RAMB36E1: 4 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
Â
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
3432default:default2
3362default:default2
1012default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
þ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:01:582default:default2
00:01:582default:default2
2049.6882default:default2
1221.4262default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35
‚
vreport_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2086.727 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Thu Oct 24 15:24:00 20132default:defaultZ17-206