// Seed: 3911652821
module module_0 #(
    parameter id_4 = 32'd63
) (
    input wand id_0,
    output tri0 id_1
    , _id_4,
    output supply1 id_2
);
  wire id_5;
  logic [7:0] id_6;
  ;
  wire id_7;
  ;
  assign id_6[id_4+1'b0] = -1 || id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd32
) (
    input wand id_0,
    input uwire id_1,
    input tri1 _id_2
    , id_8,
    output supply0 id_3,
    output tri1 id_4,
    output uwire id_5,
    output wand id_6
);
  assign id_4 = 1;
  wire [id_2 : 1 'b0] id_9;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6
  );
  logic id_10;
  ;
endmodule
