// Seed: 1630780179
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri id_5,
    inout tri1 id_6,
    output supply0 id_7,
    output supply1 id_8,
    output tri0 id_9,
    input supply0 id_10,
    output tri id_11,
    input tri1 id_12,
    input supply0 id_13,
    input uwire id_14,
    input wor id_15,
    input tri id_16,
    input tri1 id_17
    , id_34,
    input tri id_18,
    inout tri id_19,
    input supply0 id_20,
    input tri0 id_21,
    input uwire id_22,
    output tri1 id_23,
    input supply1 id_24,
    output wire id_25,
    input supply1 id_26,
    output wire id_27,
    output wand id_28,
    output tri1 id_29,
    input tri id_30,
    input tri id_31,
    input uwire id_32
);
  assign module_1.id_11 = 0;
  assign id_6 = -1;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input supply0 id_2,
    input wand id_3,
    input tri id_4,
    output tri1 id_5,
    inout supply1 id_6,
    output wire id_7,
    output wire id_8,
    input tri0 id_9,
    output supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output tri0 id_13,
    output tri0 id_14,
    input tri1 id_15,
    output tri0 id_16,
    input tri1 id_17,
    output wire id_18,
    output wire id_19,
    input supply1 id_20,
    input tri id_21
);
  wire id_23;
  ;
  wire id_24;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_13,
      id_12,
      id_9,
      id_6,
      id_14,
      id_8,
      id_6,
      id_2,
      id_0,
      id_21,
      id_11,
      id_1,
      id_9,
      id_17,
      id_4,
      id_11,
      id_6,
      id_17,
      id_3,
      id_4,
      id_0,
      id_12,
      id_10,
      id_12,
      id_19,
      id_5,
      id_6,
      id_1,
      id_15,
      id_11
  );
  logic id_25 = (1);
endmodule
