# alarm_clock
Wrote synthesizable SystemVerilog code in order to implement an alarm clock in an FPGA (Altera DE10-Lite).
