Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Dec  4 14:14:01 2023
| Host         : bioeebeanie.bioeelocal running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7k410t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CLK_LAO_0P (HIGH)

 There are 8260 register/latch pins with no clock driven by root clock pin: FPGA_JESD_CLKP (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18635 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.648        0.000                      0                 4459        0.048        0.000                      0                 4451        2.960        0.000                       0                  2113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                     ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                {0.000 16.500}       33.000          30.303          
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt0_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt0_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt0_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt0_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt1_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt1_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt1_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt1_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt2_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt2_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt2_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt2_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt3_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt3_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt3_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt3_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
okUH0                                                                                                                                                                                     {0.000 4.960}        9.920           100.806         
  mmcm0_clk0                                                                                                                                                                              {1.488 6.448}        9.920           100.806         
    dnaclkdiv32                                                                                                                                                                           {1.488 160.208}      317.440         3.150           
  mmcm0_clkfb                                                                                                                                                                             {0.000 4.960}        9.920           100.806         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.788        0.000                      0                  928        0.048        0.000                      0                  928       15.590        0.000                       0                   483  
okUH0                                                                                                                                                                                                                                         2.960        0.000                       0                     1  
  mmcm0_clk0                                                                                      3.849        0.000                      0                 3242        0.070        0.000                      0                 3242        3.520        0.000                       0                  1625  
    dnaclkdiv32                                                                                                                                                                                                                             307.440        0.000                       0                     1  
  mmcm0_clkfb                                                                                                                                                                                                                                 8.320        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0    okUH0               5.136        0.000                      0                   35        0.419        0.000                      0                   35  
okUH0         mmcm0_clk0          0.648        0.000                      0                   21        0.906        0.000                      0                   21  
dnaclkdiv32   mmcm0_clk0          3.006        0.000                      0                    1        3.261        0.000                      0                    1  
mmcm0_clk0    dnaclkdiv32         3.031        0.000                      0                    2        0.155        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.084        0.000                      0                  100        0.259        0.000                      0                  100  
**async_default**                                                                           mmcm0_clk0                                                                                  mmcm0_clk0                                                                                        7.043        0.000                      0                  122        0.314        0.000                      0                  122  
**default**                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                   32.241        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.375ns (9.941%)  route 3.397ns (90.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 37.946 - 33.000 ) 
    Source Clock Delay      (SCD):    5.643ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     5.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X59Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.269     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.900     7.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X68Y138        LUT6 (Prop_lut6_I1_O)        0.053     7.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.665     8.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y137        LUT2 (Prop_lut2_I0_O)        0.053     8.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.832     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X66Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536    37.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.662    38.608    
                         clock uncertainty           -0.035    38.572    
    SLICE_X66Y138        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    38.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         38.203    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 28.788    

Slack (MET) :             28.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.375ns (9.941%)  route 3.397ns (90.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 37.946 - 33.000 ) 
    Source Clock Delay      (SCD):    5.643ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     5.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X59Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.269     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.900     7.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X68Y138        LUT6 (Prop_lut6_I1_O)        0.053     7.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.665     8.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y137        LUT2 (Prop_lut2_I0_O)        0.053     8.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.832     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X66Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536    37.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.662    38.608    
                         clock uncertainty           -0.035    38.572    
    SLICE_X66Y138        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    38.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.203    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 28.788    

Slack (MET) :             28.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.375ns (9.941%)  route 3.397ns (90.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 37.946 - 33.000 ) 
    Source Clock Delay      (SCD):    5.643ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     5.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X59Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.269     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.900     7.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X68Y138        LUT6 (Prop_lut6_I1_O)        0.053     7.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.665     8.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y137        LUT2 (Prop_lut2_I0_O)        0.053     8.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.832     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X66Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536    37.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.662    38.608    
                         clock uncertainty           -0.035    38.572    
    SLICE_X66Y138        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    38.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         38.203    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 28.788    

Slack (MET) :             28.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.375ns (9.941%)  route 3.397ns (90.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 37.946 - 33.000 ) 
    Source Clock Delay      (SCD):    5.643ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     5.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X59Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.269     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.900     7.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X68Y138        LUT6 (Prop_lut6_I1_O)        0.053     7.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.665     8.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y137        LUT2 (Prop_lut2_I0_O)        0.053     8.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.832     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X66Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536    37.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.662    38.608    
                         clock uncertainty           -0.035    38.572    
    SLICE_X66Y138        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    38.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.203    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 28.788    

Slack (MET) :             28.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.375ns (9.941%)  route 3.397ns (90.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 37.946 - 33.000 ) 
    Source Clock Delay      (SCD):    5.643ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     5.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X59Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.269     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.900     7.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X68Y138        LUT6 (Prop_lut6_I1_O)        0.053     7.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.665     8.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y137        LUT2 (Prop_lut2_I0_O)        0.053     8.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.832     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X66Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536    37.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.662    38.608    
                         clock uncertainty           -0.035    38.572    
    SLICE_X66Y138        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    38.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         38.203    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 28.788    

Slack (MET) :             28.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.375ns (9.941%)  route 3.397ns (90.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 37.946 - 33.000 ) 
    Source Clock Delay      (SCD):    5.643ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     5.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X59Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.269     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.900     7.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X68Y138        LUT6 (Prop_lut6_I1_O)        0.053     7.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.665     8.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y137        LUT2 (Prop_lut2_I0_O)        0.053     8.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.832     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X66Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536    37.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.662    38.608    
                         clock uncertainty           -0.035    38.572    
    SLICE_X66Y138        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    38.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.203    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 28.788    

Slack (MET) :             28.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.375ns (9.941%)  route 3.397ns (90.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 37.946 - 33.000 ) 
    Source Clock Delay      (SCD):    5.643ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     5.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X59Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.269     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.900     7.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X68Y138        LUT6 (Prop_lut6_I1_O)        0.053     7.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.665     8.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y137        LUT2 (Prop_lut2_I0_O)        0.053     8.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.832     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X66Y138        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536    37.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y138        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism              0.662    38.608    
                         clock uncertainty           -0.035    38.572    
    SLICE_X66Y138        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.369    38.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         38.203    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 28.788    

Slack (MET) :             28.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.375ns (9.941%)  route 3.397ns (90.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 37.946 - 33.000 ) 
    Source Clock Delay      (SCD):    5.643ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     5.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X59Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.269     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.900     7.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X68Y138        LUT6 (Prop_lut6_I1_O)        0.053     7.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.665     8.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y137        LUT2 (Prop_lut2_I0_O)        0.053     8.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.832     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X66Y138        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536    37.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y138        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism              0.662    38.608    
                         clock uncertainty           -0.035    38.572    
    SLICE_X66Y138        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.369    38.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         38.203    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 28.788    

Slack (MET) :             28.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.375ns (10.248%)  route 3.284ns (89.752%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 37.944 - 33.000 ) 
    Source Clock Delay      (SCD):    5.643ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     5.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X59Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.269     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.900     7.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X68Y138        LUT6 (Prop_lut6_I1_O)        0.053     7.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.665     8.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y137        LUT2 (Prop_lut2_I0_O)        0.053     8.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.719     9.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X66Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.534    37.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.662    38.606    
                         clock uncertainty           -0.035    38.570    
    SLICE_X66Y136        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    38.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                 28.899    

Slack (MET) :             28.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.375ns (10.248%)  route 3.284ns (89.752%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 37.944 - 33.000 ) 
    Source Clock Delay      (SCD):    5.643ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655     5.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X59Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.269     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.900     7.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X68Y138        LUT6 (Prop_lut6_I1_O)        0.053     7.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.665     8.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X74Y137        LUT2 (Prop_lut2_I0_O)        0.053     8.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.719     9.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X66Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.534    37.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.662    38.606    
                         clock uncertainty           -0.035    38.570    
    SLICE_X66Y136        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    38.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                 28.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.091ns (58.613%)  route 0.064ns (41.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.629     2.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y138        FDCE (Prop_fdce_C_Q)         0.091     2.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.064     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X66Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     3.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.509     2.526    
    SLICE_X66Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.155ns (40.608%)  route 0.227ns (59.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.618     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X49Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y150        FDRE (Prop_fdre_C_Q)         0.091     2.595 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/Q
                         net (fo=3, routed)           0.227     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
    SLICE_X49Y149        LUT6 (Prop_lut6_I2_O)        0.064     2.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_i_1/O
                         net (fo=1, routed)           0.000     2.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iTDO_next
    SLICE_X49Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.891     3.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X49Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/C
                         clock pessimism             -0.307     2.769    
    SLICE_X49Y149        FDRE (Hold_fdre_C_D)         0.060     2.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg
  -------------------------------------------------------------------
                         required time                         -2.829    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.091ns (58.371%)  route 0.065ns (41.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.629     2.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y138        FDCE (Prop_fdce_C_Q)         0.091     2.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.065     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X66Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     3.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.509     2.526    
    SLICE_X66Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.629     2.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X73Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDCE (Prop_fdce_C_Q)         0.100     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X73Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     3.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X73Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.519     2.515    
    SLICE_X73Y140        FDCE (Hold_fdce_C_D)         0.047     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.627     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X73Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y137        FDCE (Prop_fdce_C_Q)         0.100     2.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X73Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X73Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.518     2.513    
    SLICE_X73Y137        FDCE (Hold_fdce_C_D)         0.047     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.625     2.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y137        FDPE (Prop_fdpe_C_Q)         0.100     2.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X77Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.519     2.511    
    SLICE_X77Y137        FDPE (Hold_fdpe_C_D)         0.047     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.672     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.100     2.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.055     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X45Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.893     3.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.520     2.558    
    SLICE_X45Y147        FDRE (Hold_fdre_C_D)         0.047     2.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.628     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y143        FDPE (Prop_fdpe_C_Q)         0.100     2.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X75Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     3.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.520     2.514    
    SLICE_X75Y143        FDPE (Hold_fdpe_C_D)         0.047     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.627     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X73Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y137        FDCE (Prop_fdce_C_Q)         0.100     2.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X73Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X73Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.518     2.513    
    SLICE_X73Y137        FDCE (Hold_fdce_C_D)         0.044     2.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.974%)  route 0.157ns (61.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.628     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X68Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y137        FDCE (Prop_fdce_C_Q)         0.100     2.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.157     2.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X66Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     3.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.506     2.527    
    SLICE_X66Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.000      31.400     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X57Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X58Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X56Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X58Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X59Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X57Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X58Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X59Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X61Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X66Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { host_interface_okuh[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y2  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        3.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.668ns  (logic 2.552ns (45.026%)  route 3.116ns (54.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 9.759 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.251ns = ( -0.763 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.813    -0.763    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.317 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.131     2.447    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X74Y86         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.513 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.610     3.123    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X75Y86         LUT5 (Prop_lut5_I0_O)        0.183     3.306 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.615     3.921    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X71Y85         LUT6 (Prop_lut6_I0_O)        0.169     4.090 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.315     4.405    design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X69Y85         LUT4 (Prop_lut4_I3_O)        0.054     4.459 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.445     4.905    design_1_i/frontpanel_0/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X66Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.728     9.759    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X66Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/C
                         clock pessimism             -0.601     9.158    
                         clock uncertainty           -0.073     9.085    
    SLICE_X66Y86         FDRE (Setup_fdre_C_CE)      -0.331     8.754    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.668ns  (logic 2.552ns (45.026%)  route 3.116ns (54.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 9.759 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.251ns = ( -0.763 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.813    -0.763    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.317 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.131     2.447    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X74Y86         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.513 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.610     3.123    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X75Y86         LUT5 (Prop_lut5_I0_O)        0.183     3.306 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.615     3.921    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X71Y85         LUT6 (Prop_lut6_I0_O)        0.169     4.090 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.315     4.405    design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X69Y85         LUT4 (Prop_lut4_I3_O)        0.054     4.459 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.445     4.905    design_1_i/frontpanel_0/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X66Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.728     9.759    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X66Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/C
                         clock pessimism             -0.601     9.158    
                         clock uncertainty           -0.073     9.085    
    SLICE_X66Y86         FDRE (Setup_fdre_C_CE)      -0.331     8.754    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.668ns  (logic 2.552ns (45.026%)  route 3.116ns (54.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 9.759 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.251ns = ( -0.763 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.813    -0.763    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.317 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.131     2.447    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X74Y86         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.513 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.610     3.123    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X75Y86         LUT5 (Prop_lut5_I0_O)        0.183     3.306 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.615     3.921    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X71Y85         LUT6 (Prop_lut6_I0_O)        0.169     4.090 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.315     4.405    design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X69Y85         LUT4 (Prop_lut4_I3_O)        0.054     4.459 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.445     4.905    design_1_i/frontpanel_0/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X66Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.728     9.759    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X66Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/C
                         clock pessimism             -0.601     9.158    
                         clock uncertainty           -0.073     9.085    
    SLICE_X66Y86         FDRE (Setup_fdre_C_CE)      -0.331     8.754    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.668ns  (logic 2.552ns (45.026%)  route 3.116ns (54.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 9.759 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.251ns = ( -0.763 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.813    -0.763    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.317 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.131     2.447    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X74Y86         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.513 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.610     3.123    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X75Y86         LUT5 (Prop_lut5_I0_O)        0.183     3.306 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.615     3.921    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X71Y85         LUT6 (Prop_lut6_I0_O)        0.169     4.090 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.315     4.405    design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X69Y85         LUT4 (Prop_lut4_I3_O)        0.054     4.459 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.445     4.905    design_1_i/frontpanel_0/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X66Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.728     9.759    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X66Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/C
                         clock pessimism             -0.601     9.158    
                         clock uncertainty           -0.073     9.085    
    SLICE_X66Y86         FDRE (Setup_fdre_C_CE)      -0.331     8.754    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.668ns  (logic 2.552ns (45.026%)  route 3.116ns (54.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 9.759 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.251ns = ( -0.763 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.813    -0.763    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.317 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.131     2.447    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X74Y86         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.513 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.610     3.123    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X75Y86         LUT5 (Prop_lut5_I0_O)        0.183     3.306 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.615     3.921    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X71Y85         LUT6 (Prop_lut6_I0_O)        0.169     4.090 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.315     4.405    design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X69Y85         LUT4 (Prop_lut4_I3_O)        0.054     4.459 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.445     4.905    design_1_i/frontpanel_0/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X66Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.728     9.759    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X66Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/C
                         clock pessimism             -0.601     9.158    
                         clock uncertainty           -0.073     9.085    
    SLICE_X66Y86         FDRE (Setup_fdre_C_CE)      -0.331     8.754    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.668ns  (logic 2.552ns (45.026%)  route 3.116ns (54.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 9.759 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.251ns = ( -0.763 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.813    -0.763    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.317 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.131     2.447    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X74Y86         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.513 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.610     3.123    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X75Y86         LUT5 (Prop_lut5_I0_O)        0.183     3.306 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.615     3.921    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X71Y85         LUT6 (Prop_lut6_I0_O)        0.169     4.090 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.315     4.405    design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X69Y85         LUT4 (Prop_lut4_I3_O)        0.054     4.459 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.445     4.905    design_1_i/frontpanel_0/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X66Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.728     9.759    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X66Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/C
                         clock pessimism             -0.601     9.158    
                         clock uncertainty           -0.073     9.085    
    SLICE_X66Y86         FDRE (Setup_fdre_C_CE)      -0.331     8.754    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.668ns  (logic 2.552ns (45.026%)  route 3.116ns (54.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 9.759 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.251ns = ( -0.763 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.813    -0.763    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.317 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.131     2.447    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X74Y86         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.513 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.610     3.123    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X75Y86         LUT5 (Prop_lut5_I0_O)        0.183     3.306 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.615     3.921    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X71Y85         LUT6 (Prop_lut6_I0_O)        0.169     4.090 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.315     4.405    design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X69Y85         LUT4 (Prop_lut4_I3_O)        0.054     4.459 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.445     4.905    design_1_i/frontpanel_0/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X66Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.728     9.759    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X66Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/C
                         clock pessimism             -0.601     9.158    
                         clock uncertainty           -0.073     9.085    
    SLICE_X66Y86         FDRE (Setup_fdre_C_CE)      -0.331     8.754    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.668ns  (logic 2.552ns (45.026%)  route 3.116ns (54.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 9.759 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.251ns = ( -0.763 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.813    -0.763    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.317 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.131     2.447    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X74Y86         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.513 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.610     3.123    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X75Y86         LUT5 (Prop_lut5_I0_O)        0.183     3.306 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.615     3.921    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X71Y85         LUT6 (Prop_lut6_I0_O)        0.169     4.090 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.315     4.405    design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X69Y85         LUT4 (Prop_lut4_I3_O)        0.054     4.459 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.445     4.905    design_1_i/frontpanel_0/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X66Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.728     9.759    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X66Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/C
                         clock pessimism             -0.601     9.158    
                         clock uncertainty           -0.073     9.085    
    SLICE_X66Y86         FDRE (Setup_fdre_C_CE)      -0.331     8.754    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.707ns  (logic 2.551ns (44.698%)  route 3.156ns (55.302%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 9.757 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.251ns = ( -0.763 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.813    -0.763    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.317 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.131     2.447    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X74Y86         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.513 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.610     3.123    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X75Y86         LUT5 (Prop_lut5_I0_O)        0.183     3.306 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.615     3.921    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X71Y85         LUT6 (Prop_lut6_I0_O)        0.169     4.090 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.315     4.405    design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X69Y85         LUT2 (Prop_lut2_I0_O)        0.053     4.458 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[3]_i_1/O
                         net (fo=4, routed)           0.486     4.944    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/p_0_in0
    SLICE_X69Y82         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.726     9.757    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X69Y82         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[1]/C
                         clock pessimism             -0.601     9.156    
                         clock uncertainty           -0.073     9.083    
    SLICE_X69Y82         FDRE (Setup_fdre_C_CE)      -0.244     8.839    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[1]
  -------------------------------------------------------------------
                         required time                          8.839    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.707ns  (logic 2.551ns (44.698%)  route 3.156ns (55.302%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 9.757 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.251ns = ( -0.763 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.813    -0.763    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.317 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.131     2.447    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X74Y86         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.513 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.610     3.123    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X75Y86         LUT5 (Prop_lut5_I0_O)        0.183     3.306 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.615     3.921    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X71Y85         LUT6 (Prop_lut6_I0_O)        0.169     4.090 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.315     4.405    design_1_i/frontpanel_0/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X69Y85         LUT2 (Prop_lut2_I0_O)        0.053     4.458 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[3]_i_1/O
                         net (fo=4, routed)           0.486     4.944    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/p_0_in0
    SLICE_X69Y82         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.726     9.757    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X69Y82         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[2]/C
                         clock pessimism             -0.601     9.156    
                         clock uncertainty           -0.073     9.083    
    SLICE_X69Y82         FDRE (Setup_fdre_C_CE)      -0.244     8.839    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[2]
  -------------------------------------------------------------------
                         required time                          8.839    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  3.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/data_sync_reg_gsr/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.269ns  (logic 0.107ns (39.773%)  route 0.162ns (60.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 0.832 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 0.710 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.621     0.710    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X168Y199       FDPE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y199       FDPE (Prop_fdpe_C_Q)         0.107     0.817 r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/Q
                         net (fo=1, routed)           0.162     0.979    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/data_tmp
    SLICE_X168Y200       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/data_sync_reg_gsr/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.814     0.832    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/drpclk
    SLICE_X168Y200       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/data_sync_reg_gsr/C
                         clock pessimism              0.071     0.903    
    SLICE_X168Y200       FDRE (Hold_fdre_C_D)         0.006     0.909    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/data_sync_reg_gsr
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/address_loop[2].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.327%)  route 0.116ns (53.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 0.764 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.675     0.764    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X81Y85         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/address_loop[2].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.100     0.864 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/address_loop[2].pc_flop/Q
                         net (fo=3, routed)           0.116     0.980    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_low/DID0
    SLICE_X78Y85         RAMS32                                       r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.914     0.932    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X78Y85         RAMS32                                       r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/CLK
                         clock pessimism             -0.155     0.777    
    SLICE_X78Y85         RAMS32 (Hold_rams32_CLK_I)
                                                      0.129     0.906    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.545%)  route 0.120ns (54.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 0.764 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.675     0.764    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X81Y86         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.100     0.864 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.120     0.984    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_high/DIA0
    SLICE_X78Y86         RAMD32                                       r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.914     0.932    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X78Y86         RAMD32                                       r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.155     0.777    
    SLICE_X78Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.908    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.029%)  route 0.244ns (70.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns = ( 0.970 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 0.764 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.675     0.764    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X67Y80         FDCE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDCE (Prop_fdce_C_Q)         0.100     0.864 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.244     1.109    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out[3]
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.952     0.970    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.137     0.833    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.016    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (28.954%)  route 0.245ns (71.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns = ( 0.970 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 0.764 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.675     0.764    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X67Y80         FDCE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDCE (Prop_fdce_C_Q)         0.100     0.864 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.245     1.110    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out[0]
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.952     0.970    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.137     0.833    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.016    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.097%)  route 0.117ns (53.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 0.765 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.676     0.765    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X81Y87         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.100     0.865 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.117     0.982    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_high/DID1
    SLICE_X78Y86         RAMS32                                       r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.914     0.932    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X78Y86         RAMS32                                       r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/CLK
                         clock pessimism             -0.155     0.777    
    SLICE_X78Y86         RAMS32 (Hold_rams32_CLK_I)
                                                      0.110     0.887    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.632%)  route 0.216ns (68.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns = ( 0.970 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 0.768 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.679     0.768    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X67Y85         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.100     0.868 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[1]/Q
                         net (fo=1, routed)           0.216     1.084    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/din[1]
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.952     0.970    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.137     0.833    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.988    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.563%)  route 0.250ns (71.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns = ( 0.970 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 0.764 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.675     0.764    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X67Y80         FDCE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDCE (Prop_fdce_C_Q)         0.100     0.864 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.250     1.114    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out[4]
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.952     0.970    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.137     0.833    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.016    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.387ns  (logic 0.266ns (68.800%)  route 0.121ns (31.200%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 0.832 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 0.711 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.622     0.711    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X170Y199       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y199       FDRE (Prop_fdre_C_Q)         0.118     0.829 r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=3, routed)           0.120     0.949    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[2]
    SLICE_X170Y199       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.056 r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.057    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[0]_i_2_n_0
    SLICE_X170Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.098 r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.098    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]_i_1_n_7
    SLICE_X170Y200       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.814     0.832    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X170Y200       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]/C
                         clock pessimism              0.071     0.903    
    SLICE_X170Y200       FDRE (Hold_fdre_C_D)         0.092     0.995    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.099%)  route 0.256ns (71.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns = ( 0.970 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 0.764 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.675     0.764    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X67Y80         FDCE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDCE (Prop_fdce_C_Q)         0.100     0.864 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.256     1.120    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out[1]
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.952     0.970    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.137     0.833    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.016    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         9.920       3.520      GTXE2_CHANNEL_X0Y7  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt0_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         9.920       3.520      GTXE2_CHANNEL_X0Y6  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt1_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         9.920       3.520      GTXE2_CHANNEL_X0Y5  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt2_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         9.920       3.520      GTXE2_CHANNEL_X0Y4  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt3_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.495         9.920       7.425      RAMB18_X3Y32        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.495         9.920       7.425      RAMB18_X3Y32        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.183         9.920       7.737      RAMB18_X4Y34        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.183         9.920       7.737      RAMB36_X0Y25        design_1_i/frontpanel_0/inst/okHI/core0/core0/r0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.183         9.920       7.737      RAMB36_X0Y25        design_1_i/frontpanel_0/inst/okHI/core0/core0/r0/CLKBWRCLK
Min Period        n/a     BUFG/I                n/a            1.600         9.920       8.320      BUFGCTRL_X0Y0       design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/I
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y2     design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK           n/a            0.910         4.960       4.050      SLICE_X70Y84        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK           n/a            0.910         4.960       4.050      SLICE_X70Y84        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK           n/a            0.910         4.960       4.050      SLICE_X70Y84        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK           n/a            0.910         4.960       4.050      SLICE_X70Y84        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X74Y85        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X74Y85        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X74Y85        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X74Y85        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X74Y85        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X74Y85        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/CLK
High Pulse Width  Slow    RAMS64E/CLK           n/a            0.910         4.960       4.050      SLICE_X70Y85        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK           n/a            0.910         4.960       4.050      SLICE_X70Y85        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK           n/a            0.910         4.960       4.050      SLICE_X70Y85        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK           n/a            0.910         4.960       4.050      SLICE_X70Y85        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK           n/a            0.910         4.960       4.050      SLICE_X70Y84        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK           n/a            0.910         4.960       4.050      SLICE_X70Y84        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X74Y85        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X74Y85        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X74Y85        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X74Y85        design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dnaclkdiv32
  To Clock:  dnaclkdiv32

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      307.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dnaclkdiv32
Waveform(ns):       { 1.488 160.208 }
Period(ns):         317.440
Sources:            { design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/CLK }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     DNA_PORT/CLK  n/a            10.000        317.440     307.440    DNA_PORT_X0Y0  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         9.920       8.320      BUFGCTRL_X0Y3    design_1_i/frontpanel_0/inst/okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y2  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y2  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        5.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[0].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[0]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.636ns  (logic 1.636ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 0.977 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.959     0.977    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y129        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[0].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y129        FDRE (Prop_fdre_C_Q)         0.221     1.198 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[0].regout0/Q
                         net (fo=1, routed)           0.000     1.198    design_1_i/frontpanel_0/inst/okHI/iob_regs[0].iobf0/I
    B21                  OBUFT (Prop_obuft_I_O)       1.415     2.613 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.613    host_interface_okuhu[0]
    B21                                                               r  host_interface_okuhu[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[3].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[3]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.625ns  (logic 1.625ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.507ns = ( 0.981 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.963     0.981    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y133        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[3].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y133        FDRE (Prop_fdre_C_Q)         0.221     1.202 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[3].regout0/Q
                         net (fo=1, routed)           0.000     1.202    design_1_i/frontpanel_0/inst/okHI/iob_regs[3].iobf0/I
    A20                  OBUFT (Prop_obuft_I_O)       1.404     2.606 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.606    host_interface_okuhu[3]
    A20                                                               r  host_interface_okuhu[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.606    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[1].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[1]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.626ns  (logic 1.626ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 0.977 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.959     0.977    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y130        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[1].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y130        FDRE (Prop_fdre_C_Q)         0.221     1.198 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[1].regout0/Q
                         net (fo=1, routed)           0.000     1.198    design_1_i/frontpanel_0/inst/okHI/iob_regs[1].iobf0/I
    C21                  OBUFT (Prop_obuft_I_O)       1.405     2.603 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.603    host_interface_okuhu[1]
    C21                                                               r  host_interface_okuhu[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[4].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[4]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.616ns  (logic 1.616ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.507ns = ( 0.981 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.963     0.981    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y134        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[4].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y134        FDRE (Prop_fdre_C_Q)         0.221     1.202 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[4].regout0/Q
                         net (fo=1, routed)           0.000     1.202    design_1_i/frontpanel_0/inst/okHI/iob_regs[4].iobf0/I
    B20                  OBUFT (Prop_obuft_I_O)       1.395     2.597 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.597    host_interface_okuhu[4]
    B20                                                               r  host_interface_okuhu[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[12].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[12]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.603ns  (logic 1.603ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.502ns = ( 0.986 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.968     0.986    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y145        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[12].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y145        FDRE (Prop_fdre_C_Q)         0.221     1.207 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[12].regout0/Q
                         net (fo=1, routed)           0.000     1.207    design_1_i/frontpanel_0/inst/okHI/iob_regs[12].iobf0/I
    A22                  OBUFT (Prop_obuft_I_O)       1.382     2.589 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.589    host_interface_okuhu[12]
    A22                                                               r  host_interface_okuhu[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.589    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[5].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[5]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.605ns  (logic 1.605ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.507ns = ( 0.981 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.963     0.981    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y135        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[5].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y135        FDRE (Prop_fdre_C_Q)         0.221     1.202 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[5].regout0/Q
                         net (fo=1, routed)           0.000     1.202    design_1_i/frontpanel_0/inst/okHI/iob_regs[5].iobf0/I
    C22                  OBUFT (Prop_obuft_I_O)       1.384     2.587 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.587    host_interface_okuhu[5]
    C22                                                               r  host_interface_okuhu[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[14].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[14]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.597ns  (logic 1.597ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 0.987 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.969     0.987    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y147        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[14].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y147        FDRE (Prop_fdre_C_Q)         0.221     1.208 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[14].regout0/Q
                         net (fo=1, routed)           0.000     1.208    design_1_i/frontpanel_0/inst/okHI/iob_regs[14].iobf0/I
    A25                  OBUFT (Prop_obuft_I_O)       1.376     2.584 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.584    host_interface_okuhu[14]
    A25                                                               r  host_interface_okuhu[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[10].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.599ns  (logic 1.599ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.503ns = ( 0.985 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.967     0.985    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y141        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[10].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y141        FDRE (Prop_fdre_C_Q)         0.221     1.206 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[10].regout0/Q
                         net (fo=1, routed)           0.000     1.206    design_1_i/frontpanel_0/inst/okHI/iob_regs[10].iobf0/I
    A24                  OBUFT (Prop_obuft_I_O)       1.378     2.584 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.584    host_interface_okuhu[10]
    A24                                                               r  host_interface_okuhu[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[29].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[29]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.598ns  (logic 1.598ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.503ns = ( 0.985 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.967     0.985    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y143        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[29].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y143        FDRE (Prop_fdre_C_Q)         0.221     1.206 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[29].regout0/Q
                         net (fo=1, routed)           0.000     1.206    design_1_i/frontpanel_0/inst/okHI/iob_regs[29].iobf0/I
    B26                  OBUFT (Prop_obuft_I_O)       1.377     2.583 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[29].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.583    host_interface_okuhu[29]
    B26                                                               r  host_interface_okuhu[29] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[18].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[18]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.604ns  (logic 1.604ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 0.979 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.961     0.979    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y132        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[18].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y132        FDRE (Prop_fdre_C_Q)         0.221     1.200 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[18].regout0/Q
                         net (fo=1, routed)           0.000     1.200    design_1_i/frontpanel_0/inst/okHI/iob_regs[18].iobf0/I
    E21                  OBUFT (Prop_obuft_I_O)       1.383     2.583 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[18].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.583    host_interface_okuhu[18]
    E21                                                               r  host_interface_okuhu[18] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                  5.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[17].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[17]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.629ns = ( -0.141 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.748    -0.141    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y125        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[17].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y125        FDRE (Prop_fdre_C_Q)         0.421     0.280 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[17].regvalid/Q
                         net (fo=1, routed)           0.000     0.280    design_1_i/frontpanel_0/inst/okHI/iob_regs[17].iobf0/T
    E23                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.090 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[17].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.090    host_interface_okuhu[17]
    E23                                                               r  host_interface_okuhu[17] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[20].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[20]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.627ns = ( -0.139 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.750    -0.139    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y128        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[20].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y128        FDRE (Prop_fdre_C_Q)         0.421     0.282 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[20].regvalid/Q
                         net (fo=1, routed)           0.000     0.282    design_1_i/frontpanel_0/inst/okHI/iob_regs[20].iobf0/T
    D23                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.092 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[20].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.092    host_interface_okuhu[20]
    D23                                                               r  host_interface_okuhu[20] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[23].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[23]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.627ns = ( -0.139 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.750    -0.139    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y127        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[23].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y127        FDRE (Prop_fdre_C_Q)         0.421     0.282 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[23].regvalid/Q
                         net (fo=1, routed)           0.000     0.282    design_1_i/frontpanel_0/inst/okHI/iob_regs[23].iobf0/T
    D24                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.092 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[23].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.092    host_interface_okuhu[23]
    D24                                                               r  host_interface_okuhu[23] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[26].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[26]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.627ns = ( -0.139 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.750    -0.139    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y121        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[26].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y121        FDRE (Prop_fdre_C_Q)         0.421     0.282 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[26].regvalid/Q
                         net (fo=1, routed)           0.000     0.282    design_1_i/frontpanel_0/inst/okHI/iob_regs[26].iobf0/T
    F24                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.092 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[26].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.092    host_interface_okuhu[26]
    F24                                                               r  host_interface_okuhu[26] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[0].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[0]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.751    -0.138    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y129        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[0].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y129        FDRE (Prop_fdre_C_Q)         0.421     0.283 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[0].regvalid/Q
                         net (fo=1, routed)           0.000     0.283    design_1_i/frontpanel_0/inst/okHI/iob_regs[0].iobf0/T
    B21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.093 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.093    host_interface_okuhu[0]
    B21                                                               r  host_interface_okuhu[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[1].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[1]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.751    -0.138    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y130        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[1].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y130        FDRE (Prop_fdre_C_Q)         0.421     0.283 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[1].regvalid/Q
                         net (fo=1, routed)           0.000     0.283    design_1_i/frontpanel_0/inst/okHI/iob_regs[1].iobf0/T
    C21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.093 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.093    host_interface_okuhu[1]
    C21                                                               r  host_interface_okuhu[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[27].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[27]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.751    -0.138    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y119        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[27].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y119        FDRE (Prop_fdre_C_Q)         0.421     0.283 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[27].regvalid/Q
                         net (fo=1, routed)           0.000     0.283    design_1_i/frontpanel_0/inst/okHI/iob_regs[27].iobf0/T
    D25                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.093 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[27].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.093    host_interface_okuhu[27]
    D25                                                               r  host_interface_okuhu[27] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[18].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[18]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.623ns = ( -0.135 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.754    -0.135    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y132        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[18].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y132        FDRE (Prop_fdre_C_Q)         0.421     0.286 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[18].regvalid/Q
                         net (fo=1, routed)           0.000     0.286    design_1_i/frontpanel_0/inst/okHI/iob_regs[18].iobf0/T
    E21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.096 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[18].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.096    host_interface_okuhu[18]
    E21                                                               r  host_interface_okuhu[18] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[2].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[2]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.623ns = ( -0.135 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.754    -0.135    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y131        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[2].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y131        FDRE (Prop_fdre_C_Q)         0.421     0.286 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[2].regvalid/Q
                         net (fo=1, routed)           0.000     0.286    design_1_i/frontpanel_0/inst/okHI/iob_regs[2].iobf0/T
    E22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.096 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[2].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.096    host_interface_okuhu[2]
    E22                                                               r  host_interface_okuhu[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/iob_regs[31].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[31]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.621ns = ( -0.133 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.756    -0.133    design_1_i/frontpanel_0/inst/okHI/okClk
    OLOGIC_X0Y115        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[31].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y115        FDRE (Prop_fdre_C_Q)         0.421     0.288 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[31].regvalid/Q
                         net (fo=1, routed)           0.000     0.288    design_1_i/frontpanel_0/inst/okHI/iob_regs[31].iobf0/T
    E26                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.098 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[31].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.098    host_interface_okuhu[31]
    E26                                                               r  host_interface_okuhu[31] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.427    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.906ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 host_interface_okuhu[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.953ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    B21                                               0.000     8.000 r  host_interface_okuhu[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_0/inst/okHI/iob_regs[0].iobf0/IO
    B21                  IBUF (Prop_ibuf_I_O)         0.953     8.953 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.953    design_1_i/frontpanel_0/inst/okHI/iobf0_o_0
    ILOGIC_X0Y129        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.751     9.782    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y129        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.782    
                         clock uncertainty           -0.171     9.611    
    ILOGIC_X0Y129        FDRE (Setup_fdre_C_D)       -0.010     9.601    design_1_i/frontpanel_0/inst/okHI/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 host_interface_okuhu[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.943ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    C21                                               0.000     8.000 r  host_interface_okuhu[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_0/inst/okHI/iob_regs[1].iobf0/IO
    C21                  IBUF (Prop_ibuf_I_O)         0.943     8.943 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.943    design_1_i/frontpanel_0/inst/okHI/iobf0_o_1
    ILOGIC_X0Y130        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.751     9.782    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y130        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.782    
                         clock uncertainty           -0.171     9.611    
    ILOGIC_X0Y130        FDRE (Setup_fdre_C_D)       -0.010     9.601    design_1_i/frontpanel_0/inst/okHI/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 host_interface_okuhu[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.942ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( -0.133 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    A20                                               0.000     8.000 r  host_interface_okuhu[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_0/inst/okHI/iob_regs[3].iobf0/IO
    A20                  IBUF (Prop_ibuf_I_O)         0.942     8.942 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.942    design_1_i/frontpanel_0/inst/okHI/iobf0_o_3
    ILOGIC_X0Y133        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.756     9.787    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y133        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.787    
                         clock uncertainty           -0.171     9.616    
    ILOGIC_X0Y133        FDRE (Setup_fdre_C_D)       -0.010     9.606    design_1_i/frontpanel_0/inst/okHI/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 host_interface_okuhu[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.933ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( -0.133 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    B20                                               0.000     8.000 r  host_interface_okuhu[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_0/inst/okHI/iob_regs[4].iobf0/IO
    B20                  IBUF (Prop_ibuf_I_O)         0.933     8.933 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.933    design_1_i/frontpanel_0/inst/okHI/iobf0_o_4
    ILOGIC_X0Y134        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.756     9.787    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y134        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.787    
                         clock uncertainty           -0.171     9.616    
    ILOGIC_X0Y134        FDRE (Setup_fdre_C_D)       -0.010     9.606    design_1_i/frontpanel_0/inst/okHI/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 host_interface_okuhu[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.921ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( -0.135 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    E22                                               0.000     8.000 r  host_interface_okuhu[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_0/inst/okHI/iob_regs[2].iobf0/IO
    E22                  IBUF (Prop_ibuf_I_O)         0.921     8.921 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.921    design_1_i/frontpanel_0/inst/okHI/iobf0_o_2
    ILOGIC_X0Y131        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.754     9.785    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y131        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.785    
                         clock uncertainty           -0.171     9.614    
    ILOGIC_X0Y131        FDRE (Setup_fdre_C_D)       -0.010     9.604    design_1_i/frontpanel_0/inst/okHI/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 host_interface_okuhu[5]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[5].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.922ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( -0.132 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    C22                                               0.000     8.000 r  host_interface_okuhu[5] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_0/inst/okHI/iob_regs[5].iobf0/IO
    C22                  IBUF (Prop_ibuf_I_O)         0.922     8.922 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.922    design_1_i/frontpanel_0/inst/okHI/iobf0_o_5
    ILOGIC_X0Y135        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[5].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.757     9.788    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y135        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[5].regin0/C
                         clock pessimism              0.000     9.788    
                         clock uncertainty           -0.171     9.617    
    ILOGIC_X0Y135        FDRE (Setup_fdre_C_D)       -0.010     9.607    design_1_i/frontpanel_0/inst/okHI/iob_regs[5].regin0
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 host_interface_okuhu[12]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[12].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.920ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( -0.129 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    A22                                               0.000     8.000 r  host_interface_okuhu[12] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_0/inst/okHI/iob_regs[12].iobf0/IO
    A22                  IBUF (Prop_ibuf_I_O)         0.920     8.920 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[12].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.920    design_1_i/frontpanel_0/inst/okHI/iobf0_o_12
    ILOGIC_X0Y145        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[12].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.760     9.791    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y145        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[12].regin0/C
                         clock pessimism              0.000     9.791    
                         clock uncertainty           -0.171     9.620    
    ILOGIC_X0Y145        FDRE (Setup_fdre_C_D)       -0.010     9.610    design_1_i/frontpanel_0/inst/okHI/iob_regs[12].regin0
  -------------------------------------------------------------------
                         required time                          9.610    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 host_interface_okuhu[6]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[6].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.917ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( -0.132 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    D21                                               0.000     8.000 r  host_interface_okuhu[6] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_0/inst/okHI/iob_regs[6].iobf0/IO
    D21                  IBUF (Prop_ibuf_I_O)         0.917     8.917 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.917    design_1_i/frontpanel_0/inst/okHI/iobf0_o_6
    ILOGIC_X0Y136        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[6].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.757     9.788    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y136        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[6].regin0/C
                         clock pessimism              0.000     9.788    
                         clock uncertainty           -0.171     9.617    
    ILOGIC_X0Y136        FDRE (Setup_fdre_C_D)       -0.010     9.607    design_1_i/frontpanel_0/inst/okHI/iob_regs[6].regin0
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 host_interface_okuhu[10]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[10].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.916ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( -0.130 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    A24                                               0.000     8.000 r  host_interface_okuhu[10] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_0/inst/okHI/iob_regs[10].iobf0/IO
    A24                  IBUF (Prop_ibuf_I_O)         0.916     8.916 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.916    design_1_i/frontpanel_0/inst/okHI/iobf0_o_10
    ILOGIC_X0Y141        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[10].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.759     9.790    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y141        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[10].regin0/C
                         clock pessimism              0.000     9.790    
                         clock uncertainty           -0.171     9.619    
    ILOGIC_X0Y141        FDRE (Setup_fdre_C_D)       -0.010     9.609    design_1_i/frontpanel_0/inst/okHI/iob_regs[10].regin0
  -------------------------------------------------------------------
                         required time                          9.609    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 host_interface_okuhu[11]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[11].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.915ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( -0.130 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    A23                                               0.000     8.000 r  host_interface_okuhu[11] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_0/inst/okHI/iob_regs[11].iobf0/IO
    A23                  IBUF (Prop_ibuf_I_O)         0.915     8.915 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[11].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.915    design_1_i/frontpanel_0/inst/okHI/iobf0_o_11
    ILOGIC_X0Y142        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[11].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.759     9.790    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y142        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[11].regin0/C
                         clock pessimism              0.000     9.790    
                         clock uncertainty           -0.171     9.619    
    ILOGIC_X0Y142        FDRE (Setup_fdre_C_D)       -0.010     9.609    design_1_i/frontpanel_0/inst/okHI/iob_regs[11].regin0
  -------------------------------------------------------------------
                         required time                          9.609    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  0.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 host_interface_okuhu[16]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[16].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.134ns  (logic 0.134ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns = ( 0.984 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    G21                                               0.000    11.920 r  host_interface_okuhu[16] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_0/inst/okHI/iob_regs[16].iobf0/IO
    G21                  IBUF (Prop_ibuf_I_O)         0.134    12.054 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[16].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.054    design_1_i/frontpanel_0/inst/okHI/iobf0_o_16
    ILOGIC_X0Y111        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[16].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.966    10.904    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y111        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[16].regin0/C
                         clock pessimism              0.000    10.904    
                         clock uncertainty            0.171    11.075    
    ILOGIC_X0Y111        FDRE (Hold_fdre_C_D)         0.073    11.148    design_1_i/frontpanel_0/inst/okHI/iob_regs[16].regin0
  -------------------------------------------------------------------
                         required time                        -11.148    
                         arrival time                          12.054    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 host_interface_okuhu[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.162ns  (logic 0.162ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns = ( 0.984 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    D26                                               0.000    11.920 r  host_interface_okuhu[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_0/inst/okHI/iob_regs[9].iobf0/IO
    D26                  IBUF (Prop_ibuf_I_O)         0.162    12.082 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.082    design_1_i/frontpanel_0/inst/okHI/iobf0_o_9
    ILOGIC_X0Y140        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.966    10.904    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y140        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.904    
                         clock uncertainty            0.171    11.075    
    ILOGIC_X0Y140        FDRE (Hold_fdre_C_D)         0.073    11.148    design_1_i/frontpanel_0/inst/okHI/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -11.148    
                         arrival time                          12.082    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 host_interface_okuhu[15]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[15].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.166ns  (logic 0.166ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns = ( 0.987 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    B24                                               0.000    11.920 r  host_interface_okuhu[15] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_0/inst/okHI/iob_regs[15].iobf0/IO
    B24                  IBUF (Prop_ibuf_I_O)         0.166    12.086 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[15].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.086    design_1_i/frontpanel_0/inst/okHI/iobf0_o_15
    ILOGIC_X0Y148        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[15].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.969    10.907    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y148        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[15].regin0/C
                         clock pessimism              0.000    10.907    
                         clock uncertainty            0.171    11.078    
    ILOGIC_X0Y148        FDRE (Hold_fdre_C_D)         0.073    11.151    design_1_i/frontpanel_0/inst/okHI/iob_regs[15].regin0
  -------------------------------------------------------------------
                         required time                        -11.151    
                         arrival time                          12.086    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 host_interface_okuhu[7]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[7].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.167ns  (logic 0.167ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns = ( 0.984 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    C24                                               0.000    11.920 r  host_interface_okuhu[7] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_0/inst/okHI/iob_regs[7].iobf0/IO
    C24                  IBUF (Prop_ibuf_I_O)         0.167    12.087 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.087    design_1_i/frontpanel_0/inst/okHI/iobf0_o_7
    ILOGIC_X0Y137        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[7].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.966    10.904    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y137        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[7].regin0/C
                         clock pessimism              0.000    10.904    
                         clock uncertainty            0.171    11.075    
    ILOGIC_X0Y137        FDRE (Hold_fdre_C_D)         0.073    11.148    design_1_i/frontpanel_0/inst/okHI/iob_regs[7].regin0
  -------------------------------------------------------------------
                         required time                        -11.148    
                         arrival time                          12.087    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 host_interface_okuhu[13]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[13].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.171ns  (logic 0.171ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns = ( 0.986 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    B22                                               0.000    11.920 r  host_interface_okuhu[13] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_0/inst/okHI/iob_regs[13].iobf0/IO
    B22                  IBUF (Prop_ibuf_I_O)         0.171    12.091 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[13].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.091    design_1_i/frontpanel_0/inst/okHI/iobf0_o_13
    ILOGIC_X0Y146        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[13].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.968    10.906    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y146        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[13].regin0/C
                         clock pessimism              0.000    10.906    
                         clock uncertainty            0.171    11.077    
    ILOGIC_X0Y146        FDRE (Hold_fdre_C_D)         0.073    11.150    design_1_i/frontpanel_0/inst/okHI/iob_regs[13].regin0
  -------------------------------------------------------------------
                         required time                        -11.150    
                         arrival time                          12.091    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 host_interface_okuhu[8]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[8].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.171ns  (logic 0.171ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns = ( 0.984 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    C26                                               0.000    11.920 r  host_interface_okuhu[8] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_0/inst/okHI/iob_regs[8].iobf0/IO
    C26                  IBUF (Prop_ibuf_I_O)         0.171    12.091 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.091    design_1_i/frontpanel_0/inst/okHI/iobf0_o_8
    ILOGIC_X0Y139        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[8].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.966    10.904    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y139        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[8].regin0/C
                         clock pessimism              0.000    10.904    
                         clock uncertainty            0.171    11.075    
    ILOGIC_X0Y139        FDRE (Hold_fdre_C_D)         0.073    11.148    design_1_i/frontpanel_0/inst/okHI/iob_regs[8].regin0
  -------------------------------------------------------------------
                         required time                        -11.148    
                         arrival time                          12.091    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 host_interface_okuhu[14]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[14].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.177ns  (logic 0.177ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns = ( 0.987 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    A25                                               0.000    11.920 r  host_interface_okuhu[14] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_0/inst/okHI/iob_regs[14].iobf0/IO
    A25                  IBUF (Prop_ibuf_I_O)         0.177    12.097 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[14].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.097    design_1_i/frontpanel_0/inst/okHI/iobf0_o_14
    ILOGIC_X0Y147        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[14].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.969    10.907    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y147        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[14].regin0/C
                         clock pessimism              0.000    10.907    
                         clock uncertainty            0.171    11.078    
    ILOGIC_X0Y147        FDRE (Hold_fdre_C_D)         0.073    11.151    design_1_i/frontpanel_0/inst/okHI/iob_regs[14].regin0
  -------------------------------------------------------------------
                         required time                        -11.151    
                         arrival time                          12.097    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 host_interface_okuhu[11]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[11].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.178ns  (logic 0.178ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 0.985 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    A23                                               0.000    11.920 r  host_interface_okuhu[11] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_0/inst/okHI/iob_regs[11].iobf0/IO
    A23                  IBUF (Prop_ibuf_I_O)         0.178    12.098 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[11].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.098    design_1_i/frontpanel_0/inst/okHI/iobf0_o_11
    ILOGIC_X0Y142        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[11].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.967    10.905    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y142        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[11].regin0/C
                         clock pessimism              0.000    10.905    
                         clock uncertainty            0.171    11.076    
    ILOGIC_X0Y142        FDRE (Hold_fdre_C_D)         0.073    11.149    design_1_i/frontpanel_0/inst/okHI/iob_regs[11].regin0
  -------------------------------------------------------------------
                         required time                        -11.149    
                         arrival time                          12.098    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 host_interface_okuhu[10]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[10].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.179ns  (logic 0.179ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 0.985 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    A24                                               0.000    11.920 r  host_interface_okuhu[10] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_0/inst/okHI/iob_regs[10].iobf0/IO
    A24                  IBUF (Prop_ibuf_I_O)         0.179    12.099 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.099    design_1_i/frontpanel_0/inst/okHI/iobf0_o_10
    ILOGIC_X0Y141        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[10].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.967    10.905    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y141        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[10].regin0/C
                         clock pessimism              0.000    10.905    
                         clock uncertainty            0.171    11.076    
    ILOGIC_X0Y141        FDRE (Hold_fdre_C_D)         0.073    11.149    design_1_i/frontpanel_0/inst/okHI/iob_regs[10].regin0
  -------------------------------------------------------------------
                         required time                        -11.149    
                         arrival time                          12.099    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 host_interface_okuhu[12]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/iob_regs[12].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.183ns  (logic 0.183ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns = ( 0.986 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    A22                                               0.000    11.920 r  host_interface_okuhu[12] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_0/inst/okHI/iob_regs[12].iobf0/IO
    A22                  IBUF (Prop_ibuf_I_O)         0.183    12.103 r  design_1_i/frontpanel_0/inst/okHI/iob_regs[12].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.103    design_1_i/frontpanel_0/inst/okHI/iobf0_o_12
    ILOGIC_X0Y145        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[12].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.968    10.906    design_1_i/frontpanel_0/inst/okHI/okClk
    ILOGIC_X0Y145        FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/iob_regs[12].regin0/C
                         clock pessimism              0.000    10.906    
                         clock uncertainty            0.171    11.077    
    ILOGIC_X0Y145        FDRE (Hold_fdre_C_D)         0.073    11.150    design_1_i/frontpanel_0/inst/okHI/iob_regs[12].regin0
  -------------------------------------------------------------------
                         required time                        -11.150    
                         arrival time                          12.103    
  -------------------------------------------------------------------
                         slack                                  0.953    





---------------------------------------------------------------------------------------------------
From Clock:  dnaclkdiv32
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        3.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.261ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - dnaclkdiv32 rise@1.488ns)
  Data Path Delay:        5.724ns  (logic 3.314ns (57.896%)  route 2.410ns (42.104%))
  Logic Levels:           0  
  Clock Path Skew:        -1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 9.767 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.220ns = ( 0.268 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.638    -0.938    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X52Y124        FDPE (Prop_fdpe_C_Q)         0.282    -0.656 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.924     0.268    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/CLK
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.314     3.582 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           2.410     5.992    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X60Y89         FDCE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.736     9.767    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X60Y89         FDCE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C
                         clock pessimism             -0.687     9.080    
                         clock uncertainty           -0.073     9.007    
    SLICE_X60Y89         FDCE (Setup_fdce_C_D)       -0.009     8.998    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  3.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.261ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - dnaclkdiv32 rise@1.488ns)
  Data Path Delay:        3.036ns  (logic 1.898ns (62.516%)  route 1.138ns (37.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.543ns = ( 0.945 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.210ns = ( 1.278 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.623     0.712    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X52Y124        FDPE (Prop_fdpe_C_Q)         0.107     0.819 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.459     1.278    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/CLK
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.898     3.176 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           1.138     4.314    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X60Y89         FDCE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.927     0.945    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X60Y89         FDCE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C
                         clock pessimism              0.071     1.016    
    SLICE_X60Y89         FDCE (Hold_fdce_C_D)         0.037     1.053    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           4.314    
  -------------------------------------------------------------------
                         slack                                  3.261    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  dnaclkdiv32

Setup :            0  Failing Endpoints,  Worst Slack        3.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (dnaclkdiv32 rise@318.928ns - mmcm0_clk0 rise@309.008ns)
  Data Path Delay:        2.452ns  (logic 0.269ns (10.972%)  route 2.183ns (89.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 318.100 - 318.928 ) 
    Source Clock Delay      (SCD):    -2.426ns = ( 306.582 - 309.008 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    309.008   309.008 r  
    F22                                               0.000   309.008 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000   309.008    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922   309.930 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230   311.160    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439   302.721 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103   304.824    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   304.944 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.638   306.582    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X53Y125        FDCE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDCE (Prop_fdce_C_Q)         0.269   306.851 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           2.183   309.034    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                    318.928   318.928 r  
    F22                                               0.000   318.928 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000   318.928    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845   319.773 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149   320.922    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488   313.434 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004   315.438    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   315.551 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.529   317.080    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X52Y124        FDPE (Prop_fdpe_C_Q)         0.226   317.306 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.794   318.100    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism             -0.687   317.413    
                         clock uncertainty           -0.073   317.340    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_SHIFT)
                                                     -5.275   312.065    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                        312.065    
                         arrival time                        -309.034    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/READ
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (dnaclkdiv32 rise@318.928ns - mmcm0_clk0 rise@309.008ns)
  Data Path Delay:        2.342ns  (logic 0.269ns (11.484%)  route 2.073ns (88.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 318.100 - 318.928 ) 
    Source Clock Delay      (SCD):    -2.425ns = ( 306.583 - 309.008 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    309.008   309.008 r  
    F22                                               0.000   309.008 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000   309.008    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922   309.930 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230   311.160    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439   302.721 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103   304.824    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   304.944 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.639   306.583    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X51Y126        FDCE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDCE (Prop_fdce_C_Q)         0.269   306.852 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           2.073   308.926    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                    318.928   318.928 r  
    F22                                               0.000   318.928 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000   318.928    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845   319.773 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149   320.922    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488   313.434 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004   315.438    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   315.551 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.529   317.080    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X52Y124        FDPE (Prop_fdpe_C_Q)         0.226   317.306 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.794   318.100    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism             -0.687   317.413    
                         clock uncertainty           -0.073   317.340    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_READ)
                                                     -5.275   312.065    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                        312.065    
                         arrival time                        -308.926    
  -------------------------------------------------------------------
                         slack                                  3.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/READ
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dnaclkdiv32 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.075ns  (logic 0.100ns (9.299%)  route 0.975ns (90.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 1.518 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.775ns = ( 0.713 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.624     0.713    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X51Y126        FDCE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDCE (Prop_fdce_C_Q)         0.100     0.813 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           0.975     1.789    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.842     0.860    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X52Y124        FDPE (Prop_fdpe_C_Q)         0.133     0.993 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.525     1.518    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.071     1.589    
    DNA_PORT_X0Y0        DNA_PORT (Hold_dna_port_CLK_READ)
                                                      0.045     1.634    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dnaclkdiv32 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.155ns  (logic 0.100ns (8.661%)  route 1.055ns (91.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 1.518 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.776ns = ( 0.712 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.623     0.712    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X53Y125        FDCE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDCE (Prop_fdce_C_Q)         0.100     0.812 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           1.055     1.867    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.842     0.860    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X52Y124        FDPE (Prop_fdpe_C_Q)         0.133     0.993 r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.525     1.518    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.071     1.589    
    DNA_PORT_X0Y0        DNA_PORT (Hold_dna_port_CLK_SHIFT)
                                                      0.045     1.634    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.084ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.553ns (16.969%)  route 2.706ns (83.031%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 37.761 - 33.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.728     5.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.269     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.558     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X41Y148        LUT6 (Prop_lut6_I1_O)        0.053     6.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.787     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y145        LUT4 (Prop_lut4_I3_O)        0.063     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.746     8.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y149        LUT1 (Prop_lut1_I0_O)        0.168     8.360 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.615     8.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.351    37.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.588    38.349    
                         clock uncertainty           -0.035    38.313    
    SLICE_X53Y150        FDCE (Recov_fdce_C_CLR)     -0.255    38.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.058    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                 29.084    

Slack (MET) :             29.084ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.553ns (16.969%)  route 2.706ns (83.031%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 37.761 - 33.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.728     5.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.269     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.558     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X41Y148        LUT6 (Prop_lut6_I1_O)        0.053     6.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.787     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y145        LUT4 (Prop_lut4_I3_O)        0.063     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.746     8.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y149        LUT1 (Prop_lut1_I0_O)        0.168     8.360 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.615     8.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.351    37.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.588    38.349    
                         clock uncertainty           -0.035    38.313    
    SLICE_X53Y150        FDCE (Recov_fdce_C_CLR)     -0.255    38.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.058    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                 29.084    

Slack (MET) :             29.569ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.553ns (18.178%)  route 2.489ns (81.822%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 37.955 - 33.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.728     5.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.269     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.558     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X41Y148        LUT6 (Prop_lut6_I1_O)        0.053     6.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.787     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y145        LUT4 (Prop_lut4_I3_O)        0.063     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.746     8.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y149        LUT1 (Prop_lut1_I0_O)        0.168     8.360 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.398     8.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.545    37.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.662    38.617    
                         clock uncertainty           -0.035    38.581    
    SLICE_X53Y149        FDCE (Recov_fdce_C_CLR)     -0.255    38.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.326    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                 29.569    

Slack (MET) :             29.569ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.553ns (18.178%)  route 2.489ns (81.822%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 37.955 - 33.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.728     5.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.269     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.558     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X41Y148        LUT6 (Prop_lut6_I1_O)        0.053     6.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.787     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y145        LUT4 (Prop_lut4_I3_O)        0.063     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.746     8.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y149        LUT1 (Prop_lut1_I0_O)        0.168     8.360 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.398     8.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.545    37.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.662    38.617    
                         clock uncertainty           -0.035    38.581    
    SLICE_X53Y149        FDCE (Recov_fdce_C_CLR)     -0.255    38.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.326    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                 29.569    

Slack (MET) :             29.569ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.553ns (18.178%)  route 2.489ns (81.822%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 37.955 - 33.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.728     5.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.269     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.558     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X41Y148        LUT6 (Prop_lut6_I1_O)        0.053     6.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.787     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y145        LUT4 (Prop_lut4_I3_O)        0.063     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.746     8.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y149        LUT1 (Prop_lut1_I0_O)        0.168     8.360 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.398     8.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.545    37.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.662    38.617    
                         clock uncertainty           -0.035    38.581    
    SLICE_X53Y149        FDCE (Recov_fdce_C_CLR)     -0.255    38.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.326    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                 29.569    

Slack (MET) :             29.569ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.553ns (18.178%)  route 2.489ns (81.822%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 37.955 - 33.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.728     5.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.269     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.558     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X41Y148        LUT6 (Prop_lut6_I1_O)        0.053     6.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.787     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y145        LUT4 (Prop_lut4_I3_O)        0.063     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.746     8.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y149        LUT1 (Prop_lut1_I0_O)        0.168     8.360 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.398     8.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.545    37.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.662    38.617    
                         clock uncertainty           -0.035    38.581    
    SLICE_X53Y149        FDCE (Recov_fdce_C_CLR)     -0.255    38.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.326    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                 29.569    

Slack (MET) :             29.632ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.553ns (18.178%)  route 2.489ns (81.822%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 37.955 - 33.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.728     5.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.269     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.558     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X41Y148        LUT6 (Prop_lut6_I1_O)        0.053     6.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.787     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y145        LUT4 (Prop_lut4_I3_O)        0.063     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.746     8.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y149        LUT1 (Prop_lut1_I0_O)        0.168     8.360 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.398     8.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.545    37.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.662    38.617    
                         clock uncertainty           -0.035    38.581    
    SLICE_X52Y149        FDCE (Recov_fdce_C_CLR)     -0.192    38.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                 29.632    

Slack (MET) :             29.632ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.553ns (18.178%)  route 2.489ns (81.822%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 37.955 - 33.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.728     5.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.269     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.558     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X41Y148        LUT6 (Prop_lut6_I1_O)        0.053     6.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.787     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y145        LUT4 (Prop_lut4_I3_O)        0.063     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.746     8.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y149        LUT1 (Prop_lut1_I0_O)        0.168     8.360 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.398     8.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.545    37.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.662    38.617    
                         clock uncertainty           -0.035    38.581    
    SLICE_X52Y149        FDCE (Recov_fdce_C_CLR)     -0.192    38.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                 29.632    

Slack (MET) :             29.632ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.553ns (18.178%)  route 2.489ns (81.822%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 37.955 - 33.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.728     5.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.269     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.558     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X41Y148        LUT6 (Prop_lut6_I1_O)        0.053     6.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.787     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y145        LUT4 (Prop_lut4_I3_O)        0.063     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.746     8.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y149        LUT1 (Prop_lut1_I0_O)        0.168     8.360 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.398     8.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.545    37.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.662    38.617    
                         clock uncertainty           -0.035    38.581    
    SLICE_X52Y149        FDCE (Recov_fdce_C_CLR)     -0.192    38.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                 29.632    

Slack (MET) :             29.632ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.553ns (18.178%)  route 2.489ns (81.822%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 37.955 - 33.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.728     5.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.269     5.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.558     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X41Y148        LUT6 (Prop_lut6_I1_O)        0.053     6.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.787     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y145        LUT4 (Prop_lut4_I3_O)        0.063     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.746     8.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y149        LUT1 (Prop_lut1_I0_O)        0.168     8.360 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.398     8.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.545    37.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.662    38.617    
                         clock uncertainty           -0.035    38.581    
    SLICE_X52Y149        FDCE (Recov_fdce_C_CLR)     -0.192    38.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                 29.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.240%)  route 0.103ns (50.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.625     2.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDPE (Prop_fdpe_C_Q)         0.100     2.611 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y137        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.506     2.524    
    SLICE_X75Y137        FDCE (Remov_fdce_C_CLR)     -0.069     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.240%)  route 0.103ns (50.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.625     2.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDPE (Prop_fdpe_C_Q)         0.100     2.611 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y137        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.506     2.524    
    SLICE_X75Y137        FDCE (Remov_fdce_C_CLR)     -0.069     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.240%)  route 0.103ns (50.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.625     2.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDPE (Prop_fdpe_C_Q)         0.100     2.611 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y137        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.506     2.524    
    SLICE_X75Y137        FDCE (Remov_fdce_C_CLR)     -0.069     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.240%)  route 0.103ns (50.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.625     2.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDPE (Prop_fdpe_C_Q)         0.100     2.611 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y137        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.506     2.524    
    SLICE_X75Y137        FDCE (Remov_fdce_C_CLR)     -0.069     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.240%)  route 0.103ns (50.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.625     2.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDPE (Prop_fdpe_C_Q)         0.100     2.611 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y137        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.506     2.524    
    SLICE_X75Y137        FDCE (Remov_fdce_C_CLR)     -0.069     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.240%)  route 0.103ns (50.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.625     2.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDPE (Prop_fdpe_C_Q)         0.100     2.611 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y137        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.506     2.524    
    SLICE_X75Y137        FDCE (Remov_fdce_C_CLR)     -0.069     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.943%)  route 0.113ns (53.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.629     2.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y141        FDPE (Prop_fdpe_C_Q)         0.100     2.615 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.113     2.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X73Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     3.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X73Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.505     2.529    
    SLICE_X73Y140        FDCE (Remov_fdce_C_CLR)     -0.069     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.943%)  route 0.113ns (53.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.629     2.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y141        FDPE (Prop_fdpe_C_Q)         0.100     2.615 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.113     2.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X73Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     3.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X73Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.505     2.529    
    SLICE_X73Y140        FDCE (Remov_fdce_C_CLR)     -0.069     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.943%)  route 0.113ns (53.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.629     2.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y141        FDPE (Prop_fdpe_C_Q)         0.100     2.615 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.113     2.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X73Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     3.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X73Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.505     2.529    
    SLICE_X73Y140        FDCE (Remov_fdce_C_CLR)     -0.069     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.943%)  route 0.113ns (53.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.629     2.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y141        FDPE (Prop_fdpe_C_Q)         0.100     2.615 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.113     2.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X73Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     3.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X73Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.505     2.529    
    SLICE_X73Y140        FDCE (Remov_fdce_C_CLR)     -0.069     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        7.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.043ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.425ns  (logic 0.373ns (15.380%)  route 2.052ns (84.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 9.761 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.212ns = ( -0.724 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.852    -0.724    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X58Y94         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.308    -0.416 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.573     0.158    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.065     0.223 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.479     1.701    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X64Y84         FDPE                                         f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.730     9.761    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X64Y84         FDPE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/C
                         clock pessimism             -0.601     9.160    
                         clock uncertainty           -0.073     9.087    
    SLICE_X64Y84         FDPE (Recov_fdpe_C_PRE)     -0.343     8.744    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -1.701    
  -------------------------------------------------------------------
                         slack                                  7.043    

Slack (MET) :             7.043ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.425ns  (logic 0.373ns (15.380%)  route 2.052ns (84.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 9.761 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.212ns = ( -0.724 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.852    -0.724    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X58Y94         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.308    -0.416 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.573     0.158    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.065     0.223 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.479     1.701    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X64Y84         FDPE                                         f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.730     9.761    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X64Y84         FDPE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]/C
                         clock pessimism             -0.601     9.160    
                         clock uncertainty           -0.073     9.087    
    SLICE_X64Y84         FDPE (Recov_fdpe_C_PRE)     -0.343     8.744    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -1.701    
  -------------------------------------------------------------------
                         slack                                  7.043    

Slack (MET) :             7.043ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.425ns  (logic 0.373ns (15.380%)  route 2.052ns (84.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 9.761 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.212ns = ( -0.724 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.852    -0.724    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X58Y94         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.308    -0.416 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.573     0.158    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.065     0.223 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.479     1.701    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X64Y84         FDPE                                         f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.730     9.761    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X64Y84         FDPE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/C
                         clock pessimism             -0.601     9.160    
                         clock uncertainty           -0.073     9.087    
    SLICE_X64Y84         FDPE (Recov_fdpe_C_PRE)     -0.343     8.744    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -1.701    
  -------------------------------------------------------------------
                         slack                                  7.043    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.425ns  (logic 0.373ns (15.380%)  route 2.052ns (84.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 9.761 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.212ns = ( -0.724 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.852    -0.724    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X58Y94         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.308    -0.416 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.573     0.158    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.065     0.223 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.479     1.701    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X65Y84         FDPE                                         f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.730     9.761    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X65Y84         FDPE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/C
                         clock pessimism             -0.601     9.160    
                         clock uncertainty           -0.073     9.087    
    SLICE_X65Y84         FDPE (Recov_fdpe_C_PRE)     -0.332     8.755    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -1.701    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.425ns  (logic 0.373ns (15.380%)  route 2.052ns (84.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 9.761 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.212ns = ( -0.724 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.852    -0.724    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X58Y94         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.308    -0.416 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.573     0.158    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.065     0.223 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.479     1.701    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X65Y84         FDPE                                         f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.730     9.761    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X65Y84         FDPE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/C
                         clock pessimism             -0.601     9.160    
                         clock uncertainty           -0.073     9.087    
    SLICE_X65Y84         FDPE (Recov_fdpe_C_PRE)     -0.332     8.755    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -1.701    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.425ns  (logic 0.373ns (15.380%)  route 2.052ns (84.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 9.761 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.212ns = ( -0.724 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.852    -0.724    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X58Y94         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.308    -0.416 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.573     0.158    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.065     0.223 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.479     1.701    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X65Y84         FDPE                                         f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.730     9.761    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X65Y84         FDPE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/C
                         clock pessimism             -0.601     9.160    
                         clock uncertainty           -0.073     9.087    
    SLICE_X65Y84         FDPE (Recov_fdpe_C_PRE)     -0.332     8.755    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -1.701    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.425ns  (logic 0.373ns (15.380%)  route 2.052ns (84.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 9.761 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.212ns = ( -0.724 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.852    -0.724    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X58Y94         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.308    -0.416 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.573     0.158    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.065     0.223 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.479     1.701    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X64Y84         FDCE                                         f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.730     9.761    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X64Y84         FDCE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/C
                         clock pessimism             -0.601     9.160    
                         clock uncertainty           -0.073     9.087    
    SLICE_X64Y84         FDCE (Recov_fdce_C_CLR)     -0.307     8.780    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -1.701    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.292ns  (logic 0.373ns (16.276%)  route 1.919ns (83.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 9.763 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.212ns = ( -0.724 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.852    -0.724    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X58Y94         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.308    -0.416 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.573     0.158    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.065     0.223 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.345     1.568    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X62Y85         FDPE                                         f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.732     9.763    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X62Y85         FDPE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/C
                         clock pessimism             -0.601     9.162    
                         clock uncertainty           -0.073     9.089    
    SLICE_X62Y85         FDPE (Recov_fdpe_C_PRE)     -0.343     8.746    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.292ns  (logic 0.373ns (16.276%)  route 1.919ns (83.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 9.763 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.212ns = ( -0.724 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.852    -0.724    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X58Y94         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.308    -0.416 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.573     0.158    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.065     0.223 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.345     1.568    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X62Y85         FDPE                                         f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.732     9.763    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X62Y85         FDPE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/C
                         clock pessimism             -0.601     9.162    
                         clock uncertainty           -0.073     9.089    
    SLICE_X62Y85         FDPE (Recov_fdpe_C_PRE)     -0.343     8.746    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.292ns  (logic 0.373ns (16.276%)  route 1.919ns (83.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 9.763 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.212ns = ( -0.724 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.852    -0.724    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X58Y94         FDRE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.308    -0.416 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.573     0.158    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.065     0.223 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.345     1.568    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X63Y85         FDPE                                         f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        1.732     9.763    design_1_i/frontpanel_0/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X63Y85         FDPE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/C
                         clock pessimism             -0.601     9.162    
                         clock uncertainty           -0.073     9.089    
    SLICE_X63Y85         FDPE (Recov_fdpe_C_PRE)     -0.332     8.757    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                  7.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.372%)  route 0.160ns (57.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 0.833 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.608     0.697    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X172Y201       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y201       FDRE (Prop_fdre_C_Q)         0.118     0.815 f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.160     0.976    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X174Y201       FDCE                                         f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.815     0.833    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X174Y201       FDCE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.122     0.711    
    SLICE_X174Y201       FDCE (Remov_fdce_C_CLR)     -0.050     0.661    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.254ns  (logic 0.091ns (35.764%)  route 0.163ns (64.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.554ns = ( 0.934 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 0.766 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.677     0.766    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X68Y82         FDPE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDPE (Prop_fdpe_C_Q)         0.091     0.857 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.163     1.021    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X66Y82         FDPE                                         f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.916     0.934    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X66Y82         FDPE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.156     0.778    
    SLICE_X66Y82         FDPE (Remov_fdpe_C_PRE)     -0.090     0.688    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.372%)  route 0.160ns (57.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 0.833 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.608     0.697    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X172Y201       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y201       FDRE (Prop_fdre_C_Q)         0.118     0.815 f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.160     0.976    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X175Y201       FDCE                                         f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.815     0.833    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X175Y201       FDCE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.122     0.711    
    SLICE_X175Y201       FDCE (Remov_fdce_C_CLR)     -0.069     0.642    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.262ns  (logic 0.091ns (34.749%)  route 0.171ns (65.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns = ( 0.933 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 0.766 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.677     0.766    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X68Y82         FDPE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDPE (Prop_fdpe_C_Q)         0.091     0.857 f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.171     1.028    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X68Y81         FDPE                                         f  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.915     0.933    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X68Y81         FDPE                                         r  design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.156     0.777    
    SLICE_X68Y81         FDPE (Remov_fdpe_C_PRE)     -0.110     0.667    design_1_i/frontpanel_0/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.153%)  route 0.218ns (64.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 0.833 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.608     0.697    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X172Y201       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y201       FDRE (Prop_fdre_C_Q)         0.118     0.815 f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.218     1.033    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X174Y200       FDCE                                         f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.815     0.833    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X174Y200       FDCE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.122     0.711    
    SLICE_X174Y200       FDCE (Remov_fdce_C_CLR)     -0.050     0.661    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.153%)  route 0.218ns (64.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 0.833 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.608     0.697    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X172Y201       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y201       FDRE (Prop_fdre_C_Q)         0.118     0.815 f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.218     1.033    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X174Y200       FDCE                                         f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.815     0.833    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X174Y200       FDCE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.122     0.711    
    SLICE_X174Y200       FDCE (Remov_fdce_C_CLR)     -0.050     0.661    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.153%)  route 0.218ns (64.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 0.833 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.608     0.697    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X172Y201       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y201       FDRE (Prop_fdre_C_Q)         0.118     0.815 f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.218     1.033    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X175Y200       FDCE                                         f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.815     0.833    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X175Y200       FDCE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.122     0.711    
    SLICE_X175Y200       FDCE (Remov_fdce_C_CLR)     -0.069     0.642    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.153%)  route 0.218ns (64.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 0.833 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.608     0.697    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X172Y201       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y201       FDRE (Prop_fdre_C_Q)         0.118     0.815 f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.218     1.033    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X175Y200       FDCE                                         f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.815     0.833    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X175Y200       FDCE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.122     0.711    
    SLICE_X175Y200       FDCE (Remov_fdce_C_CLR)     -0.069     0.642    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.153%)  route 0.218ns (64.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 0.833 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.608     0.697    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X172Y201       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y201       FDRE (Prop_fdre_C_Q)         0.118     0.815 f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.218     1.033    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X175Y200       FDCE                                         f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.815     0.833    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X175Y200       FDCE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.122     0.711    
    SLICE_X175Y200       FDCE (Remov_fdce_C_CLR)     -0.069     0.642    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.153%)  route 0.218ns (64.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 0.833 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.608     0.697    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X172Y201       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y201       FDRE (Prop_fdre_C_Q)         0.118     0.815 f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.218     1.033    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X175Y200       FDCE                                         f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_0/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_0/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_0/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_0/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_0/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_0/inst/okHI/mmcm0_bufg/O
                         net (fo=1623, routed)        0.815     0.833    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X175Y200       FDCE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.122     0.711    
    SLICE_X175Y200       FDCE (Remov_fdce_C_CLR)     -0.069     0.642    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.391    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       32.241ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.241ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.638ns  (logic 0.246ns (38.569%)  route 0.392ns (61.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X72Y137        FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.392     0.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X72Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X72Y138        FDCE (Setup_fdce_C_D)       -0.121    32.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.879    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                 32.241    

Slack (MET) :             32.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.292%)  route 0.365ns (59.708%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X72Y140        FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.365     0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X75Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X75Y140        FDCE (Setup_fdce_C_D)       -0.123    32.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.877    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                 32.266    

Slack (MET) :             32.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.581ns  (logic 0.246ns (42.322%)  route 0.335ns (57.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X72Y137        FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.335     0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X72Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X72Y138        FDCE (Setup_fdce_C_D)       -0.121    32.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.879    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                 32.298    

Slack (MET) :             32.333ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.649ns  (logic 0.269ns (41.459%)  route 0.380ns (58.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X72Y137        FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.380     0.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X71Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X71Y137        FDCE (Setup_fdce_C_D)       -0.018    32.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.982    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                 32.333    

Slack (MET) :             32.392ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.627ns  (logic 0.269ns (42.906%)  route 0.358ns (57.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X73Y140        FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.358     0.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X74Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y140        FDCE (Setup_fdce_C_D)        0.019    33.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.019    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 32.392    

Slack (MET) :             32.399ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.619ns  (logic 0.269ns (43.428%)  route 0.350ns (56.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X72Y140        FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.350     0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X74Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y140        FDCE (Setup_fdce_C_D)        0.018    33.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.018    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                 32.399    

Slack (MET) :             32.399ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.482ns  (logic 0.246ns (51.065%)  route 0.236ns (48.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X72Y140        FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.236     0.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X75Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X75Y140        FDCE (Setup_fdce_C_D)       -0.119    32.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.881    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                 32.399    

Slack (MET) :             32.480ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.501ns  (logic 0.269ns (53.742%)  route 0.232ns (46.258%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X72Y137        FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.232     0.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X71Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X71Y137        FDCE (Setup_fdce_C_D)       -0.019    32.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.981    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                 32.480    





