// Library name: tutorial_test
// Cell name: INVERTER
// View name: schematic
subckt INVERTER A Q VDD VSS
    M0 (Q A VDD VDD) pmos4
    M1 (Q A VSS VSS) nmos4
ends INVERTER
// End of subcircuit definition.

// Library name: tutorial_test
// Cell name: TRANSMISSION_GATE
// View name: schematic
subckt TRANSMISSION_GATE A B C VDD VSS
    M1 (A C B VSS) nmos4
    M13 (A net9 B VDD) pmos4
    I0 (C net9 VDD VSS) INVERTER
ends TRANSMISSION_GATE
// End of subcircuit definition.

// Library name: tutorial_test
// Cell name: 743
// View name: schematic
C3 (IB2 net5) capacitor
C2 (IB1 net17) capacitor
C0 (net3 net18) capacitor
C1 (net4 net6) capacitor
I10 (IB3 net5 VCONT4 VDD VSS) TRANSMISSION_GATE
I9 (IB4 net17 VCONT4 VDD VSS) TRANSMISSION_GATE
I6 (net3 net4 VCONT2 VDD VSS) TRANSMISSION_GATE
I5 (VIN2 net3 VCONT1 VDD VSS) TRANSMISSION_GATE
I4 (VIN1 net4 VCONT1 VDD VSS) TRANSMISSION_GATE
I7 (IB1 net6 VCONT3 VDD VSS) TRANSMISSION_GATE
I8 (IB2 net18 VCONT3 VDD VSS) TRANSMISSION_GATE
M10 (net22 VTRACK2 VSS VSS) nmos4
M9 (IB3 IB4 net22 VSS) nmos4
M8 (IB4 IB3 net22 VSS) nmos4
M7 (IB3 net5 net11 VSS) nmos4
M6 (IB4 net17 net11 VSS) nmos4
M5 (net11 VTRACK1 VSS VSS) nmos4
M4 (VDD IB2 IB5 VSS) nmos4
M3 (VDD IB1 IB5 VSS) nmos4
M0 (IB1 net6 net12 VSS) nmos4
M1 (IB2 net18 net12 VSS) nmos4
M2 (net12 IB5 VSS VSS) nmos4