#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 16 13:02:23 2020
# Process ID: 25885
# Current directory: /home/gsaied/Desktop/old_rtl/fire2_3_expand3
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire2_3_expand3/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire2_3_expand3/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire2_3_expand_3 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25893 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.461 ; gain = 71.000 ; free physical = 2278 ; free virtual = 5120
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire2_3_expand_3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/fire2_3_expand3.sv:10]
	Parameter WOUT bound to: 64 - type: integer 
	Parameter DSP_NO bound to: 64 - type: integer 
	Parameter W_IN bound to: 64 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 16 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter CHOUT bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/fire2_3_expand3.sv:220]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/fire2_3_expand3.sv:222]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire2_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/biasing_fire2_expand3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire2_expand3' (2#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/biasing_fire2_expand3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire3_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/biasing_fire3_expand3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire3_expand3' (3#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/biasing_fire3_expand3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'wrapper_rom_fire2' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/wrapper_rom_fire2.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_fire2_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 7 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:205]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:207]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:208]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:209]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:210]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:211]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:212]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:213]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:214]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:215]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:216]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:217]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:218]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:219]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:220]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:221]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:222]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:223]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:224]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:225]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:226]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:227]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:228]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:229]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:230]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:231]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:232]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:233]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:234]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:235]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:236]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:237]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:238]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:239]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:240]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:241]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:242]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:243]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:244]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:245]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:246]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:247]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:248]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:249]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:250]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:251]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:252]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:253]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:254]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:255]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:256]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:257]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:258]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:259]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:260]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:261]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:262]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:263]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:264]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:265]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:266]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:267]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:268]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:269]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:270]
INFO: [Synth 8-6155] done synthesizing module 'rom_fire2_expand3' (4#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom2_fire2_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:60]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:63]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:66]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:69]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:72]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:78]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:81]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:87]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:90]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:96]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:99]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:102]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:105]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:108]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:111]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:114]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:206]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:207]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:208]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:209]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:210]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:211]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:212]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:213]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:214]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:215]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:216]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:217]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:218]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:219]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:220]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:221]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:222]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:223]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:224]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:225]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:226]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:227]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:228]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:229]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:230]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:231]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:232]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:233]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:234]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:235]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:236]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:237]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:238]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:239]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:240]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:241]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom2_fire2_expand3' (5#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_rom_fire2' (6#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/wrapper_rom_fire2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wrapper_rom_fire3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/wrapper_rom_fire3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_fire3_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire3_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 7 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom_fire3_expand3' (7#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire3_expand3.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom2_fire3_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire3_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom2_fire3_expand3' (8#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire3_expand3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_rom_fire3' (9#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/wrapper_rom_fire3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire2_3_expand_3' (10#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/fire2_3_expand3.sv:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1498.211 ; gain = 142.750 ; free physical = 2260 ; free virtual = 5101
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1498.211 ; gain = 142.750 ; free physical = 2268 ; free virtual = 5109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1498.211 ; gain = 142.750 ; free physical = 2268 ; free virtual = 5109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2023.812 ; gain = 0.000 ; free physical = 1754 ; free virtual = 4597
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2023.812 ; gain = 0.000 ; free physical = 1751 ; free virtual = 4593
Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2023.812 ; gain = 0.000 ; free physical = 1751 ; free virtual = 4593
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2023.812 ; gain = 668.352 ; free physical = 1862 ; free virtual = 4705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2023.812 ; gain = 668.352 ; free physical = 1862 ; free virtual = 4705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2023.812 ; gain = 668.352 ; free physical = 1867 ; free virtual = 4710
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rom_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_16" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_17" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_18" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_19" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_20" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_21" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_22" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_24" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_25" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_26" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_27" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_28" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_29" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_30" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_31" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_33" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_34" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_35" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_36" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_37" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_38" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_39" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_40" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_41" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_42" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_43" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_44" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_45" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_46" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_47" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_48" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_49" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_50" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_51" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_52" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_53" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_54" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_55" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_56" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_57" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_58" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_59" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_60" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_61" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_62" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_63" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_64" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_16" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_17" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_18" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_19" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_20" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_21" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_22" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_24" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_25" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_26" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_27" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_28" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_29" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_30" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_31" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_33" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_34" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_35" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_36" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 2023.812 ; gain = 668.352 ; free physical = 1784 ; free virtual = 4669
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |fire2_3_expand_3__GB0 |           1|     23827|
|2     |fire2_3_expand_3__GB1 |           1|     16189|
|3     |fire2_3_expand_3__GB2 |           1|       528|
|4     |fire2_3_expand_3__GB3 |           1|     15296|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 128   
	               16 Bit    Registers := 197   
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	  17 Input     16 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 193   
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire2_3_expand_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 64    
	               16 Bit    Registers := 197   
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 65    
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rom2_fire3_expand3 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     16 Bit        Muxes := 64    
Module wrapper_rom_fire3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
Module mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rom2_fire2_expand3 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     16 Bit        Muxes := 64    
Module wrapper_rom_fire2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
Module mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[0][0]' (FD) to 'i_3/biasing_wire_reg[1][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[0][2]' (FD) to 'i_3/biasing_wire_reg[1][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[0][4]' (FD) to 'i_3/biasing_wire_reg[1][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][5] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[0][6]' (FD) to 'i_3/biasing_wire_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[0][7]' (FD) to 'i_3/biasing_wire_reg[1][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[1][2]' (FD) to 'i_3/biasing_wire_reg[1][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][5] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[1][6]' (FD) to 'i_3/biasing_wire_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[1][8]' (FD) to 'i_3/biasing_wire_reg[2][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][31] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][0]' (FD) to 'i_3/biasing_wire_reg[2][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[2][1] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][2]' (FD) to 'i_3/biasing_wire_reg[2][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[2][3] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][4]' (FD) to 'i_3/biasing_wire_reg[3][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[2][6] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][7]' (FD) to 'i_3/biasing_wire_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][8]' (FD) to 'i_3/biasing_wire_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][9]' (FD) to 'i_3/biasing_wire_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][10]' (FD) to 'i_3/biasing_wire_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][11]' (FD) to 'i_3/biasing_wire_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][12]' (FD) to 'i_3/biasing_wire_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][13]' (FD) to 'i_3/biasing_wire_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][14]' (FD) to 'i_3/biasing_wire_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][15]' (FD) to 'i_3/biasing_wire_reg[2][16]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][16]' (FD) to 'i_3/biasing_wire_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][17]' (FD) to 'i_3/biasing_wire_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][18]' (FD) to 'i_3/biasing_wire_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][19]' (FD) to 'i_3/biasing_wire_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][20]' (FD) to 'i_3/biasing_wire_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][21]' (FD) to 'i_3/biasing_wire_reg[2][22]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][22]' (FD) to 'i_3/biasing_wire_reg[2][23]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][23]' (FD) to 'i_3/biasing_wire_reg[2][24]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][24]' (FD) to 'i_3/biasing_wire_reg[2][25]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][25]' (FD) to 'i_3/biasing_wire_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][26]' (FD) to 'i_3/biasing_wire_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][27]' (FD) to 'i_3/biasing_wire_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][28]' (FD) to 'i_3/biasing_wire_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][29]' (FD) to 'i_3/biasing_wire_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][30]' (FD) to 'i_3/biasing_wire_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[2][31]' (FD) to 'i_3/biasing_wire_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][0]' (FD) to 'i_3/biasing_wire_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][1]' (FD) to 'i_3/biasing_wire_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][2]' (FD) to 'i_3/biasing_wire_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][3]' (FD) to 'i_3/biasing_wire_reg[4][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[3][4] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][5]' (FD) to 'i_3/biasing_wire_reg[3][10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[3][9] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][10]' (FD) to 'i_3/biasing_wire_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][11]' (FD) to 'i_3/biasing_wire_reg[3][12]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][12]' (FD) to 'i_3/biasing_wire_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][13]' (FD) to 'i_3/biasing_wire_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][14]' (FD) to 'i_3/biasing_wire_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][15]' (FD) to 'i_3/biasing_wire_reg[3][16]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][16]' (FD) to 'i_3/biasing_wire_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][17]' (FD) to 'i_3/biasing_wire_reg[3][18]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][18]' (FD) to 'i_3/biasing_wire_reg[3][19]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][19]' (FD) to 'i_3/biasing_wire_reg[3][20]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][20]' (FD) to 'i_3/biasing_wire_reg[3][21]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][21]' (FD) to 'i_3/biasing_wire_reg[3][22]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][22]' (FD) to 'i_3/biasing_wire_reg[3][23]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][23]' (FD) to 'i_3/biasing_wire_reg[3][24]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][24]' (FD) to 'i_3/biasing_wire_reg[3][25]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][25]' (FD) to 'i_3/biasing_wire_reg[3][26]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][26]' (FD) to 'i_3/biasing_wire_reg[3][27]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][27]' (FD) to 'i_3/biasing_wire_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][28]' (FD) to 'i_3/biasing_wire_reg[3][29]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][29]' (FD) to 'i_3/biasing_wire_reg[3][30]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][30]' (FD) to 'i_3/biasing_wire_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][31]' (FD) to 'i_3/biasing_wire_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][0]' (FD) to 'i_3/biasing_wire_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][1]' (FD) to 'i_3/biasing_wire_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][2]' (FD) to 'i_3/biasing_wire_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][3]' (FD) to 'i_3/biasing_wire_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][4]' (FD) to 'i_3/biasing_wire_reg[6][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[4][5] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][6]' (FD) to 'i_3/biasing_wire_reg[4][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[4][7] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][8]' (FD) to 'i_3/biasing_wire_reg[4][9]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][9]' (FD) to 'i_3/biasing_wire_reg[4][10]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][10]' (FD) to 'i_3/biasing_wire_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][11]' (FD) to 'i_3/biasing_wire_reg[4][12]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][12]' (FD) to 'i_3/biasing_wire_reg[4][13]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][13]' (FD) to 'i_3/biasing_wire_reg[4][14]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][14]' (FD) to 'i_3/biasing_wire_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][15]' (FD) to 'i_3/biasing_wire_reg[4][16]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][16]' (FD) to 'i_3/biasing_wire_reg[4][17]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][17]' (FD) to 'i_3/biasing_wire_reg[4][18]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][18]' (FD) to 'i_3/biasing_wire_reg[4][19]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][19]' (FD) to 'i_3/biasing_wire_reg[4][20]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][20]' (FD) to 'i_3/biasing_wire_reg[4][21]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][21]' (FD) to 'i_3/biasing_wire_reg[4][22]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][22]' (FD) to 'i_3/biasing_wire_reg[4][23]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][23]' (FD) to 'i_3/biasing_wire_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][24]' (FD) to 'i_3/biasing_wire_reg[4][25]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][25]' (FD) to 'i_3/biasing_wire_reg[4][26]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][26]' (FD) to 'i_3/biasing_wire_reg[4][27]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][27]' (FD) to 'i_3/biasing_wire_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][28]' (FD) to 'i_3/biasing_wire_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][29]' (FD) to 'i_3/biasing_wire_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][30]' (FD) to 'i_3/biasing_wire_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[4][31]' (FD) to 'i_3/biasing_wire_reg[6][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[5][1] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[5][2]' (FD) to 'i_3/biasing_wire_reg[6][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[5][31] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[6][0]' (FD) to 'i_3/biasing_wire_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[6][1]' (FD) to 'i_3/biasing_wire_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[6][2]' (FD) to 'i_3/biasing_wire_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[6][3]' (FD) to 'i_3/biasing_wire_reg[6][5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[6][4] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[6][5]' (FD) to 'i_3/biasing_wire_reg[6][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[6][6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[6][8]' (FD) to 'i_3/biasing_wire_reg[7][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:20 ; elapsed = 00:03:31 . Memory (MB): peak = 2177.070 ; gain = 821.609 ; free physical = 1458 ; free virtual = 4381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |fire2_3_expand_3__GB0 |           1|     10626|
|2     |fire2_3_expand_3__GB1 |           1|      7021|
|3     |fire2_3_expand_3__GB2 |           1|       528|
|4     |fire2_3_expand_3__GB3 |           1|      2127|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:31 ; elapsed = 00:03:42 . Memory (MB): peak = 2177.070 ; gain = 821.609 ; free physical = 1284 ; free virtual = 4206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:08 ; elapsed = 00:04:19 . Memory (MB): peak = 2212.086 ; gain = 856.625 ; free physical = 1214 ; free virtual = 4161
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |fire2_3_expand_3__GB2 |           1|       528|
|2     |fire2_3_expand_3_GT0  |           1|     19774|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:17 ; elapsed = 00:04:28 . Memory (MB): peak = 2212.086 ; gain = 856.625 ; free physical = 1251 ; free virtual = 4175
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_5200 is driving 960 big block pins (URAM, BRAM and DSP loads). Created 96 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:22 ; elapsed = 00:04:34 . Memory (MB): peak = 2212.086 ; gain = 856.625 ; free physical = 1262 ; free virtual = 4174
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:22 ; elapsed = 00:04:34 . Memory (MB): peak = 2212.086 ; gain = 856.625 ; free physical = 1262 ; free virtual = 4174
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:24 ; elapsed = 00:04:36 . Memory (MB): peak = 2212.086 ; gain = 856.625 ; free physical = 1255 ; free virtual = 4168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:25 ; elapsed = 00:04:37 . Memory (MB): peak = 2212.086 ; gain = 856.625 ; free physical = 1254 ; free virtual = 4167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:25 ; elapsed = 00:04:37 . Memory (MB): peak = 2212.086 ; gain = 856.625 ; free physical = 1254 ; free virtual = 4167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:25 ; elapsed = 00:04:37 . Memory (MB): peak = 2212.086 ; gain = 856.625 ; free physical = 1254 ; free virtual = 4167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   520|
|2     |DSP48E1 |    64|
|3     |LUT1    |   633|
|4     |LUT2    |  1171|
|5     |LUT3    |   371|
|6     |LUT4    |   104|
|7     |LUT5    |   516|
|8     |LUT6    |  4371|
|9     |MUXF7   |  1887|
|10    |FDRE    |  1392|
|11    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+----------------------+------------------+------+
|      |Instance              |Module            |Cells |
+------+----------------------+------------------+------+
|1     |top                   |                  | 11030|
|2     |  \genblk1[0].mac_i   |mac               |    87|
|3     |  \genblk1[10].mac_i  |mac_0             |   102|
|4     |  \genblk1[11].mac_i  |mac_1             |   100|
|5     |  \genblk1[12].mac_i  |mac_2             |    98|
|6     |  \genblk1[13].mac_i  |mac_3             |   103|
|7     |  \genblk1[14].mac_i  |mac_4             |    72|
|8     |  \genblk1[15].mac_i  |mac_5             |    96|
|9     |  \genblk1[16].mac_i  |mac_6             |    97|
|10    |  \genblk1[17].mac_i  |mac_7             |   105|
|11    |  \genblk1[18].mac_i  |mac_8             |    99|
|12    |  \genblk1[19].mac_i  |mac_9             |    68|
|13    |  \genblk1[1].mac_i   |mac_10            |    96|
|14    |  \genblk1[20].mac_i  |mac_11            |   100|
|15    |  \genblk1[21].mac_i  |mac_12            |   103|
|16    |  \genblk1[22].mac_i  |mac_13            |    96|
|17    |  \genblk1[23].mac_i  |mac_14            |    83|
|18    |  \genblk1[24].mac_i  |mac_15            |    98|
|19    |  \genblk1[25].mac_i  |mac_16            |    97|
|20    |  \genblk1[26].mac_i  |mac_17            |    69|
|21    |  \genblk1[27].mac_i  |mac_18            |    95|
|22    |  \genblk1[28].mac_i  |mac_19            |   104|
|23    |  \genblk1[29].mac_i  |mac_20            |   122|
|24    |  \genblk1[2].mac_i   |mac_21            |    93|
|25    |  \genblk1[30].mac_i  |mac_22            |    71|
|26    |  \genblk1[31].mac_i  |mac_23            |    46|
|27    |  \genblk1[32].mac_i  |mac_24            |    96|
|28    |  \genblk1[33].mac_i  |mac_25            |   120|
|29    |  \genblk1[34].mac_i  |mac_26            |   122|
|30    |  \genblk1[35].mac_i  |mac_27            |    46|
|31    |  \genblk1[36].mac_i  |mac_28            |    44|
|32    |  \genblk1[37].mac_i  |mac_29            |   118|
|33    |  \genblk1[38].mac_i  |mac_30            |   105|
|34    |  \genblk1[39].mac_i  |mac_31            |    73|
|35    |  \genblk1[3].mac_i   |mac_32            |   103|
|36    |  \genblk1[40].mac_i  |mac_33            |   116|
|37    |  \genblk1[41].mac_i  |mac_34            |   117|
|38    |  \genblk1[42].mac_i  |mac_35            |   125|
|39    |  \genblk1[43].mac_i  |mac_36            |   114|
|40    |  \genblk1[44].mac_i  |mac_37            |   103|
|41    |  \genblk1[45].mac_i  |mac_38            |   123|
|42    |  \genblk1[46].mac_i  |mac_39            |    98|
|43    |  \genblk1[47].mac_i  |mac_40            |    69|
|44    |  \genblk1[48].mac_i  |mac_41            |    70|
|45    |  \genblk1[49].mac_i  |mac_42            |    92|
|46    |  \genblk1[4].mac_i   |mac_43            |    98|
|47    |  \genblk1[50].mac_i  |mac_44            |   109|
|48    |  \genblk1[51].mac_i  |mac_45            |   100|
|49    |  \genblk1[52].mac_i  |mac_46            |    97|
|50    |  \genblk1[53].mac_i  |mac_47            |    71|
|51    |  \genblk1[54].mac_i  |mac_48            |    76|
|52    |  \genblk1[55].mac_i  |mac_49            |    71|
|53    |  \genblk1[56].mac_i  |mac_50            |    45|
|54    |  \genblk1[57].mac_i  |mac_51            |    91|
|55    |  \genblk1[58].mac_i  |mac_52            |    77|
|56    |  \genblk1[59].mac_i  |mac_53            |   105|
|57    |  \genblk1[5].mac_i   |mac_54            |    94|
|58    |  \genblk1[60].mac_i  |mac_55            |   103|
|59    |  \genblk1[61].mac_i  |mac_56            |   102|
|60    |  \genblk1[62].mac_i  |mac_57            |   104|
|61    |  \genblk1[63].mac_i  |mac_58            |    72|
|62    |  \genblk1[6].mac_i   |mac_59            |   100|
|63    |  \genblk1[7].mac_i   |mac_60            |    79|
|64    |  \genblk1[8].mac_i   |mac_61            |   106|
|65    |  \genblk1[9].mac_i   |mac_62            |    69|
|66    |  u_2                 |wrapper_rom_fire2 |  1465|
|67    |    u1                |rom_fire2_expand3 |  1465|
|68    |  u_3                 |wrapper_rom_fire3 |  1905|
|69    |    u1                |rom_fire3_expand3 |  1905|
+------+----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:25 ; elapsed = 00:04:37 . Memory (MB): peak = 2212.086 ; gain = 856.625 ; free physical = 1254 ; free virtual = 4167
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:07 ; elapsed = 00:04:18 . Memory (MB): peak = 2212.086 ; gain = 331.023 ; free physical = 1316 ; free virtual = 4228
Synthesis Optimization Complete : Time (s): cpu = 00:04:25 ; elapsed = 00:04:37 . Memory (MB): peak = 2212.094 ; gain = 856.625 ; free physical = 1316 ; free virtual = 4228
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2471 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.094 ; gain = 0.000 ; free physical = 1258 ; free virtual = 4170
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
539 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:31 ; elapsed = 00:04:42 . Memory (MB): peak = 2212.094 ; gain = 864.625 ; free physical = 1321 ; free virtual = 4233
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2639.105 ; gain = 427.012 ; free physical = 814 ; free virtual = 3727
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2694.121 ; gain = 0.000 ; free physical = 803 ; free virtual = 3715
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cf8dca74

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2694.121 ; gain = 0.000 ; free physical = 803 ; free virtual = 3715
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.121 ; gain = 0.000 ; free physical = 813 ; free virtual = 3725

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ece769a8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2704.676 ; gain = 10.555 ; free physical = 779 ; free virtual = 3691

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 178b602e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2714.746 ; gain = 20.625 ; free physical = 760 ; free virtual = 3672

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 178b602e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2714.746 ; gain = 20.625 ; free physical = 760 ; free virtual = 3672
Phase 1 Placer Initialization | Checksum: 178b602e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2714.746 ; gain = 20.625 ; free physical = 760 ; free virtual = 3672

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1092e7df0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2714.746 ; gain = 20.625 ; free physical = 742 ; free virtual = 3655
Phase 2 Global Placement | Checksum: 178606eb2

Time (s): cpu = 00:09:18 ; elapsed = 00:03:33 . Memory (MB): peak = 2714.746 ; gain = 20.625 ; free physical = 453 ; free virtual = 3341

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 178606eb2

Time (s): cpu = 00:09:18 ; elapsed = 00:03:33 . Memory (MB): peak = 2714.746 ; gain = 20.625 ; free physical = 453 ; free virtual = 3341

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2771a335e

Time (s): cpu = 00:09:23 ; elapsed = 00:03:36 . Memory (MB): peak = 2714.746 ; gain = 20.625 ; free physical = 442 ; free virtual = 3330

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2688d155a

Time (s): cpu = 00:09:24 ; elapsed = 00:03:36 . Memory (MB): peak = 2714.746 ; gain = 20.625 ; free physical = 442 ; free virtual = 3330

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2424a0f33

Time (s): cpu = 00:09:24 ; elapsed = 00:03:36 . Memory (MB): peak = 2714.746 ; gain = 20.625 ; free physical = 442 ; free virtual = 3330

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1bebfcf50

Time (s): cpu = 00:09:38 ; elapsed = 00:03:48 . Memory (MB): peak = 2714.746 ; gain = 20.625 ; free physical = 434 ; free virtual = 3314

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 245d6bcdb

Time (s): cpu = 00:09:43 ; elapsed = 00:03:52 . Memory (MB): peak = 2734.855 ; gain = 40.734 ; free physical = 409 ; free virtual = 3297

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 22f06e062

Time (s): cpu = 00:09:44 ; elapsed = 00:03:53 . Memory (MB): peak = 2734.855 ; gain = 40.734 ; free physical = 401 ; free virtual = 3289

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2069c28c1

Time (s): cpu = 00:09:44 ; elapsed = 00:03:53 . Memory (MB): peak = 2734.855 ; gain = 40.734 ; free physical = 401 ; free virtual = 3289

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1c4bc48b3

Time (s): cpu = 00:09:59 ; elapsed = 00:04:05 . Memory (MB): peak = 2734.855 ; gain = 40.734 ; free physical = 365 ; free virtual = 3269
Phase 3 Detail Placement | Checksum: 1c4bc48b3

Time (s): cpu = 00:09:59 ; elapsed = 00:04:05 . Memory (MB): peak = 2734.855 ; gain = 40.734 ; free physical = 359 ; free virtual = 3270

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 179aa3f96

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 179aa3f96

Time (s): cpu = 00:10:07 ; elapsed = 00:04:10 . Memory (MB): peak = 2777.859 ; gain = 83.738 ; free physical = 331 ; free virtual = 3246
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.153. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 25dac860e

Time (s): cpu = 00:20:12 ; elapsed = 00:14:37 . Memory (MB): peak = 2777.859 ; gain = 83.738 ; free physical = 190 ; free virtual = 1755
Phase 4.1 Post Commit Optimization | Checksum: 25dac860e

Time (s): cpu = 00:20:12 ; elapsed = 00:14:37 . Memory (MB): peak = 2777.859 ; gain = 83.738 ; free physical = 190 ; free virtual = 1755
Post Placement Optimization Initialization | Checksum: 5c67753e
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.065. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 189dfce65

Time (s): cpu = 00:28:17 ; elapsed = 00:22:53 . Memory (MB): peak = 2797.969 ; gain = 103.848 ; free physical = 251 ; free virtual = 1808

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 189dfce65

Time (s): cpu = 00:28:17 ; elapsed = 00:22:53 . Memory (MB): peak = 2797.969 ; gain = 103.848 ; free physical = 261 ; free virtual = 1809

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 1809
Phase 4.4 Final Placement Cleanup | Checksum: 1ad92ff7e

Time (s): cpu = 00:28:17 ; elapsed = 00:22:54 . Memory (MB): peak = 2797.969 ; gain = 103.848 ; free physical = 261 ; free virtual = 1809
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad92ff7e

Time (s): cpu = 00:28:17 ; elapsed = 00:22:54 . Memory (MB): peak = 2797.969 ; gain = 103.848 ; free physical = 271 ; free virtual = 1819
Ending Placer Task | Checksum: 10f992ba6

Time (s): cpu = 00:28:18 ; elapsed = 00:22:54 . Memory (MB): peak = 2797.969 ; gain = 103.848 ; free physical = 331 ; free virtual = 1880
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:28:21 ; elapsed = 00:22:57 . Memory (MB): peak = 2797.969 ; gain = 158.863 ; free physical = 327 ; free virtual = 1881
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# phys_opt_design -directive AggressiveExplore
# }
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Found setup timing violations => running physical optimization
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 284 ; free virtual = 1849

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.065 | TNS=-6.383 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cc0edc62

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 260 ; free virtual = 1824
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.065 | TNS=-6.383 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[43][6]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[43][7]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]. Replicated 4 times.
INFO: [Physopt 32-572] Net weight_rom_address_reg[4]_rep__8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__21_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__32_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__21_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__20_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__22_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__21_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__33_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[5]_rep__14_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__28_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__27_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__28_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[43][6]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__6_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__16_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__22_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__7_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[6]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__29_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__4_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[5]_rep__20_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[5]_rep__5_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__25_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__5_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net fire2_expand_3_en_reg_rep__6_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net genblk1[0].mac_i/ifm_2_reg[14][5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__7_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__18_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__18_n_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[6]_rep__0_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[5]_rep__22_n_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__3_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[5]_rep__21_n_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__5_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__16_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__9_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__19_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[4]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[43][7]_rep__2_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__14_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__33_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__20_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__17_n_0. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 48 nets. Created 274 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 48 nets or cells. Created 274 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.044 | TNS=-0.313 |
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 135 ; free virtual = 1751
Phase 2 Fanout Optimization | Checksum: 1b333ce71

Time (s): cpu = 00:06:10 ; elapsed = 00:02:43 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 135 ; free virtual = 1751

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ofm_3[62][15]_i_1_n_0.  Did not re-place instance ofm_3[62][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/ofm_3[62][1]_i_16_n_0.  Did not re-place instance genblk1[62].mac_i/ofm_3[62][1]_i_16
INFO: [Physopt 32-663] Processed net ofm_3[62][5].  Re-placed instance ofm_3_reg[62][5]
INFO: [Physopt 32-663] Processed net ofm_3[62][6].  Re-placed instance ofm_3_reg[62][6]
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[1]_rep__21_n_0.  Did not re-place instance weight_rom_address_reg[1]_rep__21
INFO: [Physopt 32-662] Processed net genblk1[42].mac_i/weight_rom_address_reg[0]_rep__5_12.  Did not re-place instance genblk1[42].mac_i/g1_b0__41
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[7]_rep__5_1[0].  Re-placed instance u_2/u1/mul_out_reg_i_15__11
INFO: [Physopt 32-663] Processed net genblk1[40].mac_i/weight_rom_address_reg[2]_rep__21_0.  Re-placed instance genblk1[40].mac_i/mul_out_reg_i_62__4
INFO: [Physopt 32-662] Processed net genblk1[42].mac_i/weight_rom_address_reg[0]_rep__5.  Did not re-place instance genblk1[42].mac_i/g0_b0__41
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__1[0].  Did not re-place instance u_2/u1/mul_out_reg_i_14__35
INFO: [Physopt 32-662] Processed net ofm_3[39][15]_i_1_n_0.  Did not re-place instance ofm_3[39][15]_i_1
INFO: [Physopt 32-663] Processed net genblk1[39].mac_i/ofm_3[39][2]_i_19_n_0.  Re-placed instance genblk1[39].mac_i/ofm_3[39][2]_i_19
INFO: [Physopt 32-662] Processed net ofm_3[39][2].  Did not re-place instance ofm_3_reg[39][2]
INFO: [Physopt 32-662] Processed net ofm_3[39][3].  Did not re-place instance ofm_3_reg[39][3]
INFO: [Physopt 32-662] Processed net ofm_3[39][4].  Did not re-place instance ofm_3_reg[39][4]
INFO: [Physopt 32-662] Processed net ofm_3[39][5].  Did not re-place instance ofm_3_reg[39][5]
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[7]_rep__5_n_0.  Re-placed instance weight_rom_address_reg[7]_rep__5
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[0]_rep__13_n_0.  Re-placed instance weight_rom_address_reg[0]_rep__13
INFO: [Physopt 32-662] Processed net genblk1[32].mac_i/weight_rom_address_reg[0]_rep__13_22.  Did not re-place instance genblk1[32].mac_i/g1_b11__31
INFO: [Physopt 32-663] Processed net genblk1[43].mac_i/weight_rom_address_reg[1]_rep__22_3.  Re-placed instance genblk1[43].mac_i/mul_out_reg_i_26__44
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep[11].  Did not re-place instance u_2/u1/mul_out_reg_i_3__31
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__5_2[9].  Did not re-place instance u_2/u1/mul_out_reg_i_5__42
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[5]_rep__2_n_0.  Re-placed instance weight_rom_address_reg[5]_rep__2
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/weight_rom_address_reg[0]_rep__13_16.  Did not re-place instance genblk1[22].mac_i/g1_b3__21
INFO: [Physopt 32-662] Processed net u_3/u1/kernels_3[22][3].  Did not re-place instance u_3/u1/mul_out_reg_i_36__9
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[0]_rep__26_n_0.  Re-placed instance weight_rom_address_reg[0]_rep__26
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[0]_rep__10_n_0.  Re-placed instance weight_rom_address_reg[0]_rep__10
INFO: [Physopt 32-663] Processed net genblk1[24].mac_i/weight_rom_address_reg[0]_rep__10_5.  Re-placed instance genblk1[24].mac_i/mul_out_reg_i_16__13
INFO: [Physopt 32-662] Processed net genblk1[24].mac_i/kernels_2[24][0].  Did not re-place instance genblk1[24].mac_i/mul_out_reg_i_26__38
INFO: [Physopt 32-662] Processed net genblk1[32].mac_i/weight_rom_address_reg[0]_rep__13_9.  Did not re-place instance genblk1[32].mac_i/g0_b11__30
INFO: [Physopt 32-663] Processed net genblk1[33].mac_i/weight_rom_address_reg[0]_rep__26_10.  Re-placed instance genblk1[33].mac_i/mul_out_reg_i_67
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__2_0[0].  Did not re-place instance u_2/u1/mul_out_reg_i_14__28
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[0]_rep__27_n_0.  Re-placed instance weight_rom_address_reg[0]_rep__27
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/weight_rom_address_reg[0]_rep__27_4.  Did not re-place instance genblk1[25].mac_i/g0_b5__24
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/ofm_3[62][5]_i_4_n_0.  Did not re-place instance genblk1[62].mac_i/ofm_3[62][5]_i_4
INFO: [Physopt 32-662] Processed net u_3/u1/kernels_3[25][5].  Did not re-place instance u_3/u1/mul_out_reg_i_33__10
INFO: [Physopt 32-663] Processed net ofm_3[62][14].  Re-placed instance ofm_3_reg[62][14]
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[3]_rep__20_n_0.  Re-placed instance weight_rom_address_reg[3]_rep__20
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/weight_rom_address_reg[0]_rep__13_2.  Did not re-place instance genblk1[22].mac_i/g0_b3__21
INFO: [Physopt 32-662] Processed net genblk1[35].mac_i/weight_rom_address_reg[0]_rep__4_20.  Did not re-place instance genblk1[35].mac_i/g1_b9__34
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__0[9].  Did not re-place instance u_2/u1/mul_out_reg_i_5__34
INFO: [Physopt 32-663] Processed net u_3/u1/kernels_3[35][9].  Re-placed instance u_3/u1/mul_out_reg_i_22__15
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[1]_rep__9_n_0.  Re-placed instance weight_rom_address_reg[1]_rep__9
INFO: [Physopt 32-662] Processed net genblk1[20].mac_i/weight_rom_address_reg[0]_rep__29_43.  Did not re-place instance genblk1[20].mac_i/g1_b7__80
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/weight_rom_address_reg[0]_rep__26_26.  Did not re-place instance genblk1[28].mac_i/g1_b0__88
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_2[20][7].  Did not re-place instance u_2/u1/mul_out_reg_i_32__31
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_2[28][0].  Did not re-place instance u_2/u1/mul_out_reg_i_43__34
INFO: [Physopt 32-662] Processed net genblk1[21].mac_i/weight_rom_address_reg[0]_rep__29_7.  Did not re-place instance genblk1[21].mac_i/g0_b1__81
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[3]_rep__33[1].  Did not re-place instance u_2/u1/mul_out_reg_i_46__12
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[2]_rep__7_n_0.  Re-placed instance weight_rom_address_reg[2]_rep__7
INFO: [Physopt 32-662] Processed net genblk1[16].mac_i/weight_rom_address_reg[0]_rep__1_26.  Did not re-place instance genblk1[16].mac_i/g0_b4__77
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[3]_rep__37[4].  Did not re-place instance u_2/u1/mul_out_reg_i_36__28
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/weight_rom_address_reg[0]_rep__27_14.  Did not re-place instance genblk1[25].mac_i/g1_b5__24
INFO: [Physopt 32-662] Processed net genblk1[21].mac_i/weight_rom_address_reg[0]_rep__29_18.  Did not re-place instance genblk1[21].mac_i/g1_b1__81
INFO: [Physopt 32-662] Processed net genblk1[16].mac_i/weight_rom_address_reg[0]_rep__1_38.  Did not re-place instance genblk1[16].mac_i/g1_b4__77
INFO: [Physopt 32-662] Processed net genblk1[24].mac_i/kernels_2[24][2].  Did not re-place instance genblk1[24].mac_i/mul_out_reg_i_22__38
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[3]_rep__29_n_0.  Re-placed instance weight_rom_address_reg[3]_rep__29
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/weight_rom_address_reg[0]_rep__28_23.  Did not re-place instance genblk1[25].mac_i/g1_b9__85
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_2[25][9].  Did not re-place instance u_2/u1/mul_out_reg_i_26__39
INFO: [Physopt 32-663] Processed net ofm_3[4][15]_i_1_n_0.  Re-placed instance ofm_3[4][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[4].mac_i/ofm_3[4][1]_i_18_n_0.  Did not re-place instance genblk1[4].mac_i/ofm_3[4][1]_i_18
INFO: [Physopt 32-663] Processed net ofm_3[4][2].  Re-placed instance ofm_3_reg[4][2]
INFO: [Physopt 32-663] Processed net ofm_3[4][3].  Re-placed instance ofm_3_reg[4][3]
INFO: [Physopt 32-663] Processed net ofm_3[4][4].  Re-placed instance ofm_3_reg[4][4]
INFO: [Physopt 32-663] Processed net ofm_3[4][5].  Re-placed instance ofm_3_reg[4][5]
INFO: [Physopt 32-662] Processed net ofm_3[4][6].  Did not re-place instance ofm_3_reg[4][6]
INFO: [Physopt 32-662] Processed net ofm_3[4][7].  Did not re-place instance ofm_3_reg[4][7]
INFO: [Physopt 32-662] Processed net ofm_3[4][8].  Did not re-place instance ofm_3_reg[4][8]
INFO: [Physopt 32-662] Processed net ofm_3[4][9].  Did not re-place instance ofm_3_reg[4][9]
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[2]_rep__32_n_0.  Did not re-place instance weight_rom_address_reg[2]_rep__32
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/weight_rom_address_reg[0]_rep__26_23.  Did not re-place instance genblk1[28].mac_i/g0_b0__88
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_rep__10_11.  Did not re-place instance genblk1[62].mac_i/g1_b10__61
INFO: [Physopt 32-662] Processed net u_3/u1/kernels_3[62][10].  Did not re-place instance u_3/u1/mul_out_reg_i_23__32
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[0]_rep__1_n_0.  Re-placed instance weight_rom_address_reg[0]_rep__1
INFO: [Physopt 32-662] Processed net genblk1[17].mac_i/weight_rom_address_reg[0]_rep__1_0.  Did not re-place instance genblk1[17].mac_i/g0_b1__16
INFO: [Physopt 32-662] Processed net u_3/u1/kernels_3[17][1].  Did not re-place instance u_3/u1/mul_out_reg_i_42__6
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[1]_rep__12_n_0.  Re-placed instance weight_rom_address_reg[1]_rep__12
INFO: [Physopt 32-663] Processed net weight_rom_address_reg__0[2].  Re-placed instance weight_rom_address_reg[2]
INFO: [Physopt 32-663] Processed net weight_rom_address[7]_i_3_n_0.  Re-placed instance weight_rom_address[7]_i_3
INFO: [Physopt 32-663] Processed net weight_rom_address[6]_rep__0_i_1_n_0.  Re-placed instance weight_rom_address[6]_rep__0_i_1
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[6]_rep__0_n_0_repN_5.  Re-placed instance weight_rom_address_reg[6]_rep__0_replica_5
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/weight_rom_address_reg[0]_rep__28_19.  Did not re-place instance genblk1[25].mac_i/g1_b5__85
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_2[25][5].  Did not re-place instance u_2/u1/mul_out_reg_i_34__28
INFO: [Physopt 32-662] Processed net ofm_3[62][0].  Did not re-place instance ofm_3_reg[62][0]
INFO: [Physopt 32-662] Processed net ofm_3[62][3].  Did not re-place instance ofm_3_reg[62][3]
INFO: [Physopt 32-662] Processed net ofm_3[62][4].  Did not re-place instance ofm_3_reg[62][4]
INFO: [Physopt 32-662] Processed net ofm_3[62][8].  Did not re-place instance ofm_3_reg[62][8]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_3[39][2]_i_20_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_3[39][2]_i_20
INFO: [Physopt 32-662] Processed net ofm_3[62][10].  Did not re-place instance ofm_3_reg[62][10]
INFO: [Physopt 32-662] Processed net ofm_3[62][11].  Did not re-place instance ofm_3_reg[62][11]
INFO: [Physopt 32-662] Processed net ofm_3[62][12].  Did not re-place instance ofm_3_reg[62][12]
INFO: [Physopt 32-662] Processed net ofm_3[62][13].  Did not re-place instance ofm_3_reg[62][13]
INFO: [Physopt 32-662] Processed net ofm_3[62][1].  Did not re-place instance ofm_3_reg[62][1]
INFO: [Physopt 32-662] Processed net ofm_3[62][2].  Did not re-place instance ofm_3_reg[62][2]
INFO: [Physopt 32-662] Processed net ofm_3[62][7].  Did not re-place instance ofm_3_reg[62][7]
INFO: [Physopt 32-662] Processed net ofm_3[62][9].  Did not re-place instance ofm_3_reg[62][9]
INFO: [Physopt 32-662] Processed net genblk1[17].mac_i/weight_rom_address_reg[0]_rep__1_2.  Did not re-place instance genblk1[17].mac_i/g1_b1__16
INFO: [Physopt 32-663] Processed net genblk1[29].mac_i/weight_rom_address_reg[0]_rep__26_42.  Re-placed instance genblk1[29].mac_i/mul_out_reg_i_27__49
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__2[9].  Did not re-place instance u_2/u1/mul_out_reg_i_5__28
INFO: [Physopt 32-662] Processed net genblk1[16].mac_i/weight_rom_address_reg[0]_rep__1_30.  Did not re-place instance genblk1[16].mac_i/g0_b8__77
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/weight_rom_address_reg[0]_rep__28_8.  Did not re-place instance genblk1[25].mac_i/g0_b5__85
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_rep__10_4.  Did not re-place instance genblk1[62].mac_i/g0_b10__61
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[3]_rep__37[8].  Did not re-place instance u_2/u1/mul_out_reg_i_28__41
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/weight_rom_address_reg[0]_rep__26_28.  Did not re-place instance genblk1[28].mac_i/g1_b2__88
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/ofm_3[62][1]_i_18_n_0.  Did not re-place instance genblk1[62].mac_i/ofm_3[62][1]_i_18
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_2[28][2].  Did not re-place instance u_2/u1/mul_out_reg_i_39__38
INFO: [Physopt 32-662] Processed net ofm_3[39][0].  Did not re-place instance ofm_3_reg[39][0]
INFO: [Physopt 32-662] Processed net ofm_3[39][14].  Did not re-place instance ofm_3_reg[39][14]
INFO: [Physopt 32-662] Processed net ofm_3[39][1].  Did not re-place instance ofm_3_reg[39][1]
INFO: [Physopt 32-662] Processed net ofm_3[39][6].  Did not re-place instance ofm_3_reg[39][6]
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[4]_rep__4_n_0.  Re-placed instance weight_rom_address_reg[4]_rep__4
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[1]_rep__26_n_0.  Re-placed instance weight_rom_address_reg[1]_rep__26
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[2]_rep__33_n_0.  Re-placed instance weight_rom_address_reg[2]_rep__33
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[7]_rep__0_n_0.  Re-placed instance weight_rom_address_reg[7]_rep__0
INFO: [Physopt 32-663] Processed net u_2/u1/kernels_2[56][15].  Re-placed instance u_2/u1/mul_out_reg_i_17__36
INFO: [Physopt 32-663] Processed net u_2/u1/fire2_expand_3_en_reg_rep__0_2[13].  Re-placed instance u_2/u1/mul_out_reg_i_1__8
INFO: [Physopt 32-663] Processed net genblk1[9].mac_i/mul_out_reg_i_33__1_n_0.  Re-placed instance genblk1[9].mac_i/mul_out_reg_i_33__1
INFO: [Physopt 32-662] Processed net genblk1[16].mac_i/weight_rom_address_reg[0]_rep__1_42.  Did not re-place instance genblk1[16].mac_i/g1_b8__77
INFO: [Physopt 32-662] Processed net genblk1[31].mac_i/weight_rom_address_reg[0]_rep__33_14.  Did not re-place instance genblk1[31].mac_i/g1_b3__30
INFO: [Physopt 32-662] Processed net genblk1[31].mac_i/weight_rom_address_reg[0]_rep__33_2.  Did not re-place instance genblk1[31].mac_i/g0_b3__30
INFO: [Physopt 32-662] Processed net genblk1[36].mac_i/weight_rom_address_reg[0]_rep__14_23.  Did not re-place instance genblk1[36].mac_i/g1_b10__35
INFO: [Physopt 32-663] Processed net genblk1[51].mac_i/g0_b10__104_n_0.  Re-placed instance genblk1[51].mac_i/g0_b10__104
INFO: [Physopt 32-662] Processed net genblk1[51].mac_i/kernels_2[51][0].  Did not re-place instance genblk1[51].mac_i/mul_out_reg_i_26__49
INFO: [Physopt 32-663] Processed net genblk1[9].mac_i/kernels_3[9][1].  Re-placed instance genblk1[9].mac_i/mul_out_reg_i_18__5
INFO: [Physopt 32-662] Processed net u_2/u1/fire2_expand_3_en_reg_rep__5_2[3].  Did not re-place instance u_2/u1/mul_out_reg_i_12__55
INFO: [Physopt 32-662] Processed net u_2/u1/p_0_out_inferred__55/mul_out_reg_i_48_n_0.  Did not re-place instance u_2/u1/p_0_out_inferred__55/mul_out_reg_i_48
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[7][3].  Re-placed instance u_2/u1/mul_out_reg_i_11__30
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[7]_rep_0[10].  Re-placed instance u_2/u1/mul_out_reg_i_4__35
INFO: [Physopt 32-663] Processed net u_3/u1/kernels_3[31][3].  Re-placed instance u_3/u1/mul_out_reg_i_29__15
INFO: [Physopt 32-663] Processed net u_3/u1/kernels_3[36][9].  Re-placed instance u_3/u1/mul_out_reg_i_21__16
INFO: [Physopt 32-662] Processed net ofm_3[26][15]_i_1_n_0.  Did not re-place instance ofm_3[26][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[26].mac_i/ofm_3[26][2]_i_8_n_0.  Did not re-place instance genblk1[26].mac_i/ofm_3[26][2]_i_8
INFO: [Physopt 32-663] Processed net ofm_3[26][7].  Re-placed instance ofm_3_reg[26][7]
INFO: [Physopt 32-663] Processed net ofm_3[26][8].  Re-placed instance ofm_3_reg[26][8]
INFO: [Physopt 32-662] Processed net ofm_3[32][15]_i_1_n_0.  Did not re-place instance ofm_3[32][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[32].mac_i/ofm_3[32][2]_i_12_n_0.  Did not re-place instance genblk1[32].mac_i/ofm_3[32][2]_i_12
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/ofm_3[62][1]_i_14_n_0.  Did not re-place instance genblk1[62].mac_i/ofm_3[62][1]_i_14
INFO: [Physopt 32-662] Processed net genblk1[63].mac_i/weight_rom_address_reg[0]_rep__10_22.  Did not re-place instance genblk1[63].mac_i/g1_b11__61
INFO: [Physopt 32-662] Processed net u_2/u1/fire2_expand_3_en_reg_rep__5_2[13].  Did not re-place instance u_2/u1/mul_out_reg_i_2__55
INFO: [Physopt 32-662] Processed net u_2/u1/fire2_expand_3_en_reg_rep__6[11].  Did not re-place instance u_2/u1/mul_out_reg_i_3__62
INFO: [Physopt 32-663] Processed net u_3/u1/kernels_3[63][11].  Re-placed instance u_3/u1/mul_out_reg_i_20__34
INFO: [Physopt 32-663] Processed net ofm_3[32][15].  Re-placed instance ofm_3_reg[32][15]
INFO: [Physopt 32-663] Processed net ofm_3[32][1].  Re-placed instance ofm_3_reg[32][1]
INFO: [Physopt 32-663] Processed net ofm_3[32][2].  Re-placed instance ofm_3_reg[32][2]
INFO: [Physopt 32-663] Processed net ofm_3[32][3].  Re-placed instance ofm_3_reg[32][3]
INFO: [Physopt 32-663] Processed net ofm_3[4][10].  Re-placed instance ofm_3_reg[4][10]
INFO: [Physopt 32-663] Processed net ofm_3[4][11].  Re-placed instance ofm_3_reg[4][11]
INFO: [Physopt 32-663] Processed net ofm_3[4][12].  Re-placed instance ofm_3_reg[4][12]
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_rep__10_34.  Did not re-place instance genblk1[62].mac_i/g1_b10__112
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_2[62][10].  Did not re-place instance u_2/u1/mul_out_reg_i_24__53
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[1]_rep__0_n_0.  Re-placed instance weight_rom_address_reg[1]_rep__0
INFO: [Physopt 32-662] Processed net genblk1[3].mac_i/weight_rom_address_reg[0]_rep__33_20.  Did not re-place instance genblk1[3].mac_i/g0_b3__65
INFO: [Physopt 32-662] Processed net genblk1[3].mac_i/weight_rom_address_reg[0]_rep__33_36.  Did not re-place instance genblk1[3].mac_i/g1_b7__65
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[1]_rep__0[3].  Did not re-place instance u_2/u1/mul_out_reg_i_40__24
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[1]_rep__0[7].  Did not re-place instance u_2/u1/mul_out_reg_i_32__25
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[5]_rep__8_n_0.  Re-placed instance weight_rom_address_reg[5]_rep__8
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/weight_rom_address_reg[0]_rep__26_25.  Did not re-place instance genblk1[28].mac_i/g0_b2__88
INFO: [Physopt 32-662] Processed net genblk1[31].mac_i/weight_rom_address_reg[0]_rep__33_17.  Did not re-place instance genblk1[31].mac_i/g1_b6__30
INFO: [Physopt 32-662] Processed net genblk1[53].mac_i/weight_rom_address_reg[0]_rep__20_22.  Did not re-place instance genblk1[53].mac_i/g1_b9__52
INFO: [Physopt 32-663] Processed net u_2/u1/fire2_expand_3_en_reg_rep__5[9].  Re-placed instance u_2/u1/mul_out_reg_i_5__52
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7][6].  Did not re-place instance u_2/u1/mul_out_reg_i_8__30
INFO: [Physopt 32-662] Processed net u_3/u1/kernels_3[31][6].  Did not re-place instance u_3/u1/mul_out_reg_i_26__16
INFO: [Physopt 32-663] Processed net u_3/u1/kernels_3[53][9].  Re-placed instance u_3/u1/mul_out_reg_i_23__26
INFO: [Physopt 32-662] Processed net u_2/u1/fire2_expand_3_en_reg_rep__6[13].  Did not re-place instance u_2/u1/mul_out_reg_i_1__61
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__4[1].  Did not re-place instance u_2/u1/mul_out_reg_i_1__49
INFO: [Physopt 32-663] Processed net genblk1[63].mac_i/mul_out_reg_i_33__24_n_0.  Re-placed instance genblk1[63].mac_i/mul_out_reg_i_33__24
INFO: [Physopt 32-662] Processed net genblk1[31].mac_i/weight_rom_address_reg[0]_rep__33_5.  Did not re-place instance genblk1[31].mac_i/g0_b6__30
INFO: [Physopt 32-662] Processed net genblk1[3].mac_i/weight_rom_address_reg[0]_rep__33_24.  Did not re-place instance genblk1[3].mac_i/g0_b7__65
INFO: [Physopt 32-663] Processed net genblk1[51].mac_i/g0_b15__50_n_0.  Re-placed instance genblk1[51].mac_i/g0_b15__50
INFO: [Physopt 32-663] Processed net genblk1[51].mac_i/weight_rom_address_reg[7]_rep__4_0.  Re-placed instance genblk1[51].mac_i/mul_out_reg_i_20__28
INFO: [Physopt 32-663] Processed net genblk1[63].mac_i/kernels_3[63][1].  Re-placed instance genblk1[63].mac_i/mul_out_reg_i_18__28
INFO: [Physopt 32-662] Processed net genblk1[3].mac_i/weight_rom_address_reg[0]_rep__33_32.  Did not re-place instance genblk1[3].mac_i/g1_b3__65
INFO: [Physopt 32-662] Processed net genblk1[63].mac_i/weight_rom_address_reg[0]_rep__10_10.  Did not re-place instance genblk1[63].mac_i/g0_b11__60
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[0]_rep__18_n_0.  Re-placed instance weight_rom_address_reg[0]_rep__18
INFO: [Physopt 32-663] Processed net ofm_3[21][15]_i_1_n_0.  Re-placed instance ofm_3[21][15]_i_1
INFO: [Physopt 32-662] Processed net u_2/u1/fire2_expand_3_en_reg_rep__5_3[1].  Did not re-place instance u_2/u1/mul_out_reg_i_1__56
INFO: [Physopt 32-662] Processed net genblk1[21].mac_i/ofm_3[21][2]_i_17_n_0.  Did not re-place instance genblk1[21].mac_i/ofm_3[21][2]_i_17
INFO: [Physopt 32-662] Processed net genblk1[58].mac_i/weight_rom_address_reg[0]_rep__18_6.  Did not re-place instance genblk1[58].mac_i/g1_b15__108
INFO: [Physopt 32-663] Processed net ofm_3[21][10].  Re-placed instance ofm_3_reg[21][10]
INFO: [Physopt 32-663] Processed net ofm_3[21][15].  Re-placed instance ofm_3_reg[21][15]
INFO: [Physopt 32-663] Processed net ofm_3[21][2].  Re-placed instance ofm_3_reg[21][2]
INFO: [Physopt 32-663] Processed net ofm_3[21][3].  Re-placed instance ofm_3_reg[21][3]
INFO: [Physopt 32-663] Processed net ofm_3[21][6].  Re-placed instance ofm_3_reg[21][6]
INFO: [Physopt 32-663] Processed net ofm_3[21][8].  Re-placed instance ofm_3_reg[21][8]
INFO: [Physopt 32-663] Processed net ofm_3[21][9].  Re-placed instance ofm_3_reg[21][9]
INFO: [Physopt 32-662] Processed net genblk1[32].mac_i/ofm_3[32][2]_i_11_n_0.  Did not re-place instance genblk1[32].mac_i/ofm_3[32][2]_i_11
INFO: [Physopt 32-662] Processed net genblk1[36].mac_i/weight_rom_address_reg[0]_rep__14_9.  Did not re-place instance genblk1[36].mac_i/g0_b10__35
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/weight_rom_address_reg[0]_rep__7_9.  Did not re-place instance genblk1[46].mac_i/g0_b11__44
INFO: [Physopt 32-662] Processed net genblk1[53].mac_i/weight_rom_address_reg[0]_rep__20_8.  Did not re-place instance genblk1[53].mac_i/g0_b9__52
INFO: [Physopt 32-663] Processed net u_2/u1/fire2_expand_3_en_reg_rep__4[1].  Re-placed instance u_2/u1/mul_out_reg_i_3__45
INFO: [Physopt 32-662] Processed net u_3/u1/weight_rom_address_reg[3]_rep[0].  Did not re-place instance u_3/u1/mul_out_reg_i_22__20
INFO: [Physopt 32-663] Processed net ofm_3[32][4].  Re-placed instance ofm_3_reg[32][4]
INFO: [Physopt 32-663] Processed net ofm_3[32][5].  Re-placed instance ofm_3_reg[32][5]
INFO: [Physopt 32-662] Processed net ofm_3[32][6].  Did not re-place instance ofm_3_reg[32][6]
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[3]_rep__15_n_0.  Re-placed instance weight_rom_address_reg[3]_rep__15
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/weight_rom_address_reg[0]_rep__28_12.  Did not re-place instance genblk1[25].mac_i/g0_b9__85
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/weight_rom_address_reg[0]_rep__27_1.  Did not re-place instance genblk1[28].mac_i/g0_b5__88
INFO: [Physopt 32-662] Processed net genblk1[42].mac_i/weight_rom_address_reg[0]_rep__5_46.  Did not re-place instance genblk1[42].mac_i/g1_b9__97
INFO: [Physopt 32-662] Processed net genblk1[58].mac_i/weight_rom_address_reg[0]_rep__18_4.  Did not re-place instance genblk1[58].mac_i/g0_b15__108
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_2[28][5].  Did not re-place instance u_2/u1/mul_out_reg_i_33__38
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__5_1[9].  Did not re-place instance u_2/u1/mul_out_reg_i_6__41
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[1]_rep__17_n_0.  Did not re-place instance weight_rom_address_reg[1]_rep__17
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[2]_rep__21_n_0.  Did not re-place instance weight_rom_address_reg[2]_rep__21
INFO: [Physopt 32-662] Processed net u_2/u1/mul_out_reg_i_16__26_n_0.  Did not re-place instance u_2/u1/mul_out_reg_i_16__26
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__5_1[14].  Did not re-place instance u_2/u1/mul_out_reg_i_1__40
INFO: [Physopt 32-662] Processed net genblk1[20].mac_i/weight_rom_address_reg[0]_rep__29_20.  Did not re-place instance genblk1[20].mac_i/g1_b8__19
INFO: [Physopt 32-662] Processed net genblk1[33].mac_i/weight_rom_address_reg[0]_rep__25_23.  Did not re-place instance genblk1[33].mac_i/g1_b10__32
INFO: [Physopt 32-662] Processed net genblk1[42].mac_i/g0_b15__41_n_0.  Did not re-place instance genblk1[42].mac_i/g0_b15__41
INFO: [Physopt 32-662] Processed net genblk1[42].mac_i/weight_rom_address_reg[7]_rep__5_0.  Did not re-place instance genblk1[42].mac_i/mul_out_reg_i_21__18
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/weight_rom_address_reg[0]_rep__7_20.  Did not re-place instance genblk1[46].mac_i/g1_b11__45
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/ofm_3[62][1]_i_17_n_0.  Did not re-place instance genblk1[62].mac_i/ofm_3[62][1]_i_17
INFO: [Physopt 32-663] Processed net u_2/u1/p_0_out_inferred__35/mul_out_reg_i_32_n_0.  Re-placed instance u_2/u1/p_0_out_inferred__35/mul_out_reg_i_32
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep_0[0].  Did not re-place instance u_2/u1/mul_out_reg_i_14__31
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__2_0[10].  Did not re-place instance u_2/u1/mul_out_reg_i_4__32
INFO: [Physopt 32-662] Processed net u_3/u1/kernels_3[20][8].  Did not re-place instance u_3/u1/mul_out_reg_i_29__9
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[5]_rep__10_n_0.  Re-placed instance weight_rom_address_reg[5]_rep__10
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/weight_rom_address_reg[0]_rep__9_16.  Did not re-place instance genblk1[60].mac_i/g1_b5__59
INFO: [Physopt 32-662] Processed net u_3/u1/kernels_3[60][5].  Did not re-place instance u_3/u1/mul_out_reg_i_32__22
INFO: [Physopt 32-662] Processed net ofm_3[26][11].  Did not re-place instance ofm_3_reg[26][11]
INFO: [Physopt 32-662] Processed net ofm_3[26][12].  Did not re-place instance ofm_3_reg[26][12]
INFO: [Physopt 32-662] Processed net ofm_3[26][13].  Did not re-place instance ofm_3_reg[26][13]
INFO: [Physopt 32-662] Processed net ofm_3[26][14].  Did not re-place instance ofm_3_reg[26][14]
INFO: [Physopt 32-663] Processed net ofm_3[26][4].  Re-placed instance ofm_3_reg[26][4]
INFO: [Physopt 32-663] Processed net ofm_3[26][5].  Re-placed instance ofm_3_reg[26][5]
INFO: [Physopt 32-663] Processed net ofm_3[26][6].  Re-placed instance ofm_3_reg[26][6]
INFO: [Physopt 32-662] Processed net ofm_3[26][9].  Did not re-place instance ofm_3_reg[26][9]
INFO: [Physopt 32-662] Processed net genblk1[20].mac_i/weight_rom_address_reg[0]_rep__29_7.  Did not re-place instance genblk1[20].mac_i/g0_b8__19
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/weight_rom_address_reg[0]_rep__26_15.  Did not re-place instance genblk1[28].mac_i/g1_b4__27
INFO: [Physopt 32-662] Processed net u_3/u1/kernels_3[28][4].  Did not re-place instance u_3/u1/mul_out_reg_i_34__12
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[2]_rep__0_n_0.  Re-placed instance weight_rom_address_reg[2]_rep__0
INFO: [Physopt 32-663] Processed net u_2/u1/kernels_2[63][15].  Re-placed instance u_2/u1/mul_out_reg_i_17__40
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/weight_rom_address_reg[0]_rep__26_16.  Did not re-place instance genblk1[28].mac_i/g1_b5__27
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/weight_rom_address_reg[0]_rep__27_10.  Did not re-place instance genblk1[28].mac_i/g1_b5__88
INFO: [Physopt 32-662] Processed net genblk1[3].mac_i/weight_rom_address_reg[0]_rep__33_0.  Did not re-place instance genblk1[3].mac_i/g0_b1__2
INFO: [Physopt 32-662] Processed net genblk1[56].mac_i/weight_rom_address_reg[0]_rep__19_5.  Did not re-place instance genblk1[56].mac_i/g0_b6__55
INFO: [Physopt 32-663] Processed net u_2/u1/fire2_expand_3_en_reg_rep__5_2[6].  Re-placed instance u_2/u1/mul_out_reg_i_9__55
INFO: [Physopt 32-662] Processed net u_2/u1/fire2_expand_3_en_reg_rep__6[1].  Did not re-place instance u_2/u1/mul_out_reg_i_13__62
INFO: [Physopt 32-662] Processed net u_2/u1/p_0_out_inferred__62/mul_out_reg_i_46_n_0.  Did not re-place instance u_2/u1/p_0_out_inferred__62/mul_out_reg_i_46
INFO: [Physopt 32-662] Processed net u_3/u1/kernels_3[28][5].  Did not re-place instance u_3/u1/mul_out_reg_i_32__12
INFO: [Physopt 32-662] Processed net u_3/u1/kernels_3[3][1].  Did not re-place instance u_3/u1/mul_out_reg_i_43
INFO: [Physopt 32-663] Processed net u_3/u1/kernels_3[56][6].  Re-placed instance u_3/u1/mul_out_reg_i_27__30
INFO: [Physopt 32-662] Processed net genblk1[33].mac_i/weight_rom_address_reg[0]_rep__25_9.  Did not re-place instance genblk1[33].mac_i/g0_b10__32
INFO: [Physopt 32-663] Processed net genblk1[39].mac_i/fire2_expand_3_en_reg_rep__6.  Re-placed instance genblk1[39].mac_i/mul_out_reg_i_19__44
INFO: [Physopt 32-663] Processed net genblk1[39].mac_i/g0_b12__25_n_0.  Re-placed instance genblk1[39].mac_i/g0_b12__25
INFO: [Physopt 32-662] Processed net u_2/u1/p_0_out_inferred__62/mul_out_reg_i_47_n_0.  Did not re-place instance u_2/u1/p_0_out_inferred__62/mul_out_reg_i_47
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep_1[12].  Did not re-place instance u_2/u1/mul_out_reg_i_2__38
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/weight_rom_address_reg[0]_rep__13_15.  Did not re-place instance genblk1[22].mac_i/g1_b2__21
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/weight_rom_address_reg[0]_rep__26_3.  Did not re-place instance genblk1[28].mac_i/g0_b4__27
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/weight_rom_address_reg[0]_rep__9_4.  Did not re-place instance genblk1[60].mac_i/g0_b5__59
INFO: [Physopt 32-662] Processed net u_3/u1/kernels_3[22][2].  Did not re-place instance u_3/u1/mul_out_reg_i_38__9
INFO: [Physopt 32-661] Optimized 87 nets.  Re-placed 87 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 87 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 87 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.007 | TNS=-0.007 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 206 ; free virtual = 1788
Phase 3 Placement Based Optimization | Checksum: 1a437735c

Time (s): cpu = 00:08:21 ; elapsed = 00:03:42 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 206 ; free virtual = 1788

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 4 MultiInst Placement Optimization | Checksum: 1a437735c

Time (s): cpu = 00:08:22 ; elapsed = 00:03:43 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 205 ; free virtual = 1788

Phase 5 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 205 ; free virtual = 1788
Phase 5 Rewire | Checksum: 1a437735c

Time (s): cpu = 00:08:22 ; elapsed = 00:03:43 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 205 ; free virtual = 1788

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net ofm_3[62][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[39][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[42].mac_i/weight_rom_address_reg[0]_rep__6_20 was not replicated.
INFO: [Physopt 32-571] Net u_2/u1/weight_rom_address_reg[7]_rep__5_1[14] was not replicated.
INFO: [Physopt 32-571] Net u_3/u1/fire2_expand_3_en_reg_rep__2_2[13] was not replicated.
INFO: [Physopt 32-571] Net genblk1[25].mac_i/g1_b15__85_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[32][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[26][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net u_2/u1/fire2_expand_3_en_reg_rep__5_3[1] was not replicated.
INFO: [Physopt 32-571] Net genblk1[34].mac_i/mul_out_reg_i_1__32_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[42].mac_i/g1_b15__41_n_0 was not replicated.
INFO: [Physopt 32-571] Net u_2/u1/kernels_2[46][15] was not replicated.
INFO: [Physopt 32-571] Net genblk1[52].mac_i/mul_out_reg_i_44__31_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[52].mac_i/kernels_2[52][2] was not replicated.
INFO: [Physopt 32-571] Net genblk1[24].mac_i/weight_rom_address_reg[0]_rep__10_5 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[42][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net u_3/u1/weight_rom_address_reg[7]_rep__5[2] was not replicated.
INFO: [Physopt 32-571] Net genblk1[34].mac_i/g1_b15__33_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[34].mac_i/g1_b15__92_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[34].mac_i/mul_out_reg_i_17__42_n_0 was not replicated.
INFO: [Physopt 32-571] Net u_2/u1/kernels_2[56][15] was not replicated.
INFO: [Physopt 32-571] Net u_3/u1/kernels_3[25][15] was not replicated.
INFO: [Physopt 32-571] Net u_2/u1/kernels_2[63][15] was not replicated.
INFO: [Physopt 32-571] Net ofm_3[63][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address_reg[0]_rep__33_n_0_repN was not replicated.
INFO: [Physopt 32-571] Net genblk1[21].mac_i/weight_rom_address_reg[0]_rep__2_3 was not replicated.
INFO: [Physopt 32-571] Net u_2/u1/mul_out_reg_i_17__45_n_0 was not replicated.
INFO: [Physopt 32-571] Net u_2/u1/fire2_expand_3_en_reg_rep__5_0[2] was not replicated.
INFO: [Physopt 32-571] Net u_2/u1/kernels_2[54][15] was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address_reg[0]_rep__7_n_0_repN_1 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 Critical Cell Optimization | Checksum: 1a437735c

Time (s): cpu = 00:08:22 ; elapsed = 00:03:44 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 205 ; free virtual = 1788

Phase 7 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 47 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__26_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__32_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[7]_rep__5_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__12_n_0. Replicated 3 times.
INFO: [Physopt 32-572] Net weight_rom_address_reg[1]_rep__21_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__27_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__17_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__21_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__18_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__9_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__26_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__10_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[6]_rep__5_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__17_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]_rep__49_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__13_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__15_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[7]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__12_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__2_n_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__4_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__16_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__10_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__1_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__18_n_0_repN_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__19_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__7_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__18_n_0_repN_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__17_n_0_repN_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__32_n_0_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__7_n_0_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[6]_repN_1. Replicated 2 times.
INFO: [Physopt 32-572] Net weight_rom_address_reg[0]_rep__3_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address[7]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg[0]_rep__19_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg[4]_rep__14_n_0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg[5]_rep__14_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg[4]_rep__9_n_0_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__25_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__16_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net weight_rom_address_reg[5]_rep__5_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]_repN_1. Replicated 1 times.
INFO: [Physopt 32-572] Net weight_rom_address_reg[0]_rep__16_n_0_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg[0]_rep__25_n_0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg[5]_rep__21_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 34 nets. Created 143 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 34 nets or cells. Created 143 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595
Phase 7 Fanout Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 8 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595
Phase 8 Placement Based Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 9 MultiInst Placement Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 10 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 10 Rewire | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 11 Critical Cell Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 13 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595
Phase 13 Fanout Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 14 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595
Phase 14 Placement Based Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 15 MultiInst Placement Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 16 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 16 Rewire | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 17 Critical Cell Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 22 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 22 DSP Register Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 23 BRAM Register Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 24 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 24 URAM Register Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 25 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 25 Shift Register Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:10 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 26 Critical Pin Optimization | Checksum: e3de5869

Time (s): cpu = 00:12:11 ; elapsed = 00:05:38 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1595

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net weight_rom_address0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net clr_pulse. Replicated 2 times.
INFO: [Physopt 32-572] Net entemp0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 135 ; free virtual = 1585
Phase 27 Very High Fanout Optimization | Checksum: 19c60561f

Time (s): cpu = 00:12:34 ; elapsed = 00:05:51 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 1585

Phase 28 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 1585
Phase 28 Placement Based Optimization | Checksum: 19c60561f

Time (s): cpu = 00:12:34 ; elapsed = 00:05:51 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 1585

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 29 MultiInst Placement Optimization | Checksum: 19c60561f

Time (s): cpu = 00:12:34 ; elapsed = 00:05:51 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 1585

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
Phase 30 Critical Path Optimization | Checksum: 19c60561f

Time (s): cpu = 00:12:34 ; elapsed = 00:05:51 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 1585

Phase 31 BRAM Enable Optimization
Phase 31 BRAM Enable Optimization | Checksum: 19c60561f

Time (s): cpu = 00:12:34 ; elapsed = 00:05:52 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 1585
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 1585
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.006 | TNS=0.000 | WHS=0.000 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.034  |          6.077  |          417  |              0  |                    82  |           0  |           2  |  00:04:29  |
|  Placement Based       |          0.037  |          0.306  |            0  |              0  |                    87  |           0  |           1  |  00:00:59  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            2  |              0  |                     1  |           0  |           1  |  00:00:12  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                 |          0.071  |          6.383  |          419  |              0  |                   170  |           0  |          10  |  00:05:43  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 1585
Ending Physical Synthesis Task | Checksum: 19c60561f

Time (s): cpu = 00:12:34 ; elapsed = 00:05:52 . Memory (MB): peak = 2797.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 1585
INFO: [Common 17-83] Releasing license: Implementation
433 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:12:35 ; elapsed = 00:05:53 . Memory (MB): peak = 2797.973 ; gain = 0.004 ; free physical = 151 ; free virtual = 1608
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 7dfc33d0 ConstDB: 0 ShapeSum: 3bf4c960 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "fire2_expand_3_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire2_expand_3_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_2" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_2". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_3" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_3". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire3_expand_3_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire3_expand_3_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: c6df4dfc

Time (s): cpu = 00:02:39 ; elapsed = 00:01:46 . Memory (MB): peak = 3249.121 ; gain = 451.148 ; free physical = 241 ; free virtual = 1228
Post Restoration Checksum: NetGraph: c2c89afb NumContArr: 416b301 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c6df4dfc

Time (s): cpu = 00:02:40 ; elapsed = 00:01:46 . Memory (MB): peak = 3249.121 ; gain = 451.148 ; free physical = 220 ; free virtual = 1227

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c6df4dfc

Time (s): cpu = 00:02:40 ; elapsed = 00:01:47 . Memory (MB): peak = 3260.867 ; gain = 462.895 ; free physical = 182 ; free virtual = 1193

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c6df4dfc

Time (s): cpu = 00:02:40 ; elapsed = 00:01:47 . Memory (MB): peak = 3260.867 ; gain = 462.895 ; free physical = 182 ; free virtual = 1193
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17c7509e3

Time (s): cpu = 00:02:47 ; elapsed = 00:01:51 . Memory (MB): peak = 3308.445 ; gain = 510.473 ; free physical = 207 ; free virtual = 1206
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.082  | TNS=0.000  | WHS=0.105  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 16fad6f2e

Time (s): cpu = 00:02:50 ; elapsed = 00:01:53 . Memory (MB): peak = 3308.445 ; gain = 510.473 ; free physical = 182 ; free virtual = 1198

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2547bd938

Time (s): cpu = 00:03:05 ; elapsed = 00:02:01 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 175 ; free virtual = 1178

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5910
 Number of Nodes with overlaps = 2537
 Number of Nodes with overlaps = 1279
 Number of Nodes with overlaps = 568
 Number of Nodes with overlaps = 218
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.093 | TNS=-0.188 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1375d4594

Time (s): cpu = 00:05:22 ; elapsed = 00:03:18 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 137 ; free virtual = 1164

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.058  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d709c7f1

Time (s): cpu = 00:05:31 ; elapsed = 00:03:25 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 134 ; free virtual = 1161
Phase 4 Rip-up And Reroute | Checksum: d709c7f1

Time (s): cpu = 00:05:31 ; elapsed = 00:03:25 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 134 ; free virtual = 1161

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp
Phase 5.1.1 Delay CleanUp | Checksum: d709c7f1

Time (s): cpu = 00:05:32 ; elapsed = 00:03:25 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 134 ; free virtual = 1161
Phase 5.1 TNS Cleanup | Checksum: d709c7f1

Time (s): cpu = 00:05:32 ; elapsed = 00:03:25 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 135 ; free virtual = 1161

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d709c7f1

Time (s): cpu = 00:05:32 ; elapsed = 00:03:26 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 135 ; free virtual = 1161
Phase 5 Delay and Skew Optimization | Checksum: d709c7f1

Time (s): cpu = 00:05:32 ; elapsed = 00:03:26 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 135 ; free virtual = 1161

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 917c79a6

Time (s): cpu = 00:05:33 ; elapsed = 00:03:26 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 135 ; free virtual = 1161
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.058  | TNS=0.000  | WHS=0.134  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 917c79a6

Time (s): cpu = 00:05:33 ; elapsed = 00:03:26 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 135 ; free virtual = 1161
Phase 6 Post Hold Fix | Checksum: 917c79a6

Time (s): cpu = 00:05:33 ; elapsed = 00:03:26 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 135 ; free virtual = 1161

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.460917 %
  Global Horizontal Routing Utilization  = 0.610746 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 142519529

Time (s): cpu = 00:05:34 ; elapsed = 00:03:27 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 130 ; free virtual = 1157

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 142519529

Time (s): cpu = 00:05:34 ; elapsed = 00:03:27 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 130 ; free virtual = 1157

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cd9da755

Time (s): cpu = 00:05:35 ; elapsed = 00:03:28 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 130 ; free virtual = 1158

Phase 10 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.060  | TNS=0.000  | WHS=0.135  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 15332b6fc

Time (s): cpu = 00:05:41 ; elapsed = 00:03:32 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 131 ; free virtual = 1161
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:42 ; elapsed = 00:03:32 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 429 ; free virtual = 1460

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:47 ; elapsed = 00:03:35 . Memory (MB): peak = 3323.055 ; gain = 525.082 ; free physical = 421 ; free virtual = 1462
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 16 13:40:02 2020
| Host         : GCS running 64-bit unknown
| Command      : report_timing
| Design       : fire2_3_expand_3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 genblk1[39].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ofm_3_reg[39][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 1.139ns (44.076%)  route 1.445ns (55.924%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.483 - 3.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1873, unset)         0.508     0.508    genblk1[39].mac_i/clk
    DSP48_X3Y31          DSP48E1                                      r  genblk1[39].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 f  genblk1[39].mac_i/mul_out_reg/P[1]
                         net (fo=2, routed)           0.913     1.745    genblk1[39].mac_i/mul_out_reg_n_104
    SLICE_X50Y71         LUT1 (Prop_lut1_I0_O)        0.043     1.788 r  genblk1[39].mac_i/ofm_3[39][2]_i_20/O
                         net (fo=1, routed)           0.000     1.788    genblk1[39].mac_i/ofm_3[39][2]_i_20_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.026 r  genblk1[39].mac_i/ofm_3_reg[39][2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.026    genblk1[39].mac_i/ofm_3_reg[39][2]_i_12_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.076 r  genblk1[39].mac_i/ofm_3_reg[39][2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.076    genblk1[39].mac_i/ofm_3_reg[39][2]_i_7_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.126 r  genblk1[39].mac_i/ofm_3_reg[39][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.126    genblk1[39].mac_i/ofm_3_reg[39][2]_i_2_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.176 r  genblk1[39].mac_i/ofm_3_reg[39][2]_i_1/CO[3]
                         net (fo=1, routed)           0.007     2.182    genblk1[39].mac_i/ofm_3_reg[39][2]_i_1_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.232 r  genblk1[39].mac_i/ofm_3_reg[39][6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.232    genblk1[39].mac_i/ofm_3_reg[39][6]_i_1_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.282 r  genblk1[39].mac_i/ofm_3_reg[39][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.282    genblk1[39].mac_i/ofm_3_reg[39][10]_i_1_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.332 r  genblk1[39].mac_i/ofm_3_reg[39][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.332    genblk1[39].mac_i/ofm_3_reg[39][14]_i_1_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     2.440 r  genblk1[39].mac_i/ofm_3_reg[39][15]_i_2/O[2]
                         net (fo=2, routed)           0.230     2.671    ofmw2[39][31]
    SLICE_X50Y79         LUT2 (Prop_lut2_I1_O)        0.126     2.797 r  ofm_3[39][15]_i_1/O
                         net (fo=16, routed)          0.296     3.092    ofm_3[39][15]_i_1_n_0
    SLICE_X49Y78         FDRE                                         r  ofm_3_reg[39][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=1873, unset)         0.483     3.483    clk
    SLICE_X49Y78         FDRE                                         r  ofm_3_reg[39][2]/C
                         clock pessimism              0.000     3.483    
                         clock uncertainty           -0.035     3.447    
    SLICE_X49Y78         FDRE (Setup_fdre_C_R)       -0.295     3.152    ofm_3_reg[39][2]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                  0.060    




report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 16 13:40:44 2020
| Host         : GCS running 64-bit unknown
| Command      : report_utilization
| Design       : fire2_3_expand_3
| Device       : 7vx690tffg1157-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              | 7025 |     0 |    433200 |  1.62 |
|   LUT as Logic          | 7025 |     0 |    433200 |  1.62 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 1810 |     0 |    866400 |  0.21 |
|   Register as Flip Flop | 1810 |     0 |    866400 |  0.21 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                | 1887 |     0 |    216600 |  0.87 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 1809  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 2456 |     0 |    108300 |  2.27 |
|   SLICEL                                   | 1600 |     0 |           |       |
|   SLICEM                                   |  856 |     0 |           |       |
| LUT as Logic                               | 7025 |     0 |    433200 |  1.62 |
|   using O5 output only                     |   11 |       |           |       |
|   using O6 output only                     | 6871 |       |           |       |
|   using O5 and O6                          |  143 |       |           |       |
| LUT as Memory                              |    0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            | 1810 |     0 |    866400 |  0.21 |
|   Register driven from within the Slice    |  682 |       |           |       |
|   Register driven from outside the Slice   | 1128 |       |           |       |
|     LUT in front of the register is unused |  549 |       |           |       |
|     LUT in front of the register is used   |  579 |       |           |       |
| Unique Control Sets                        |   71 |       |    108300 |  0.07 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   64 |     0 |      3600 |  1.78 |
|   DSP48E1 only |   64 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 4371 |                 LUT |
| MUXF7    | 1887 |               MuxFx |
| FDRE     | 1809 |        Flop & Latch |
| LUT2     | 1171 |                 LUT |
| LUT1     |  633 |                 LUT |
| CARRY4   |  520 |          CarryLogic |
| LUT5     |  516 |                 LUT |
| LUT3     |  373 |                 LUT |
| LUT4     |  104 |                 LUT |
| DSP48E1  |   64 |    Block Arithmetic |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


vi fire2_3_expand3.sv
WARNING: [Common 17-259] Unknown Tcl command 'vi fire2_3_expand3.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
couldn't fork child process: not enough memory
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 16 13:42:36 2020...
