#! /Users/yatagaclapotk/Programs/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-17-g30123f894)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x13f606a40 .scope module, "rstn_gen" "rstn_gen" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "rstn";
o0x130030010 .functor BUFZ 1, c4<z>; HiZ drive
v0x13f609470_0 .net "clk", 0 0, o0x130030010;  0 drivers
v0x13f6194a0_0 .var "cnt", 15 0;
v0x13f619540_0 .var "rstn", 0 0;
E_0x13f6072c0 .event posedge, v0x13f609470_0;
    .scope S_0x13f606a40;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13f6194a0_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x13f606a40;
T_1 ;
    %wait E_0x13f6072c0;
    %load/vec4 v0x13f6194a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x13f6194a0_0, 0;
    %load/vec4 v0x13f6194a0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.2, 5;
    %load/vec4 v0x13f6194a0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f619540_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13f619540_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/ram_tb/FIFO_HS/src/rstn_gen.v";
