

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'
================================================================
* Date:           Tue May 13 12:46:04 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Convolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.840 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                     |
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |   142897|   142897|  1.143 ms|  1.143 ms|  142893|  142893|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_39_1_VITIS_LOOP_40_2  |   142895|   142895|        21|          9|          1|  15876|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 9, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [HLS_Convolution/sources/conv2d.c:40]   --->   Operation 24 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 25 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_image_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_image"   --->   Operation 28 'read' 'in_image_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln39 = store i7 0, i7 %row" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 30 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln40 = store i7 0, i7 %col" [HLS_Convolution/sources/conv2d.c:40]   --->   Operation 31 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_43_3"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 33 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.81ns)   --->   "%icmp_ln39 = icmp_eq  i14 %indvar_flatten_load, i14 15876" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 35 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.81ns)   --->   "%add_ln39_1 = add i14 %indvar_flatten_load, i14 1" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 36 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc34, void %VITIS_LOOP_60_7.preheader.exitStub" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 37 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%col_load = load i7 %col" [HLS_Convolution/sources/conv2d.c:40]   --->   Operation 38 'load' 'col_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%row_load = load i7 %row" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 39 'load' 'row_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.87ns)   --->   "%add_ln39 = add i7 %row_load, i7 1" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 40 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.87ns)   --->   "%icmp_ln40 = icmp_eq  i7 %col_load, i7 126" [HLS_Convolution/sources/conv2d.c:40]   --->   Operation 41 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.99ns)   --->   "%select_ln39 = select i1 %icmp_ln40, i7 0, i7 %col_load" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 42 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.99ns)   --->   "%select_ln39_1 = select i1 %icmp_ln40, i7 %add_ln39, i7 %row_load" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 43 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln39 = store i14 %add_ln39_1, i14 %indvar_flatten" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 44 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln39_1, i7 %select_ln39" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 45 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%add_ln43_cast = zext i14 %add_ln" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 46 'zext' 'add_ln43_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.52ns)   --->   "%empty = add i64 %add_ln43_cast, i64 %in_image_read" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 47 'add' 'empty' <Predicate = (!icmp_ln39)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %empty" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 48 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.81ns)   --->   "%tmp2 = add i14 %add_ln, i14 128" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 49 'add' 'tmp2' <Predicate = (!icmp_ln39)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i14 %tmp2" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 50 'zext' 'tmp2_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (3.52ns)   --->   "%empty_25 = add i64 %tmp2_cast, i64 %in_image_read" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 51 'add' 'empty_25' <Predicate = (!icmp_ln39)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %empty_25" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 52 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.81ns)   --->   "%tmp3 = add i14 %add_ln, i14 256" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 53 'add' 'tmp3' <Predicate = (!icmp_ln39)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i14 %tmp3" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 54 'zext' 'tmp3_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.52ns)   --->   "%empty_28 = add i64 %tmp3_cast, i64 %in_image_read" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 55 'add' 'empty_28' <Predicate = (!icmp_ln39)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %empty_28" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 56 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln39 = store i7 %select_ln39_1, i7 %row" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 57 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 58 [8/8] (5.84ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 58 'readreq' 'empty_23' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 5.84>
ST_4 : Operation 59 [7/8] (5.84ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 59 'readreq' 'empty_23' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 5.84>
ST_5 : Operation 60 [6/8] (5.84ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 60 'readreq' 'empty_23' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 5.84>
ST_6 : Operation 61 [5/8] (5.84ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 61 'readreq' 'empty_23' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 62 [8/8] (5.84ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 62 'readreq' 'empty_26' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 5.84>
ST_7 : Operation 63 [4/8] (5.84ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 63 'readreq' 'empty_23' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 64 [7/8] (5.84ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 64 'readreq' 'empty_26' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 5.84>
ST_8 : Operation 65 [3/8] (5.84ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 65 'readreq' 'empty_23' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 66 [6/8] (5.84ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 66 'readreq' 'empty_26' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 5.84>
ST_9 : Operation 67 [2/8] (5.84ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 67 'readreq' 'empty_23' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 68 [5/8] (5.84ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 68 'readreq' 'empty_26' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 69 [8/8] (5.84ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 69 'readreq' 'empty_29' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 70 [1/1] (1.87ns)   --->   "%add_ln40 = add i7 %select_ln39, i7 1" [HLS_Convolution/sources/conv2d.c:40]   --->   Operation 70 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln40 = store i7 %add_ln40, i7 %col" [HLS_Convolution/sources/conv2d.c:40]   --->   Operation 71 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 5.84>
ST_10 : Operation 72 [1/8] (5.84ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 72 'readreq' 'empty_23' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 73 [4/8] (5.84ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 73 'readreq' 'empty_26' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 74 [7/8] (5.84ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 74 'readreq' 'empty_29' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 5.84>
ST_11 : Operation 75 [1/1] (5.84ns)   --->   "%sum = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 75 'read' 'sum' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 76 [3/8] (5.84ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 76 'readreq' 'empty_26' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 77 [6/8] (5.84ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 77 'readreq' 'empty_29' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 5.84>
ST_12 : Operation 78 [1/1] (5.84ns)   --->   "%empty_24 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 78 'read' 'empty_24' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 79 [2/8] (5.84ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 79 'readreq' 'empty_26' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 80 [5/8] (5.84ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 80 'readreq' 'empty_29' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 121 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 1.58>

State 13 <SV = 12> <Delay = 5.84>
ST_13 : Operation 81 [1/1] (5.84ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 81 'read' 'gmem_addr_read' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 82 [1/8] (5.84ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 82 'readreq' 'empty_26' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 83 [4/8] (5.84ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 83 'readreq' 'empty_29' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 5.84>
ST_14 : Operation 84 [1/1] (5.84ns)   --->   "%gmem_addr_1_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 84 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 85 [3/8] (5.84ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 85 'readreq' 'empty_29' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 5.84>
ST_15 : Operation 86 [1/1] (5.84ns)   --->   "%empty_27 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 86 'read' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 87 [2/8] (5.84ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 87 'readreq' 'empty_29' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 5.84>
ST_16 : Operation 88 [1/1] (5.84ns)   --->   "%gmem_addr_1_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 88 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 89 [1/8] (5.84ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 89 'readreq' 'empty_29' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 5.84>
ST_17 : Operation 90 [1/1] (5.84ns)   --->   "%gmem_addr_2_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 90 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.84>
ST_18 : Operation 91 [1/1] (5.84ns)   --->   "%empty_30 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 91 'read' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 5.84>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %sum" [HLS_Convolution/sources/conv2d.c:41]   --->   Operation 92 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%gmem_addr_read_1_cast = zext i8 %gmem_addr_read" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 93 'zext' 'gmem_addr_read_1_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (5.84ns)   --->   "%gmem_addr_2_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 94 'read' 'gmem_addr_2_read_1' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 95 [1/1] (1.91ns)   --->   "%sub_ln47 = sub i9 %zext_ln41, i9 %gmem_addr_read_1_cast" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 95 'sub' 'sub_ln47' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.45>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln39_1, i7 0" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 96 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln39_1, i1 0" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 97 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i8 %tmp" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 98 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln51 = sub i14 %p_shl, i14 %zext_ln51" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 99 'sub' 'sub_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i7 %select_ln39" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 100 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 101 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln51 = add i14 %sub_ln51, i14 %zext_ln51_1" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 101 'add' 'add_ln51' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %gmem_addr_1_read" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 102 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%gmem_addr_1_read_1_cast = zext i8 %gmem_addr_1_read_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 103 'zext' 'gmem_addr_1_read_1_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i8 %gmem_addr_2_read" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 104 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%gmem_addr_2_read_1_cast = zext i8 %gmem_addr_2_read_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 105 'zext' 'gmem_addr_2_read_1_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (1.91ns)   --->   "%tmp6 = sub i9 %zext_ln47, i9 %gmem_addr_1_read_1_cast" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 106 'sub' 'tmp6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp6, i1 0" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 107 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i10 %tmp_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 108 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i9 %sub_ln47" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 109 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln47 = add i10 %sext_ln47, i10 %zext_ln47_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 110 'add' 'add_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 111 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%sub_ln47_1 = sub i10 %add_ln47, i10 %gmem_addr_2_read_1_cast" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 111 'sub' 'sub_ln47_1' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln47_2 = sext i10 %sub_ln47_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 112 'sext' 'sext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (1.73ns)   --->   "%sum_2 = add i11 %sext_ln47_2, i11 %sext_ln47_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 113 'add' 'sum_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_39_1_VITIS_LOOP_40_2_str"   --->   Operation 114 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15876, i64 15876, i64 15876"   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i14 %add_ln51" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 116 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%out_image_x_addr = getelementptr i11 %out_image_x, i64 0, i64 %zext_ln51_2" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 117 'getelementptr' 'out_image_x_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS_Convolution/sources/conv2d.c:40]   --->   Operation 118 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln51 = store i11 %sum_2, i14 %out_image_x_addr" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 119 'store' 'store_ln51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 15876> <RAM>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln40 = br void %VITIS_LOOP_43_3" [HLS_Convolution/sources/conv2d.c:40]   --->   Operation 120 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_image_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_image]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                     (alloca           ) [ 0111111111000000000000]
row                     (alloca           ) [ 0110000000000000000000]
indvar_flatten          (alloca           ) [ 0100000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000]
in_image_read           (read             ) [ 0010000000000000000000]
store_ln0               (store            ) [ 0000000000000000000000]
store_ln39              (store            ) [ 0000000000000000000000]
store_ln40              (store            ) [ 0000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000000]
indvar_flatten_load     (load             ) [ 0000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000]
icmp_ln39               (icmp             ) [ 0111111111111000000000]
add_ln39_1              (add              ) [ 0000000000000000000000]
br_ln39                 (br               ) [ 0000000000000000000000]
col_load                (load             ) [ 0000000000000000000000]
row_load                (load             ) [ 0000000000000000000000]
add_ln39                (add              ) [ 0000000000000000000000]
icmp_ln40               (icmp             ) [ 0000000000000000000000]
select_ln39             (select           ) [ 0111111111111111111110]
select_ln39_1           (select           ) [ 0111111111111111111110]
store_ln39              (store            ) [ 0000000000000000000000]
add_ln                  (bitconcatenate   ) [ 0000000000000000000000]
add_ln43_cast           (zext             ) [ 0000000000000000000000]
empty                   (add              ) [ 0000000000000000000000]
gmem_addr               (getelementptr    ) [ 0111111111111100000000]
tmp2                    (add              ) [ 0000000000000000000000]
tmp2_cast               (zext             ) [ 0000000000000000000000]
empty_25                (add              ) [ 0000000000000000000000]
gmem_addr_1             (getelementptr    ) [ 0111111111111111100000]
tmp3                    (add              ) [ 0000000000000000000000]
tmp3_cast               (zext             ) [ 0000000000000000000000]
empty_28                (add              ) [ 0000000000000000000000]
gmem_addr_2             (getelementptr    ) [ 0111111111111111111100]
store_ln39              (store            ) [ 0000000000000000000000]
add_ln40                (add              ) [ 0000000000000000000000]
store_ln40              (store            ) [ 0000000000000000000000]
empty_23                (readreq          ) [ 0000000000000000000000]
sum                     (read             ) [ 0101111111001111111100]
empty_24                (read             ) [ 0000000000000000000000]
gmem_addr_read          (read             ) [ 0100011111000011111100]
empty_26                (readreq          ) [ 0000000000000000000000]
gmem_addr_1_read        (read             ) [ 0110001111000001111110]
empty_27                (read             ) [ 0000000000000000000000]
gmem_addr_1_read_1      (read             ) [ 0110000011000000011110]
empty_29                (readreq          ) [ 0000000000000000000000]
gmem_addr_2_read        (read             ) [ 0110000001000000001110]
empty_30                (read             ) [ 0000000000000000000000]
zext_ln41               (zext             ) [ 0000000000000000000000]
gmem_addr_read_1_cast   (zext             ) [ 0000000000000000000000]
gmem_addr_2_read_1      (read             ) [ 0010000000000000000010]
sub_ln47                (sub              ) [ 0010000000000000000010]
p_shl                   (bitconcatenate   ) [ 0000000000000000000000]
tmp                     (bitconcatenate   ) [ 0000000000000000000000]
zext_ln51               (zext             ) [ 0000000000000000000000]
sub_ln51                (sub              ) [ 0000000000000000000000]
zext_ln51_1             (zext             ) [ 0000000000000000000000]
add_ln51                (add              ) [ 0001000000000000000001]
zext_ln47               (zext             ) [ 0000000000000000000000]
gmem_addr_1_read_1_cast (zext             ) [ 0000000000000000000000]
zext_ln47_1             (zext             ) [ 0000000000000000000000]
gmem_addr_2_read_1_cast (zext             ) [ 0000000000000000000000]
tmp6                    (sub              ) [ 0000000000000000000000]
tmp_1                   (bitconcatenate   ) [ 0000000000000000000000]
sext_ln47_1             (sext             ) [ 0000000000000000000000]
sext_ln47               (sext             ) [ 0000000000000000000000]
add_ln47                (add              ) [ 0000000000000000000000]
sub_ln47_1              (sub              ) [ 0000000000000000000000]
sext_ln47_2             (sext             ) [ 0000000000000000000000]
sum_2                   (add              ) [ 0001000000000000000001]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000]
zext_ln51_2             (zext             ) [ 0000000000000000000000]
out_image_x_addr        (getelementptr    ) [ 0000000000000000000000]
specpipeline_ln40       (specpipeline     ) [ 0000000000000000000000]
store_ln51              (store            ) [ 0000000000000000000000]
br_ln40                 (br               ) [ 0000000000000000000000]
ret_ln0                 (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_image_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_image">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_39_1_VITIS_LOOP_40_2_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="col_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="row_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="in_image_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_image_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_readreq_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="1"/>
<pin id="91" dir="0" index="2" bw="3" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_23/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_readreq_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="4"/>
<pin id="98" dir="0" index="2" bw="3" slack="0"/>
<pin id="99" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_26/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_readreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="7"/>
<pin id="105" dir="0" index="2" bw="3" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_29/9 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="9"/>
<pin id="112" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum/11 empty_24/12 gmem_addr_read/13 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="12"/>
<pin id="117" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/14 empty_27/15 gmem_addr_1_read_1/16 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_read_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="15"/>
<pin id="122" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/17 empty_30/18 gmem_addr_2_read_1/19 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_image_x_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="14" slack="0"/>
<pin id="128" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_x_addr/21 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln51_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="14" slack="0"/>
<pin id="133" dir="0" index="1" bw="11" slack="1"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/21 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="14" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln39_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="7" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln40_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="7" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="0"/>
<pin id="154" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln39_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="14" slack="0"/>
<pin id="157" dir="0" index="1" bw="10" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln39_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="col_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="row_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln39_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln40_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="2" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="select_ln39_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln39_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln39_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="14" slack="0"/>
<pin id="203" dir="0" index="1" bw="14" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="14" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="1"/>
<pin id="209" dir="0" index="2" bw="7" slack="1"/>
<pin id="210" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln43_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="14" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln43_cast/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="empty_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="14" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="1"/>
<pin id="219" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="gmem_addr_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="14" slack="0"/>
<pin id="229" dir="0" index="1" bw="9" slack="0"/>
<pin id="230" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp2_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="14" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="empty_25_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="1"/>
<pin id="240" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_25/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="gmem_addr_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp3_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="14" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="empty_28_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="1"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_28/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="gmem_addr_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln39_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="1"/>
<pin id="271" dir="0" index="1" bw="7" slack="1"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln40_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="8"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/9 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln40_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="7" slack="8"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/9 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln41_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="8"/>
<pin id="285" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/19 "/>
</bind>
</comp>

<comp id="286" class="1004" name="gmem_addr_read_1_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="6"/>
<pin id="288" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gmem_addr_read_1_cast/19 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sub_ln47_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln47/19 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_shl_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="14" slack="0"/>
<pin id="297" dir="0" index="1" bw="7" slack="19"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/20 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="7" slack="19"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/20 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln51_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/20 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sub_ln51_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="14" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln51/20 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln51_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="19"/>
<pin id="321" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/20 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln51_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="14" slack="0"/>
<pin id="324" dir="0" index="1" bw="7" slack="0"/>
<pin id="325" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/20 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln47_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="6"/>
<pin id="330" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/20 "/>
</bind>
</comp>

<comp id="331" class="1004" name="gmem_addr_1_read_1_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="4"/>
<pin id="333" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gmem_addr_1_read_1_cast/20 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln47_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="3"/>
<pin id="336" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/20 "/>
</bind>
</comp>

<comp id="337" class="1004" name="gmem_addr_2_read_1_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gmem_addr_2_read_1_cast/20 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp6_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp6/20 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="0" index="1" bw="9" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/20 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln47_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="0"/>
<pin id="356" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_1/20 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln47_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="1"/>
<pin id="360" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/20 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln47_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/20 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sub_ln47_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln47_1/20 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln47_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_2/20 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sum_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="0" index="1" bw="10" slack="0"/>
<pin id="380" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2/20 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln51_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="14" slack="1"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_2/21 "/>
</bind>
</comp>

<comp id="387" class="1005" name="col_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="394" class="1005" name="row_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="0"/>
<pin id="396" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="401" class="1005" name="indvar_flatten_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="14" slack="0"/>
<pin id="403" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="408" class="1005" name="in_image_read_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_image_read "/>
</bind>
</comp>

<comp id="415" class="1005" name="icmp_ln39_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="419" class="1005" name="select_ln39_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="1"/>
<pin id="421" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39 "/>
</bind>
</comp>

<comp id="426" class="1005" name="select_ln39_1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="1"/>
<pin id="428" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="gmem_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="1"/>
<pin id="436" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="gmem_addr_1_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="4"/>
<pin id="442" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="446" class="1005" name="gmem_addr_2_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="7"/>
<pin id="448" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="452" class="1005" name="sum_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="8"/>
<pin id="454" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="457" class="1005" name="gmem_addr_read_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="6"/>
<pin id="459" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="462" class="1005" name="gmem_addr_1_read_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="6"/>
<pin id="464" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="467" class="1005" name="gmem_addr_1_read_1_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="4"/>
<pin id="469" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="gmem_addr_2_read_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="3"/>
<pin id="474" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="477" class="1005" name="gmem_addr_2_read_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="1"/>
<pin id="479" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="sub_ln47_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="1"/>
<pin id="484" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln47 "/>
</bind>
</comp>

<comp id="487" class="1005" name="add_ln51_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="14" slack="1"/>
<pin id="489" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

<comp id="492" class="1005" name="sum_2_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="1"/>
<pin id="494" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="46" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="48" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="48" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="107"><net_src comp="46" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="48" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="50" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="50" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="66" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="167" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="167" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="198"><net_src comp="179" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="173" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="170" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="161" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="206" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="206" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="206" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="0" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="28" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="52" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="312"><net_src comp="302" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="295" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="309" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="326"><net_src comp="313" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="344"><net_src comp="328" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="331" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="56" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="340" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="54" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="334" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="337" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="354" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="383" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="390"><net_src comp="70" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="397"><net_src comp="74" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="404"><net_src comp="78" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="411"><net_src comp="82" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="418"><net_src comp="155" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="185" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="429"><net_src comp="193" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="437"><net_src comp="221" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="443"><net_src comp="242" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="449"><net_src comp="263" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="455"><net_src comp="109" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="460"><net_src comp="109" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="465"><net_src comp="114" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="470"><net_src comp="114" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="475"><net_src comp="119" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="480"><net_src comp="119" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="485"><net_src comp="289" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="490"><net_src comp="322" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="495"><net_src comp="377" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="131" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_image_x | {21 }
 - Input state : 
	Port: conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 : gmem | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
	Port: conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 : in_image | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln39 : 1
		store_ln40 : 1
		indvar_flatten_load : 1
		icmp_ln39 : 2
		add_ln39_1 : 2
		br_ln39 : 3
		col_load : 1
		row_load : 1
		add_ln39 : 2
		icmp_ln40 : 2
		select_ln39 : 3
		select_ln39_1 : 3
		store_ln39 : 3
	State 2
		add_ln43_cast : 1
		empty : 2
		gmem_addr : 3
		tmp2 : 1
		tmp2_cast : 2
		empty_25 : 3
		gmem_addr_1 : 4
		tmp3 : 1
		tmp3_cast : 2
		empty_28 : 3
		gmem_addr_2 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		store_ln40 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		sub_ln47 : 1
	State 20
		zext_ln51 : 1
		sub_ln51 : 2
		add_ln51 : 3
		tmp6 : 1
		tmp_1 : 2
		sext_ln47_1 : 3
		add_ln47 : 1
		sub_ln47_1 : 2
		sext_ln47_2 : 3
		sum_2 : 4
	State 21
		out_image_x_addr : 1
		store_ln51 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        add_ln39_1_fu_161       |    0    |    17   |
|          |         add_ln39_fu_173        |    0    |    14   |
|          |          empty_fu_216          |    0    |    71   |
|          |           tmp2_fu_227          |    0    |    17   |
|          |         empty_25_fu_237        |    0    |    71   |
|    add   |           tmp3_fu_248          |    0    |    17   |
|          |         empty_28_fu_258        |    0    |    71   |
|          |         add_ln40_fu_273        |    0    |    14   |
|          |         add_ln51_fu_322        |    0    |    14   |
|          |         add_ln47_fu_361        |    0    |    9    |
|          |          sum_2_fu_377          |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |         sub_ln47_fu_289        |    0    |    15   |
|    sub   |         sub_ln51_fu_313        |    0    |    14   |
|          |           tmp6_fu_340          |    0    |    15   |
|          |        sub_ln47_1_fu_367       |    0    |    10   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln39_fu_155        |    0    |    17   |
|          |        icmp_ln40_fu_179        |    0    |    14   |
|----------|--------------------------------|---------|---------|
|  select  |       select_ln39_fu_185       |    0    |    7    |
|          |      select_ln39_1_fu_193      |    0    |    7    |
|----------|--------------------------------|---------|---------|
|          |    in_image_read_read_fu_82    |    0    |    0    |
|   read   |         grp_read_fu_109        |    0    |    0    |
|          |         grp_read_fu_114        |    0    |    0    |
|          |         grp_read_fu_119        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        grp_readreq_fu_88       |    0    |    0    |
|  readreq |        grp_readreq_fu_95       |    0    |    0    |
|          |       grp_readreq_fu_102       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          add_ln_fu_206         |    0    |    0    |
|bitconcatenate|          p_shl_fu_295          |    0    |    0    |
|          |           tmp_fu_302           |    0    |    0    |
|          |          tmp_1_fu_346          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |      add_ln43_cast_fu_212      |    0    |    0    |
|          |        tmp2_cast_fu_233        |    0    |    0    |
|          |        tmp3_cast_fu_254        |    0    |    0    |
|          |        zext_ln41_fu_283        |    0    |    0    |
|          |  gmem_addr_read_1_cast_fu_286  |    0    |    0    |
|   zext   |        zext_ln51_fu_309        |    0    |    0    |
|          |       zext_ln51_1_fu_319       |    0    |    0    |
|          |        zext_ln47_fu_328        |    0    |    0    |
|          | gmem_addr_1_read_1_cast_fu_331 |    0    |    0    |
|          |       zext_ln47_1_fu_334       |    0    |    0    |
|          | gmem_addr_2_read_1_cast_fu_337 |    0    |    0    |
|          |       zext_ln51_2_fu_383       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       sext_ln47_1_fu_354       |    0    |    0    |
|   sext   |        sext_ln47_fu_358        |    0    |    0    |
|          |       sext_ln47_2_fu_373       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   427   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln51_reg_487     |   14   |
|        col_reg_387       |    7   |
|gmem_addr_1_read_1_reg_467|    8   |
| gmem_addr_1_read_reg_462 |    8   |
|    gmem_addr_1_reg_440   |    8   |
|gmem_addr_2_read_1_reg_477|    8   |
| gmem_addr_2_read_reg_472 |    8   |
|    gmem_addr_2_reg_446   |    8   |
|  gmem_addr_read_reg_457  |    8   |
|     gmem_addr_reg_434    |    8   |
|     icmp_ln39_reg_415    |    1   |
|   in_image_read_reg_408  |   64   |
|  indvar_flatten_reg_401  |   14   |
|        row_reg_394       |    7   |
|   select_ln39_1_reg_426  |    7   |
|    select_ln39_reg_419   |    7   |
|     sub_ln47_reg_482     |    9   |
|       sum_2_reg_492      |   11   |
|        sum_reg_452       |    8   |
+--------------------------+--------+
|           Total          |   213  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   427  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   213  |    -   |
+-----------+--------+--------+
|   Total   |   213  |   427  |
+-----------+--------+--------+
