
*** Running vivado
    with args -log uart_recv.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_recv.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source uart_recv.tcl -notrace
Command: synth_design -top uart_recv -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9348 
ERROR: [Synth 8-2715] syntax error near <= [D:/VerilogFile/uart_recv/uart_recv.srcs/sources_1/new/uart_recv.v:73]
ERROR: [Synth 8-1873] declarations not allowed in unnamed block [D:/VerilogFile/uart_recv/uart_recv.srcs/sources_1/new/uart_recv.v:72]
ERROR: [Synth 8-993] bit is an unknown type [D:/VerilogFile/uart_recv/uart_recv.srcs/sources_1/new/uart_recv.v:73]
INFO: [Synth 8-2350] module uart_recv ignored due to previous errors [D:/VerilogFile/uart_recv/uart_recv.srcs/sources_1/new/uart_recv.v:23]
Failed to read verilog 'D:/VerilogFile/uart_recv/uart_recv.srcs/sources_1/new/uart_recv.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 14:06:32 2024...
