{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753318344143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753318344143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 23 21:52:24 2025 " "Processing started: Wed Jul 23 21:52:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753318344143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318344143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i_mem_test -c i_mem_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off i_mem_test -c i_mem_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318344143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753318344404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753318344404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753318350335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318350335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem_test.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem_test " "Found entity 1: i_mem_test" {  } { { "i_mem_test.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem_test.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753318350336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318350336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i_mem_test " "Elaborating entity \"i_mem_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753318350350 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "------------------------------------------- i_mem_test.v(19) " "Verilog HDL Display System Task info at i_mem_test.v(19): -------------------------------------------" {  } { { "i_mem_test.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem_test.v" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318350351 "|i_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "INICIANDO TESTE DA MEMÓRIA DE INSTRUÇÃO i_mem_test.v(20) " "Verilog HDL Display System Task info at i_mem_test.v(20): INICIANDO TESTE DA MEMÓRIA DE INSTRUÇÃO" {  } { { "i_mem_test.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem_test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318350351 "|i_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "------------------------------------------- i_mem_test.v(21) " "Verilog HDL Display System Task info at i_mem_test.v(21): -------------------------------------------" {  } { { "i_mem_test.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem_test.v" 21 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318350351 "|i_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Tempo=10ns, Lendo Endereço 0x00000000 i_mem_test.v(27) " "Verilog HDL Display System Task info at i_mem_test.v(27): Tempo=10ns, Lendo Endereço 0x00000000" {  } { { "i_mem_test.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem_test.v" 27 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318350351 "|i_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   >> Saída da Instrução: 0x00000000 i_mem_test.v(28) " "Verilog HDL Display System Task info at i_mem_test.v(28):    >> Saída da Instrução: 0x00000000" {  } { { "i_mem_test.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem_test.v" 28 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318350351 "|i_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   >> SUCESSO: O valor lido está correto! i_mem_test.v(32) " "Verilog HDL Display System Task info at i_mem_test.v(32):    >> SUCESSO: O valor lido está correto!" {  } { { "i_mem_test.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem_test.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318350351 "|i_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   >> FALHA: O valor lido está INCORRETO ou é 'x'! i_mem_test.v(34) " "Verilog HDL Display System Task info at i_mem_test.v(34):    >> FALHA: O valor lido está INCORRETO ou é 'x'!" {  } { { "i_mem_test.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem_test.v" 34 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318350351 "|i_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\nTempo=30ns, Lendo Endereço 0x00000004 i_mem_test.v(41) " "Verilog HDL Display System Task info at i_mem_test.v(41): \\nTempo=30ns, Lendo Endereço 0x00000004" {  } { { "i_mem_test.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem_test.v" 41 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318350351 "|i_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   >> Saída da Instrução: 0x00000000 i_mem_test.v(42) " "Verilog HDL Display System Task info at i_mem_test.v(42):    >> Saída da Instrução: 0x00000000" {  } { { "i_mem_test.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem_test.v" 42 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318350351 "|i_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   (É esperado 'x' aqui, pois só inicializamos a posição 0) i_mem_test.v(43) " "Verilog HDL Display System Task info at i_mem_test.v(43):    (É esperado 'x' aqui, pois só inicializamos a posição 0)" {  } { { "i_mem_test.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem_test.v" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318350351 "|i_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\n------------------------------------------- i_mem_test.v(45) " "Verilog HDL Display System Task info at i_mem_test.v(45): \\n-------------------------------------------" {  } { { "i_mem_test.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem_test.v" 45 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318350351 "|i_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "TESTE FINALIZADO. i_mem_test.v(46) " "Verilog HDL Display System Task info at i_mem_test.v(46): TESTE FINALIZADO." {  } { { "i_mem_test.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem_test.v" 46 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318350351 "|i_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "------------------------------------------- i_mem_test.v(47) " "Verilog HDL Display System Task info at i_mem_test.v(47): -------------------------------------------" {  } { { "i_mem_test.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem_test.v" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318350351 "|i_mem_test"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "i_mem_test.v(48) " "Verilog HDL warning at i_mem_test.v(48): ignoring unsupported system task" {  } { { "i_mem_test.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem_test.v" 48 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1753318350351 "|i_mem_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:unit_under_test " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:unit_under_test\"" {  } { { "i_mem_test.v" "unit_under_test" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem_test.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753318350351 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.data_a 0 i_mem.v(12) " "Net \"memoria_ROM.data_a\" at i_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753318350352 "|i_mem_test|i_mem:unit_under_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.waddr_a 0 i_mem.v(12) " "Net \"memoria_ROM.waddr_a\" at i_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753318350352 "|i_mem_test|i_mem:unit_under_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.we_a 0 i_mem.v(12) " "Net \"memoria_ROM.we_a\" at i_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753318350352 "|i_mem_test|i_mem:unit_under_test"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1753318350582 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753318350667 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 23 21:52:30 2025 " "Processing ended: Wed Jul 23 21:52:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753318350667 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753318350667 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753318350667 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753318350667 ""}
