#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00831F88 .scope module, "cpu_tb" "cpu_tb" 2 1;
 .timescale 0 0;
v008411D0_0 .var "CLK", 0 0;
v008412D8_0 .var "INSTRUCTION", 31 0;
v00841120_0 .net "PC", 31 0, v008408E0_0; 1 drivers
v00841280_0 .var "RESET", 0 0;
v00841018 .array "instr_mem", 0 1023, 7 0;
S_00831B48 .scope module, "mycpu" "cpu" 2 42, 2 71, S_00831F88;
 .timescale 0 0;
v00840AF0_0 .var "ALUOP", 2 0;
v00840518_0 .net "ALURESULT", 7 0, v00840078_0; 1 drivers
v00840678_0 .net "CLK", 0 0, v008411D0_0; 1 drivers
v00840990_0 .var "IMMEDIATE_VAL", 7 0;
v008406D0_0 .var "IN", 7 0;
v00840780_0 .var "INADD", 2 0;
v00840CA8_0 .net "INSTRUCTION", 31 0, v008412D8_0; 1 drivers
v008407D8_0 .var "OPCODE", 7 0;
v00840830_0 .net "OUT1", 7 0, L_00849930; 1 drivers
v00840888_0 .net "OUT2", 7 0, L_00849C08; 1 drivers
v00840570_0 .var "OUTADD1", 2 0;
v00840DB0_0 .var "OUTADD2", 2 0;
v008408E0_0 .var "PC", 31 0;
v008405C8_0 .net "RESET", 0 0, v00841280_0; 1 drivers
v00840BA0_0 .var "WRITE", 0 0;
v00840938_0 .var "immediate", 0 0;
v00840BF8_0 .net "minus_num", 7 0, v0083FE10_0; 1 drivers
v00840D00_0 .net "mux_out1", 7 0, v0083FDB8_0; 1 drivers
v00840D58_0 .net "mux_out2", 7 0, v00840180_0; 1 drivers
v00840FC0_0 .net "next_PC", 31 0, v00840468_0; 1 drivers
v00841228_0 .var "sub", 0 0;
E_00834498 .event edge, v00840078_0;
E_008342D8 .event edge, v00840CA8_0;
S_00832010 .scope module, "pc" "pc_update" 2 86, 2 195, S_00831B48;
 .timescale 0 0;
v00840468_0 .var "next_pc", 31 0;
v008404C0_0 .alias "pc_in", 31 0, v00841120_0;
E_00834778 .event edge, v008404C0_0;
S_00831F00 .scope module, "myregister" "reg_file" 2 164, 2 316, S_00831B48;
 .timescale 0 0;
L_00849930/d .functor BUFZ 8, L_00841070, C4<00000000>, C4<00000000>, C4<00000000>;
L_00849930 .delay (2,2,2) L_00849930/d;
L_00849C08/d .functor BUFZ 8, L_00841178, C4<00000000>, C4<00000000>, C4<00000000>;
L_00849C08 .delay (2,2,2) L_00849C08/d;
v0083FE68_0 .alias "CLK", 0 0, v00840678_0;
v0083FEC0_0 .net "IN", 7 0, v008406D0_0; 1 drivers
v008409E8_0 .net "INADDRESS", 2 0, v00840780_0; 1 drivers
v00840A40_0 .alias "OUT1", 7 0, v00840830_0;
v00840C50_0 .net "OUT1ADDRESS", 2 0, v00840570_0; 1 drivers
v00840620_0 .alias "OUT2", 7 0, v00840888_0;
v00840E08_0 .net "OUT2ADDRESS", 2 0, v00840DB0_0; 1 drivers
v00840728_0 .alias "RESET", 0 0, v008405C8_0;
v00840A98 .array "Registers", 7 0, 7 0;
v00840B48_0 .net "WRITE", 0 0, v00840BA0_0; 1 drivers
v008403B8_0 .net *"_s0", 7 0, L_00841070; 1 drivers
v00840360_0 .net *"_s4", 7 0, L_00841178; 1 drivers
v00840410_0 .var/i "i", 31 0;
E_008346D8 .event posedge, v0083FE68_0;
L_00841070 .array/port v00840A98, v00840570_0;
L_00841178 .array/port v00840A98, v00840DB0_0;
S_00832890 .scope module, "num" "minus_val" 2 176, 2 208, S_00831B48;
 .timescale 0 0;
v0083FF70_0 .alias "DATA", 7 0, v00840888_0;
v0083FE10_0 .var "RESULT", 7 0;
E_008344B8 .event edge, v0083FCB0_0;
S_00832780 .scope module, "mymux1" "mux" 2 179, 2 222, S_00831B48;
 .timescale 0 0;
v0083FF18_0 .alias "in1", 7 0, v00840BF8_0;
v0083FCB0_0 .alias "in2", 7 0, v00840888_0;
v0083FDB8_0 .var "out", 7 0;
v0083FFC8_0 .net "sel", 0 0, v00841228_0; 1 drivers
E_00834338 .event edge, v0083FFC8_0, v0083FCB0_0, v0083FBA8_0;
S_008326F8 .scope module, "mymux2" "mux" 2 181, 2 222, S_00831B48;
 .timescale 0 0;
v00840288_0 .net "in1", 7 0, v00840990_0; 1 drivers
v0083FBA8_0 .alias "in2", 7 0, v00840BF8_0;
v00840180_0 .var "out", 7 0;
v0083FC58_0 .net "sel", 0 0, v00840938_0; 1 drivers
E_00834318 .event edge, v0083FC58_0, v0083FBA8_0, v00840288_0;
S_00831C58 .scope module, "alu" "ALU" 2 184, 2 245, S_00831B48;
 .timescale 0 0;
v00840230_0 .alias "DATA1", 7 0, v00840830_0;
v008400D0_0 .alias "DATA2", 7 0, v00840D58_0;
v00840078_0 .var "RESULT", 7 0;
v00840020_0 .net "SELECT", 2 0, v00840AF0_0; 1 drivers
v0083FD08_0 .net "add_out", 7 0, L_00840E60; 1 drivers
v00840128_0 .net "and_out", 7 0, L_00849968; 1 drivers
v0083FD60_0 .net "fwd_out", 7 0, L_008497A8; 1 drivers
v0083FC00_0 .net "or_out", 7 0, L_00849D90; 1 drivers
E_00834158/0 .event edge, v00840020_0, v008401D8_0, v00845958_0, v011BE988_0;
E_00834158/1 .event edge, v0084BCB8_0;
E_00834158 .event/or E_00834158/0, E_00834158/1;
S_00832808 .scope module, "fwd" "FORWARD" 2 255, 2 275, S_00831C58;
 .timescale 0 0;
L_008497A8/d .functor BUFZ 8, v00840180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_008497A8 .delay (1,1,1) L_008497A8/d;
v0083FB50_0 .alias "DATA2", 7 0, v00840D58_0;
v008401D8_0 .alias "fwd_out", 7 0, v0083FD60_0;
S_008324D8 .scope module, "add" "ADD" 2 256, 2 284, S_00831C58;
 .timescale 0 0;
v011BE9E0_0 .alias "DATA1", 7 0, v00840830_0;
v011BEA38_0 .alias "DATA2", 7 0, v00840D58_0;
v00845958_0 .alias "add_out", 7 0, v0083FD08_0;
L_00840E60 .delay (2,2,2) L_00840E60/d;
L_00840E60/d .arith/sum 8, L_00849930, v00840180_0;
S_00832670 .scope module, "and_" "AND" 2 257, 2 294, S_00831C58;
 .timescale 0 0;
L_00849968/d .functor AND 8, L_00849930, v00840180_0, C4<11111111>, C4<11111111>;
L_00849968 .delay (1,1,1) L_00849968/d;
v0084BD10_0 .alias "DATA1", 7 0, v00840830_0;
v0084BD68_0 .alias "DATA2", 7 0, v00840D58_0;
v011BE988_0 .alias "and_out", 7 0, v00840128_0;
S_008321A8 .scope module, "or_" "OR" 2 258, 2 305, S_00831C58;
 .timescale 0 0;
L_00849D90/d .functor OR 8, L_00849930, v00840180_0, C4<00000000>, C4<00000000>;
L_00849D90 .delay (1,1,1) L_00849D90/d;
v00835950_0 .alias "DATA1", 7 0, v00840830_0;
v00838210_0 .alias "DATA2", 7 0, v00840D58_0;
v0084BCB8_0 .alias "or_out", 7 0, v0083FC00_0;
    .scope S_00832010;
T_0 ;
    %wait E_00834778;
    %load/v 8, v008404C0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %set/v v00840468_0, 8, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00831F00;
T_1 ;
    %wait E_008346D8;
    %load/v 8, v00840B48_0, 1;
    %load/v 9, v00840728_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %delay 1, 0;
    %load/v 8, v0083FEC0_0, 8;
    %ix/getv 3, v008409E8_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00840A98, 0, 8;
t_0 ;
T_1.0 ;
    %load/v 8, v00840728_0, 1;
    %jmp/0xz  T_1.2, 8;
    %delay 1, 0;
    %set/v v00840410_0, 0, 32;
T_1.4 ;
    %load/v 8, v00840410_0, 32;
   %cmpi/s 8, 8, 32;
    %jmp/0xz T_1.5, 5;
    %ix/getv/s 3, v00840410_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00840A98, 0, 0;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v00840410_0, 32;
    %set/v v00840410_0, 8, 32;
    %jmp T_1.4;
T_1.5 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00831F00;
T_2 ;
    %delay 100, 0;
    %vpi_call 2 348 "$display", $time, "%d %d %d %d %d %d %d %d\012", &A<v00840A98, 0>, &A<v00840A98, 1>, &A<v00840A98, 2>, &A<v00840A98, 3>, &A<v00840A98, 4>, &A<v00840A98, 5>, &A<v00840A98, 6>, &A<v00840A98, 7>;
    %end;
    .thread T_2;
    .scope S_00832890;
T_3 ;
    %wait E_008344B8;
    %delay 1, 0;
    %load/v 8, v0083FF70_0, 8;
    %mov 16, 0, 24;
    %inv 8, 32;
    %addi 8, 1, 32;
    %set/v v0083FE10_0, 8, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00832780;
T_4 ;
    %wait E_00834338;
    %load/v 8, v0083FFC8_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v0083FF18_0, 8;
    %set/v v0083FDB8_0, 8, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0083FCB0_0, 8;
    %set/v v0083FDB8_0, 8, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_008326F8;
T_5 ;
    %wait E_00834318;
    %load/v 8, v0083FC58_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v00840288_0, 8;
    %set/v v00840180_0, 8, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0083FBA8_0, 8;
    %set/v v00840180_0, 8, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00831C58;
T_6 ;
    %wait E_00834158;
    %load/v 8, v00840020_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_6.3, 6;
    %ix/load 0, 8, 0;
    %assign/v0 v00840078_0, 0, 0;
    %jmp T_6.5;
T_6.0 ;
    %load/v 8, v0083FD60_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00840078_0, 0, 8;
    %jmp T_6.5;
T_6.1 ;
    %load/v 8, v0083FD08_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00840078_0, 0, 8;
    %jmp T_6.5;
T_6.2 ;
    %load/v 8, v00840128_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00840078_0, 0, 8;
    %jmp T_6.5;
T_6.3 ;
    %load/v 8, v0083FC00_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00840078_0, 0, 8;
    %jmp T_6.5;
T_6.5 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00831B48;
T_7 ;
    %wait E_008346D8;
    %load/v 8, v008405C8_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v008408E0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %delay 1, 0;
    %load/v 8, v00840FC0_0, 32;
    %set/v v008408E0_0, 8, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00831B48;
T_8 ;
    %wait E_008342D8;
    %delay 1, 0;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.0, 4;
    %load/x1p 8, v00840CA8_0, 8;
    %jmp T_8.1;
T_8.0 ;
    %mov 8, 2, 8;
T_8.1 ;
; Save base=8 wid=8 in lookaside.
    %set/v v008407D8_0, 8, 8;
    %load/v 8, v008407D8_0, 8;
    %cmpi/u 8, 0, 8;
    %jmp/1 T_8.2, 6;
    %cmpi/u 8, 1, 8;
    %jmp/1 T_8.3, 6;
    %cmpi/u 8, 2, 8;
    %jmp/1 T_8.4, 6;
    %cmpi/u 8, 3, 8;
    %jmp/1 T_8.5, 6;
    %cmpi/u 8, 4, 8;
    %jmp/1 T_8.6, 6;
    %cmpi/u 8, 5, 8;
    %jmp/1 T_8.7, 6;
    %set/v v00840BA0_0, 0, 1;
    %set/v v00840AF0_0, 1, 3;
    %set/v v00841228_0, 0, 1;
    %set/v v00840938_0, 0, 1;
    %jmp T_8.9;
T_8.2 ;
    %set/v v00840BA0_0, 1, 1;
    %set/v v00840AF0_0, 0, 3;
    %set/v v00841228_0, 0, 1;
    %set/v v00840938_0, 1, 1;
    %jmp T_8.9;
T_8.3 ;
    %set/v v00840BA0_0, 1, 1;
    %set/v v00840AF0_0, 0, 3;
    %set/v v00841228_0, 0, 1;
    %set/v v00840938_0, 0, 1;
    %jmp T_8.9;
T_8.4 ;
    %set/v v00840BA0_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v00840AF0_0, 8, 3;
    %set/v v00841228_0, 0, 1;
    %set/v v00840938_0, 0, 1;
    %jmp T_8.9;
T_8.5 ;
    %set/v v00840BA0_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v00840AF0_0, 8, 3;
    %set/v v00841228_0, 1, 1;
    %set/v v00840938_0, 0, 1;
    %jmp T_8.9;
T_8.6 ;
    %set/v v00840BA0_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v00840AF0_0, 8, 3;
    %set/v v00841228_0, 0, 1;
    %set/v v00840938_0, 0, 1;
    %jmp T_8.9;
T_8.7 ;
    %set/v v00840BA0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v00840AF0_0, 8, 3;
    %set/v v00841228_0, 0, 1;
    %set/v v00840938_0, 0, 1;
    %jmp T_8.9;
T_8.9 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00831B48;
T_9 ;
    %wait E_008342D8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.0, 4;
    %load/x1p 8, v00840CA8_0, 3;
    %jmp T_9.1;
T_9.0 ;
    %mov 8, 2, 3;
T_9.1 ;
; Save base=8 wid=3 in lookaside.
    %set/v v00840780_0, 8, 3;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.2, 4;
    %load/x1p 8, v00840CA8_0, 3;
    %jmp T_9.3;
T_9.2 ;
    %mov 8, 2, 3;
T_9.3 ;
; Save base=8 wid=3 in lookaside.
    %set/v v00840570_0, 8, 3;
    %load/v 8, v00840CA8_0, 3; Only need 3 of 32 bits
; Save base=8 wid=3 in lookaside.
    %set/v v00840DB0_0, 8, 3;
    %load/v 8, v00840CA8_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %set/v v00840990_0, 8, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00831B48;
T_10 ;
    %wait E_00834498;
    %load/v 8, v00840518_0, 8;
    %set/v v008406D0_0, 8, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00831F88;
T_11 ;
    %wait E_00834778;
    %delay 2, 0;
    %ix/getv 3, v00841120_0;
    %load/av 8, v00841018, 8;
    %ix/load 0, 1, 0;
    %load/vp0 40, v00841120_0, 32;
    %ix/get 3, 40, 32;
    %load/av 16, v00841018, 8;
    %ix/load 0, 2, 0;
    %load/vp0 40, v00841120_0, 32;
    %ix/get 3, 40, 32;
    %load/av 24, v00841018, 8;
    %ix/load 0, 3, 0;
    %load/vp0 40, v00841120_0, 32;
    %ix/get 3, 40, 32;
    %load/av 32, v00841018, 8;
    %set/v v008412D8_0, 8, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00831F88;
T_12 ;
    %vpi_call 2 34 "$readmemb", "instr_mem.mem", v00841018;
    %end;
    .thread T_12;
    .scope S_00831F88;
T_13 ;
    %vpi_call 2 48 "$dumpfile", "cpu_wavedata.vcd";
    %vpi_call 2 49 "$dumpvars", 1'sb0, S_00831F88;
    %set/v v008411D0_0, 0, 1;
    %set/v v00841280_0, 0, 1;
    %delay 2, 0;
    %set/v v00841280_0, 1, 1;
    %delay 4, 0;
    %set/v v00841280_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 60 "$finish";
    %end;
    .thread T_13;
    .scope S_00831F88;
T_14 ;
    %delay 4, 0;
    %load/v 8, v008411D0_0, 1;
    %inv 8, 1;
    %set/v v008411D0_0, 8, 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cpu.v";
