--- 
# information
project: 
  title: "SiLife"
  description: "Game of Life, in Silicon"
  picture: docs/silife.png
  author: "Uri Shaked"
  license: LICENSE
  waive_caravel: 'old test for Pico based SoC'
  waive_formal: 'logic loop detected'

# optional interfaces you want to use: gpio, la1, la2, la3, irq, clk2, wishbone & openram
interfaces: ['la1', 'gpio', 'wishbone']

# test within caravel
caravel_test:
  recipe: "coco_test"
  gl_recipe: "coco_test_gl"
  directory: "caravel_silife_test"
  id: 4
  module_name: "wrapped_silife"
  instance_name: "wrapped_silife"

# module test
module_test:
  recipe: "all" 
  directory: "silife"
  makefile: "Makefile"

# run the wrapper formal proof
wrapper_proof:
  directory: "."
  sby: "properties.sby"

# openlane config, used in case I need to re-harden
openlane:
  config: "config.tcl"

# source required for various configs and module instantiation
source:
    - wrapper.v
    - silife/src/buf_reg.v
    - silife/src/cell.v
    - silife/src/grid_32x32.v
    - silife/src/grid_loader.v
    - silife/src/grid_sync.v
    - silife/src/grid_sync_edge.v
    - silife/src/grid_trng_loader.v
    - silife/src/grid_wishbone.v
    - silife/src/spi_master.v
    - silife/src/max7219.v
    - silife/src/trng.v
    - silife/src/silife.v

# gds - check nothing on metal 5, DRC & LVS
final:
  directory: "final"
  gds_filename: "wrapped_silife.gds"
  lvs_filename: "wrapped_silife.lvs.powered.v"
  lef_filename: "wrapped_silife.lef"
