Start time: 11:12:48 on Sep 14,2025
qverilog RCAF.v 
-- Compiling module RCAF

Top level modules:
	RCAF
# vsim -lib work work.RCAF -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.RCAF(fast)
# run -all
# a=zzzz b=zzzz cin=z sum=xxxx carry=x
#  quit -f
# End time: 11:12:53 on Sep 14,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
