#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_0000027a9af542d0 .scope module, "processor_testbench" "processor_testbench" 2 3;
 .timescale -9 -9;
P_0000027a9af58d10 .param/l "NUM_INSTRUCTIONS" 0 2 12, +C4<00000000000000000000000000100000>;
v0000027a9afd2a90_0 .var "clk", 0 0;
v0000027a9afd1eb0_0 .var "reset", 0 0;
E_0000027a9af58290 .event anyedge, v0000027a9af4b140_0;
S_0000027a9af54460 .scope module, "myProcessor" "processor" 2 7, 3 35 0, S_0000027a9af542d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK_pi";
    .port_info 1 /INPUT 1 "CPU_RESET_pi";
L_0000027a9af68b30 .functor AND 1, L_0000027a9b034880, L_0000027a9b0337a0, C4<1>, C4<1>;
v0000027a9af9c520_0 .net "CLK_pi", 0 0, v0000027a9afd2a90_0;  1 drivers
v0000027a9af9b4e0_0 .net "CPU_RESET_pi", 0 0, v0000027a9afd1eb0_0;  1 drivers
v0000027a9af9ba80_0 .net "NextPC_end_MEM", 31 0, L_0000027a9b0344c0;  1 drivers
v0000027a9af9c020_0 .net "PC_reg4", 31 0, L_0000027a9afd2e50;  1 drivers
v0000027a9af9c840_0 .net *"_ivl_111", 0 0, L_0000027a9b034d80;  1 drivers
v0000027a9af9ca20_0 .net *"_ivl_13", 0 0, L_0000027a9afd1cd0;  1 drivers
v0000027a9af9cca0_0 .net *"_ivl_15", 0 0, L_0000027a9afd1410;  1 drivers
v0000027a9af9c340_0 .net *"_ivl_16", 31 0, L_0000027a9afd14b0;  1 drivers
v0000027a9af9bd00_0 .net *"_ivl_5", 0 0, L_0000027a9afd23b0;  1 drivers
v0000027a9af9c980_0 .net *"_ivl_7", 0 0, L_0000027a9afd1910;  1 drivers
v0000027a9af9b760_0 .net *"_ivl_8", 31 0, L_0000027a9afd24f0;  1 drivers
v0000027a9af9c480_0 .net *"_ivl_86", 0 0, L_0000027a9b034880;  1 drivers
v0000027a9af9b6c0_0 .net "aluResult_po_cpu_end_ALU", 31 0, L_0000027a9af68d60;  1 drivers
v0000027a9af9c3e0_0 .net "aluResult_po_cpu_end_MEM", 31 0, L_0000027a9b033c00;  1 drivers
v0000027a9af9c0c0_0 .net "aluResult_po_cpu_start_WB", 31 0, L_0000027a9b033a20;  1 drivers
v0000027a9af9c700_0 .net "branchCondTrue_pi_start_MEM", 31 0, L_0000027a9b033160;  1 drivers
v0000027a9af9bf80_0 .net "control_po_cpu_end_ALU", 4 0, L_0000027a9b02d310;  1 drivers
v0000027a9af9c160_0 .net "control_po_cpu_end_ID", 4 0, L_0000027a9b02e850;  1 drivers
v0000027a9af9cac0_0 .net "control_po_cpu_end_MEM", 4 0, L_0000027a9b0349c0;  1 drivers
v0000027a9af9c5c0_0 .net "control_po_cpu_start_WB", 4 0, L_0000027a9b0332a0;  1 drivers
v0000027a9af9c660_0 .net "currentPC_end_ALU", 31 0, L_0000027a9b02da90;  1 drivers
v0000027a9af9b8a0_0 .net "currentPC_end_ID", 31 0, L_0000027a9b02e8f0;  1 drivers
v0000027a9af9bda0_0 .net "currentPC_end_IF", 31 0, L_0000027a9af68c80;  1 drivers
v0000027a9af9c8e0_0 .net "currentPC_start_MEM", 31 0, L_0000027a9b035000;  1 drivers
v0000027a9af9b9e0_0 .net "data_mem_po_cpu_end_MEM", 31 0, L_0000027a9b034380;  1 drivers
v0000027a9af9cb60_0 .net "data_mem_po_cpu_start_WB", 31 0, L_0000027a9b034ce0;  1 drivers
v0000027a9af9cc00_0 .net "data_stored", 31 0, L_0000027a9b0342e0;  1 drivers
v0000027a9af9b580_0 .net "destReg_po_cpu_end_ALU", 4 0, L_0000027a9b02e170;  1 drivers
v0000027a9af9b120_0 .net "destReg_po_cpu_end_ID", 4 0, L_0000027a9b02e030;  1 drivers
v0000027a9af9bee0_0 .net "destReg_po_cpu_end_MEM", 4 0, L_0000027a9b034060;  1 drivers
v0000027a9af9c200_0 .net "destReg_po_cpu_start_WB", 4 0, L_0000027a9b033de0;  1 drivers
v0000027a9af9be40_0 .net "instruction_end_IF", 31 0, L_0000027a9af68820;  1 drivers
v0000027a9af9b1c0_0 .net "instruction_start_ID", 31 0, L_0000027a9b02d4f0;  1 drivers
v0000027a9af9cd40_0 .net "isTakenBranch_po_cpu_end_MEM", 0 0, L_0000027a9af68ba0;  1 drivers
v0000027a9af9cde0_0 .net "isTakenBranch_po_cpu_start_WB", 0 0, L_0000027a9afd2c70;  1 drivers
v0000027a9af9ce80_0 .net "is_branch_start_MEM", 4 0, L_0000027a9b0341a0;  1 drivers
v0000027a9af9cf20_0 .net "is_halt_end_ALU", 0 0, L_0000027a9b02d3b0;  1 drivers
v0000027a9af9b620_0 .net "is_halt_end_ID", 0 0, L_0000027a9b02ead0;  1 drivers
v0000027a9af9bb20_0 .net "is_halt_start_MEM", 0 0, L_0000027a9b034240;  1 drivers
v0000027a9af9b080_0 .net "mem_addr_start_MEM", 31 0, L_0000027a9b033b60;  1 drivers
v0000027a9af9b800_0 .net "mem_load_start_MEM", 4 0, L_0000027a9b034a60;  1 drivers
v0000027a9af9b260_0 .net "mem_store_start_MEM", 4 0, L_0000027a9b034740;  1 drivers
v0000027a9af9c2a0_0 .net "offset_po_cpu_end_ALU", 31 0, L_0000027a9b02d770;  1 drivers
v0000027a9af9b3a0_0 .net "offset_po_cpu_end_ID", 31 0, L_0000027a9b02ef30;  1 drivers
v0000027a9af9b300_0 .net "offset_po_cpu_start_ALU", 31 0, L_0000027a9b02e710;  1 drivers
v0000027a9af9b440_0 .net "offset_po_cpu_start_MEM", 31 0, L_0000027a9b034100;  1 drivers
v0000027a9af9b940_0 .net "op1_regindex_start_ALU", 4 0, L_0000027a9b02db30;  1 drivers
v0000027a9afd26d0_0 .net "op2_regindex_end_ALU", 4 0, L_0000027a9b02d8b0;  1 drivers
v0000027a9afd2770_0 .net "op2_regindex_start_ALU", 4 0, L_0000027a9b02e210;  1 drivers
v0000027a9afd2130_0 .net "opCode_po_cpu_end_ID", 5 0, L_0000027a9b02e990;  1 drivers
v0000027a9afd10f0_0 .net "opCode_po_cpu_end_MEM", 5 0, L_0000027a9b0347e0;  1 drivers
v0000027a9afd28b0_0 .net "opCode_po_cpu_start_ALU", 5 0, L_0000027a9b02e3f0;  1 drivers
v0000027a9afd2630_0 .net "operand1_in_ALU", 31 0, L_0000027a9afd19b0;  1 drivers
v0000027a9afd1690_0 .net "operand1_pi_cpu_start_MEM", 31 0, L_0000027a9b0346a0;  1 drivers
v0000027a9afd2950_0 .net "operand1_po_cpu_end_ALU", 31 0, L_0000027a9b02d6d0;  1 drivers
v0000027a9afd2f90_0 .net "operand1_po_cpu_end_ID", 31 0, L_0000027a9b02dd10;  1 drivers
v0000027a9afd2810_0 .net "operand1_po_cpu_start_ALU", 31 0, L_0000027a9b02e350;  1 drivers
v0000027a9afd21d0_0 .net "operand2_in_ALU", 31 0, L_0000027a9afd1550;  1 drivers
v0000027a9afd1d70_0 .net "operand2_pi_cpu_start_MEM", 31 0, L_0000027a9b033ca0;  1 drivers
v0000027a9afd1730_0 .net "operand2_po_cpu_end_ALU", 31 0, L_0000027a9b02d810;  1 drivers
v0000027a9afd1ff0_0 .net "operand2_po_cpu_end_ID", 31 0, L_0000027a9b02def0;  1 drivers
v0000027a9afd2b30_0 .net "operand2_po_cpu_start_ALU", 31 0, L_0000027a9b02e490;  1 drivers
v0000027a9afd2db0_0 .net "operand2_reg_index_start_MEM", 4 0, L_0000027a9b033840;  1 drivers
v0000027a9afd2450_0 .var "pipeReg1", 255 0;
v0000027a9afd1e10_0 .var "pipeReg2", 255 0;
v0000027a9afd1f50_0 .var "pipeReg3", 255 0;
v0000027a9afd17d0_0 .var "pipeReg4", 255 0;
v0000027a9afd1190_0 .net "rs_po_cpu", 4 0, L_0000027a9b02e2b0;  1 drivers
v0000027a9afd1870_0 .net "rt_po_cpu", 4 0, L_0000027a9b02ed50;  1 drivers
v0000027a9afd2590_0 .net "src1Forward_po_CON", 1 0, L_0000027a9afd1230;  1 drivers
v0000027a9afd2270_0 .net "src2Forward_po_CON", 1 0, L_0000027a9afd2310;  1 drivers
v0000027a9afd29f0_0 .net "wb_reg_fwd2", 0 0, L_0000027a9af68b30;  1 drivers
v0000027a9afd1c30_0 .net "writeData_pi_cpu_WB", 31 0, L_0000027a9b034ec0;  1 drivers
v0000027a9afd15f0_0 .net "write_reg_end_ALU", 0 0, L_0000027a9b02e0d0;  1 drivers
v0000027a9afd1a50_0 .net "write_reg_end_ID", 0 0, L_0000027a9b02edf0;  1 drivers
v0000027a9afd2d10_0 .net "write_reg_end_MEM", 0 0, L_0000027a9b02e7b0;  1 drivers
v0000027a9afd2bd0_0 .net "write_reg_start_WB", 0 0, L_0000027a9b0337a0;  1 drivers
L_0000027a9afd2e50 .part v0000027a9afd1f50_0, 0, 32;
L_0000027a9afd2c70 .part v0000027a9afd17d0_0, 252, 1;
L_0000027a9afd23b0 .part L_0000027a9afd1230, 1, 1;
L_0000027a9afd1910 .part L_0000027a9afd1230, 0, 1;
L_0000027a9afd24f0 .functor MUXZ 32, L_0000027a9b02e350, L_0000027a9b034ec0, L_0000027a9afd1910, C4<>;
L_0000027a9afd19b0 .functor MUXZ 32, L_0000027a9afd24f0, L_0000027a9b033c00, L_0000027a9afd23b0, C4<>;
L_0000027a9afd1cd0 .part L_0000027a9afd2310, 1, 1;
L_0000027a9afd1410 .part L_0000027a9afd2310, 0, 1;
L_0000027a9afd14b0 .functor MUXZ 32, L_0000027a9b02e490, L_0000027a9b034ec0, L_0000027a9afd1410, C4<>;
L_0000027a9afd1550 .functor MUXZ 32, L_0000027a9afd14b0, L_0000027a9b033c00, L_0000027a9afd1cd0, C4<>;
L_0000027a9b02d4f0 .part v0000027a9afd2450_0, 209, 32;
L_0000027a9b02e8f0 .part v0000027a9afd2450_0, 0, 32;
L_0000027a9b02da90 .part v0000027a9afd1e10_0, 0, 32;
L_0000027a9b02e0d0 .part v0000027a9afd1e10_0, 64, 1;
L_0000027a9b02e170 .part v0000027a9afd1e10_0, 70, 5;
L_0000027a9b02d310 .part v0000027a9afd1e10_0, 65, 5;
L_0000027a9b02d3b0 .part v0000027a9afd1e10_0, 241, 1;
L_0000027a9b02d6d0 .part v0000027a9afd1e10_0, 81, 32;
L_0000027a9b02d810 .part v0000027a9afd1e10_0, 113, 32;
L_0000027a9b02d770 .part v0000027a9afd1e10_0, 32, 32;
L_0000027a9b02d8b0 .part v0000027a9afd1e10_0, 247, 5;
L_0000027a9b02db30 .part v0000027a9afd1e10_0, 242, 5;
L_0000027a9b02e210 .part v0000027a9afd1e10_0, 247, 5;
L_0000027a9b02e350 .part v0000027a9afd1e10_0, 81, 32;
L_0000027a9b02e490 .part v0000027a9afd1e10_0, 113, 32;
L_0000027a9b02e3f0 .part v0000027a9afd1e10_0, 75, 6;
L_0000027a9b02e710 .part v0000027a9afd1e10_0, 32, 32;
L_0000027a9b02e7b0 .part v0000027a9afd1f50_0, 64, 1;
L_0000027a9b034060 .part v0000027a9afd1f50_0, 70, 5;
L_0000027a9b0349c0 .part v0000027a9afd1f50_0, 65, 5;
L_0000027a9b033c00 .part v0000027a9afd1f50_0, 145, 32;
L_0000027a9b0347e0 .part v0000027a9afd1f50_0, 75, 6;
L_0000027a9b035000 .part v0000027a9afd1f50_0, 0, 32;
L_0000027a9b0341a0 .part v0000027a9afd1f50_0, 65, 5;
L_0000027a9b033160 .part v0000027a9afd1f50_0, 145, 32;
L_0000027a9b034100 .part v0000027a9afd1f50_0, 32, 32;
L_0000027a9b034240 .part v0000027a9afd1f50_0, 241, 1;
L_0000027a9b0346a0 .part v0000027a9afd1f50_0, 81, 32;
L_0000027a9b033840 .part v0000027a9afd1f50_0, 247, 5;
L_0000027a9b033ca0 .part v0000027a9afd1f50_0, 113, 32;
L_0000027a9b034a60 .part v0000027a9afd1f50_0, 65, 5;
L_0000027a9b034740 .part v0000027a9afd1f50_0, 65, 5;
L_0000027a9b033b60 .part v0000027a9afd1f50_0, 145, 32;
L_0000027a9b034880 .cmp/eq 5, L_0000027a9b033840, L_0000027a9b033de0;
L_0000027a9b0342e0 .functor MUXZ 32, L_0000027a9b033ca0, L_0000027a9b034ec0, L_0000027a9af68b30, C4<>;
L_0000027a9b034ba0 .part L_0000027a9b034a60, 2, 1;
L_0000027a9b034e20 .part L_0000027a9b034740, 3, 1;
L_0000027a9b034560 .part L_0000027a9b033160, 0, 1;
L_0000027a9b034c40 .part L_0000027a9b0341a0, 4, 1;
L_0000027a9b0332a0 .part v0000027a9afd17d0_0, 65, 5;
L_0000027a9b033de0 .part v0000027a9afd17d0_0, 70, 5;
L_0000027a9b0337a0 .part v0000027a9afd17d0_0, 64, 1;
L_0000027a9b033a20 .part v0000027a9afd17d0_0, 145, 32;
L_0000027a9b034ce0 .part v0000027a9afd17d0_0, 177, 32;
L_0000027a9b034d80 .part L_0000027a9b0332a0, 2, 1;
L_0000027a9b034ec0 .functor MUXZ 32, L_0000027a9b033a20, L_0000027a9b034ce0, L_0000027a9b034d80, C4<>;
S_0000027a9af2ede0 .scope module, "myBranch" "branchPC" 3 363, 4 3 0, S_0000027a9af54460;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "currentPC_pi";
    .port_info 1 /INPUT 1 "branchCondTrue_pi";
    .port_info 2 /INPUT 1 "isBranch_pi";
    .port_info 3 /INPUT 32 "branchOffset_pi";
    .port_info 4 /OUTPUT 1 "isTakenBranch_po";
    .port_info 5 /OUTPUT 32 "targetPC_po";
L_0000027a9af68ba0 .functor AND 1, L_0000027a9b034c40, L_0000027a9b034560, C4<1>, C4<1>;
v0000027a9af5d570_0 .net *"_ivl_2", 31 0, L_0000027a9b034420;  1 drivers
L_0000027a9afd3610 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027a9af5d7f0_0 .net/2u *"_ivl_4", 31 0, L_0000027a9afd3610;  1 drivers
v0000027a9af5e5b0_0 .net "branchCondTrue_pi", 0 0, L_0000027a9b034560;  1 drivers
v0000027a9af5da70_0 .net "branchOffset_pi", 31 0, L_0000027a9b034100;  alias, 1 drivers
v0000027a9af5e150_0 .net "currentPC_pi", 31 0, L_0000027a9b035000;  alias, 1 drivers
v0000027a9af5d890_0 .net "isBranch_pi", 0 0, L_0000027a9b034c40;  1 drivers
v0000027a9af5ea10_0 .net "isTakenBranch_po", 0 0, L_0000027a9af68ba0;  alias, 1 drivers
v0000027a9af5e650_0 .net "targetPC_po", 31 0, L_0000027a9b0344c0;  alias, 1 drivers
L_0000027a9b034420 .arith/sum 32, L_0000027a9b035000, L_0000027a9b034100;
L_0000027a9b0344c0 .arith/sum 32, L_0000027a9b034420, L_0000027a9afd3610;
S_0000027a9af2ef70 .scope module, "myDataMem" "dataMem" 3 354, 5 3 0, S_0000027a9af54460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_pi";
    .port_info 1 /INPUT 1 "reset_pi";
    .port_info 2 /INPUT 1 "load_pi";
    .port_info 3 /INPUT 1 "store_pi";
    .port_info 4 /INPUT 32 "address_pi";
    .port_info 5 /INPUT 32 "storeData_pi";
    .port_info 6 /OUTPUT 32 "loadData_po";
L_0000027a9afd3538 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
L_0000027a9af68970 .functor AND 32, L_0000027a9b033b60, L_0000027a9afd3538, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027a9af5dd90 .array "DMEM", 31 0, 31 0;
v0000027a9af5dbb0_0 .net/2u *"_ivl_0", 31 0, L_0000027a9afd3538;  1 drivers
L_0000027a9afd3580 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a9af5e1f0_0 .net *"_ivl_11", 1 0, L_0000027a9afd3580;  1 drivers
L_0000027a9afd35c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a9af5d9d0_0 .net/2u *"_ivl_12", 31 0, L_0000027a9afd35c8;  1 drivers
v0000027a9af5e010_0 .net *"_ivl_2", 31 0, L_0000027a9af68970;  1 drivers
v0000027a9af5e290_0 .net *"_ivl_6", 31 0, L_0000027a9b034920;  1 drivers
v0000027a9aee6480_0 .net *"_ivl_8", 6 0, L_0000027a9b034b00;  1 drivers
v0000027a9aee6520_0 .net "address_pi", 31 0, L_0000027a9b033b60;  alias, 1 drivers
v0000027a9af4b140_0 .net "clk_pi", 0 0, v0000027a9afd2a90_0;  alias, 1 drivers
v0000027a9af49480_0 .var/i "i", 31 0;
v0000027a9af97b00_0 .net "loadData_po", 31 0, L_0000027a9b034380;  alias, 1 drivers
v0000027a9af98320_0 .net "load_pi", 0 0, L_0000027a9b034ba0;  1 drivers
v0000027a9af97a60_0 .net "memaddr", 4 0, L_0000027a9b033d40;  1 drivers
v0000027a9af97880_0 .net "reset_pi", 0 0, v0000027a9afd1eb0_0;  alias, 1 drivers
v0000027a9af97380_0 .net "storeData_pi", 31 0, L_0000027a9b0342e0;  alias, 1 drivers
v0000027a9af986e0_0 .net "store_pi", 0 0, L_0000027a9b034e20;  1 drivers
E_0000027a9af58b50 .event negedge, v0000027a9af4b140_0;
E_0000027a9af586d0 .event posedge, v0000027a9af4b140_0;
L_0000027a9b033d40 .part L_0000027a9af68970, 0, 5;
L_0000027a9b034920 .array/port v0000027a9af5dd90, L_0000027a9b034b00;
L_0000027a9b034b00 .concat [ 5 2 0 0], L_0000027a9b033d40, L_0000027a9afd3580;
L_0000027a9b034380 .functor MUXZ 32, L_0000027a9afd35c8, L_0000027a9b034920, L_0000027a9b034ba0, C4<>;
S_0000027a9af02250 .scope module, "myDecoder" "decode" 3 216, 6 12 0, S_0000027a9af54460;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr_pi";
    .port_info 1 /OUTPUT 6 "opCode_po";
    .port_info 2 /OUTPUT 5 "rs_po";
    .port_info 3 /OUTPUT 5 "rt_po";
    .port_info 4 /OUTPUT 32 "offset_po";
    .port_info 5 /OUTPUT 5 "control_po";
    .port_info 6 /OUTPUT 5 "destReg_po";
    .port_info 7 /OUTPUT 1 "writeEnable_po";
    .port_info 8 /OUTPUT 1 "isHalt_po";
L_0000027a9af68dd0 .functor OR 1, L_0000027a9b02d630, L_0000027a9b02d9f0, C4<0>, C4<0>;
v0000027a9af98aa0_0 .net "ALU1op", 0 0, L_0000027a9b02d270;  1 drivers
v0000027a9af98c80_0 .net "ALU2op", 0 0, L_0000027a9b02e530;  1 drivers
v0000027a9af98dc0_0 .net "Branch", 0 0, L_0000027a9b02e670;  1 drivers
v0000027a9af97c40_0 .net "Load", 0 0, L_0000027a9b02d950;  1 drivers
v0000027a9af97ba0_0 .net "Store", 0 0, L_0000027a9b02e5d0;  1 drivers
v0000027a9af98640_0 .net *"_ivl_11", 15 0, L_0000027a9b02d590;  1 drivers
L_0000027a9afd32b0 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0000027a9af980a0_0 .net/2u *"_ivl_14", 5 0, L_0000027a9afd32b0;  1 drivers
L_0000027a9afd32f8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0000027a9af98280_0 .net/2u *"_ivl_18", 5 0, L_0000027a9afd32f8;  1 drivers
L_0000027a9afd3340 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000027a9af98820_0 .net/2u *"_ivl_22", 5 0, L_0000027a9afd3340;  1 drivers
L_0000027a9afd3388 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0000027a9af971a0_0 .net/2u *"_ivl_26", 5 0, L_0000027a9afd3388;  1 drivers
L_0000027a9afd33d0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0000027a9af977e0_0 .net/2u *"_ivl_30", 5 0, L_0000027a9afd33d0;  1 drivers
v0000027a9af97920_0 .net *"_ivl_39", 0 0, L_0000027a9b02ec10;  1 drivers
v0000027a9af98d20_0 .net *"_ivl_41", 0 0, L_0000027a9b02d630;  1 drivers
v0000027a9af976a0_0 .net *"_ivl_43", 0 0, L_0000027a9b02d9f0;  1 drivers
v0000027a9af98e60_0 .net *"_ivl_44", 0 0, L_0000027a9af68dd0;  1 drivers
L_0000027a9afd3418 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027a9af97600_0 .net/2u *"_ivl_46", 4 0, L_0000027a9afd3418;  1 drivers
v0000027a9af97d80_0 .net *"_ivl_48", 4 0, L_0000027a9b02ddb0;  1 drivers
v0000027a9af97ce0_0 .net *"_ivl_53", 2 0, L_0000027a9b02ea30;  1 drivers
L_0000027a9afd3460 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0000027a9af97e20_0 .net/2u *"_ivl_56", 5 0, L_0000027a9afd3460;  1 drivers
v0000027a9af97740_0 .net *"_ivl_7", 0 0, L_0000027a9b02dbd0;  1 drivers
v0000027a9af98000_0 .net *"_ivl_8", 15 0, L_0000027a9b02eb70;  1 drivers
v0000027a9af97060_0 .net "control_po", 4 0, L_0000027a9b02e850;  alias, 1 drivers
v0000027a9af98f00_0 .net "destReg_po", 4 0, L_0000027a9b02e030;  alias, 1 drivers
v0000027a9af98a00_0 .net "instr_pi", 31 0, L_0000027a9b02d4f0;  alias, 1 drivers
v0000027a9af98780_0 .net "isHalt_po", 0 0, L_0000027a9b02ead0;  alias, 1 drivers
v0000027a9af979c0_0 .net "offset_po", 31 0, L_0000027a9b02ef30;  alias, 1 drivers
v0000027a9af97ec0_0 .net "opCode_po", 5 0, L_0000027a9b02e990;  alias, 1 drivers
v0000027a9af97f60_0 .net "rd", 4 0, L_0000027a9b02dc70;  1 drivers
v0000027a9af97100_0 .net "rs_po", 4 0, L_0000027a9b02e2b0;  alias, 1 drivers
v0000027a9af98b40_0 .net "rt_po", 4 0, L_0000027a9b02ed50;  alias, 1 drivers
v0000027a9af983c0_0 .net "writeEnable_po", 0 0, L_0000027a9b02edf0;  alias, 1 drivers
L_0000027a9b02e990 .part L_0000027a9b02d4f0, 26, 6;
L_0000027a9b02e2b0 .part L_0000027a9b02d4f0, 21, 5;
L_0000027a9b02ed50 .part L_0000027a9b02d4f0, 16, 5;
L_0000027a9b02dbd0 .part L_0000027a9b02d4f0, 15, 1;
LS_0000027a9b02eb70_0_0 .concat [ 1 1 1 1], L_0000027a9b02dbd0, L_0000027a9b02dbd0, L_0000027a9b02dbd0, L_0000027a9b02dbd0;
LS_0000027a9b02eb70_0_4 .concat [ 1 1 1 1], L_0000027a9b02dbd0, L_0000027a9b02dbd0, L_0000027a9b02dbd0, L_0000027a9b02dbd0;
LS_0000027a9b02eb70_0_8 .concat [ 1 1 1 1], L_0000027a9b02dbd0, L_0000027a9b02dbd0, L_0000027a9b02dbd0, L_0000027a9b02dbd0;
LS_0000027a9b02eb70_0_12 .concat [ 1 1 1 1], L_0000027a9b02dbd0, L_0000027a9b02dbd0, L_0000027a9b02dbd0, L_0000027a9b02dbd0;
L_0000027a9b02eb70 .concat [ 4 4 4 4], LS_0000027a9b02eb70_0_0, LS_0000027a9b02eb70_0_4, LS_0000027a9b02eb70_0_8, LS_0000027a9b02eb70_0_12;
L_0000027a9b02d590 .part L_0000027a9b02d4f0, 0, 16;
L_0000027a9b02ef30 .concat [ 16 16 0 0], L_0000027a9b02d590, L_0000027a9b02eb70;
L_0000027a9b02e530 .cmp/eq 6, L_0000027a9b02e990, L_0000027a9afd32b0;
L_0000027a9b02d270 .cmp/eq 6, L_0000027a9b02e990, L_0000027a9afd32f8;
L_0000027a9b02d950 .cmp/eq 6, L_0000027a9b02e990, L_0000027a9afd3340;
L_0000027a9b02e5d0 .cmp/eq 6, L_0000027a9b02e990, L_0000027a9afd3388;
L_0000027a9b02e670 .cmp/eq 6, L_0000027a9b02e990, L_0000027a9afd33d0;
L_0000027a9b02dc70 .part L_0000027a9b02d4f0, 11, 5;
LS_0000027a9b02e850_0_0 .concat [ 1 1 1 1], L_0000027a9b02e530, L_0000027a9b02d270, L_0000027a9b02d950, L_0000027a9b02e5d0;
LS_0000027a9b02e850_0_4 .concat [ 1 0 0 0], L_0000027a9b02e670;
L_0000027a9b02e850 .concat [ 4 1 0 0], LS_0000027a9b02e850_0_0, LS_0000027a9b02e850_0_4;
L_0000027a9b02ec10 .part L_0000027a9b02e850, 0, 1;
L_0000027a9b02d630 .part L_0000027a9b02e850, 1, 1;
L_0000027a9b02d9f0 .part L_0000027a9b02e850, 2, 1;
L_0000027a9b02ddb0 .functor MUXZ 5, L_0000027a9afd3418, L_0000027a9b02ed50, L_0000027a9af68dd0, C4<>;
L_0000027a9b02e030 .functor MUXZ 5, L_0000027a9b02ddb0, L_0000027a9b02dc70, L_0000027a9b02ec10, C4<>;
L_0000027a9b02ea30 .part L_0000027a9b02e850, 0, 3;
L_0000027a9b02edf0 .reduce/or L_0000027a9b02ea30;
L_0000027a9b02ead0 .cmp/eq 6, L_0000027a9b02e990, L_0000027a9afd3460;
S_0000027a9af023e0 .scope module, "myExecute" "execute" 3 288, 7 12 0, S_0000027a9af54460;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op1_pi";
    .port_info 1 /INPUT 32 "op2_pi";
    .port_info 2 /INPUT 6 "aluFunc_pi";
    .port_info 3 /INPUT 32 "offset_pi";
    .port_info 4 /OUTPUT 32 "aluResult_po";
L_0000027a9af68d60 .functor BUFZ 32, v0000027a9af974c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027a9af97240_0 .net "aluFunc_pi", 5 0, L_0000027a9b02e3f0;  alias, 1 drivers
v0000027a9af98460_0 .net "aluResult_po", 31 0, L_0000027a9af68d60;  alias, 1 drivers
v0000027a9af972e0_0 .net "offset_pi", 31 0, L_0000027a9b02e710;  alias, 1 drivers
v0000027a9af98140_0 .net "op1_pi", 31 0, L_0000027a9afd19b0;  alias, 1 drivers
v0000027a9af97420_0 .net "op2_pi", 31 0, L_0000027a9afd1550;  alias, 1 drivers
v0000027a9af974c0_0 .var "result", 31 0;
E_0000027a9af58e10 .event anyedge, v0000027a9af97240_0, v0000027a9af98140_0, v0000027a9af97420_0, v0000027a9af972e0_0;
S_0000027a9aefe410 .scope module, "myHazard" "hazard" 3 166, 8 3 0, S_0000027a9af54460;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "src1EX_pi";
    .port_info 1 /INPUT 5 "src2EX_pi";
    .port_info 2 /INPUT 5 "destMem_pi";
    .port_info 3 /INPUT 1 "weMem_pi";
    .port_info 4 /INPUT 5 "destWB_pi";
    .port_info 5 /INPUT 1 "weWB_pi";
    .port_info 6 /OUTPUT 2 "src1Forward_po";
    .port_info 7 /OUTPUT 2 "src2Forward_po";
L_0000027a9af68f20 .functor AND 1, L_0000027a9afd2090, L_0000027a9b02e7b0, C4<1>, C4<1>;
L_0000027a9af68900 .functor AND 1, L_0000027a9afd12d0, L_0000027a9b0337a0, C4<1>, C4<1>;
L_0000027a9af68660 .functor AND 1, L_0000027a9afd1370, L_0000027a9b02e7b0, C4<1>, C4<1>;
L_0000027a9af685f0 .functor AND 1, L_0000027a9afd1af0, L_0000027a9b0337a0, C4<1>, C4<1>;
v0000027a9af97560_0 .net *"_ivl_0", 0 0, L_0000027a9afd2090;  1 drivers
L_0000027a9afd3100 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027a9af981e0_0 .net/2u *"_ivl_10", 1 0, L_0000027a9afd3100;  1 drivers
L_0000027a9afd3148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a9af98500_0 .net/2u *"_ivl_12", 1 0, L_0000027a9afd3148;  1 drivers
v0000027a9af985a0_0 .net *"_ivl_14", 1 0, L_0000027a9afd2ef0;  1 drivers
v0000027a9af988c0_0 .net *"_ivl_18", 0 0, L_0000027a9afd1370;  1 drivers
v0000027a9af98960_0 .net *"_ivl_22", 0 0, L_0000027a9afd1af0;  1 drivers
L_0000027a9afd3190 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027a9af9a150_0 .net/2u *"_ivl_26", 1 0, L_0000027a9afd3190;  1 drivers
L_0000027a9afd31d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027a9af9a6f0_0 .net/2u *"_ivl_28", 1 0, L_0000027a9afd31d8;  1 drivers
L_0000027a9afd3220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a9af99110_0 .net/2u *"_ivl_30", 1 0, L_0000027a9afd3220;  1 drivers
v0000027a9af99f70_0 .net *"_ivl_32", 1 0, L_0000027a9afd1b90;  1 drivers
v0000027a9af9ae70_0 .net *"_ivl_4", 0 0, L_0000027a9afd12d0;  1 drivers
L_0000027a9afd30b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027a9af99bb0_0 .net/2u *"_ivl_8", 1 0, L_0000027a9afd30b8;  1 drivers
v0000027a9af9aa10_0 .net "destMem_pi", 4 0, L_0000027a9b034060;  alias, 1 drivers
v0000027a9af9a5b0_0 .net "destWB_pi", 4 0, L_0000027a9b033de0;  alias, 1 drivers
v0000027a9af9a510_0 .net "memFwd1", 0 0, L_0000027a9af68f20;  1 drivers
v0000027a9af99c50_0 .net "memFwd2", 0 0, L_0000027a9af68660;  1 drivers
v0000027a9af99b10_0 .net "src1EX_pi", 4 0, L_0000027a9b02db30;  alias, 1 drivers
v0000027a9af9a790_0 .net "src1Forward_po", 1 0, L_0000027a9afd1230;  alias, 1 drivers
v0000027a9af9aab0_0 .net "src2EX_pi", 4 0, L_0000027a9b02e210;  alias, 1 drivers
v0000027a9af9a330_0 .net "src2Forward_po", 1 0, L_0000027a9afd2310;  alias, 1 drivers
v0000027a9af9a1f0_0 .net "wbFwd1", 0 0, L_0000027a9af68900;  1 drivers
v0000027a9af99cf0_0 .net "wbFwd2", 0 0, L_0000027a9af685f0;  1 drivers
v0000027a9af994d0_0 .net "weMem_pi", 0 0, L_0000027a9b02e7b0;  alias, 1 drivers
v0000027a9af996b0_0 .net "weWB_pi", 0 0, L_0000027a9b0337a0;  alias, 1 drivers
L_0000027a9afd2090 .cmp/eq 5, L_0000027a9b034060, L_0000027a9b02db30;
L_0000027a9afd12d0 .cmp/eq 5, L_0000027a9b033de0, L_0000027a9b02db30;
L_0000027a9afd2ef0 .functor MUXZ 2, L_0000027a9afd3148, L_0000027a9afd3100, L_0000027a9af68900, C4<>;
L_0000027a9afd1230 .functor MUXZ 2, L_0000027a9afd2ef0, L_0000027a9afd30b8, L_0000027a9af68f20, C4<>;
L_0000027a9afd1370 .cmp/eq 5, L_0000027a9b02e210, L_0000027a9b034060;
L_0000027a9afd1af0 .cmp/eq 5, L_0000027a9b02e210, L_0000027a9b033de0;
L_0000027a9afd1b90 .functor MUXZ 2, L_0000027a9afd3220, L_0000027a9afd31d8, L_0000027a9af685f0, C4<>;
L_0000027a9afd2310 .functor MUXZ 2, L_0000027a9afd1b90, L_0000027a9afd3190, L_0000027a9af68660, C4<>;
S_0000027a9aefe5a0 .scope module, "myInstructionMem" "insMem" 3 192, 9 3 0, S_0000027a9af54460;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "pc_pi";
    .port_info 1 /OUTPUT 32 "instruction_po";
L_0000027a9af68820 .functor BUFZ 32, v0000027a9af9a470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027a9af9a470_0 .var "instruction", 31 0;
v0000027a9af9a650_0 .net "instruction_po", 31 0, L_0000027a9af68820;  alias, 1 drivers
v0000027a9af99570_0 .net "pc_pi", 31 0, L_0000027a9af68c80;  alias, 1 drivers
E_0000027a9af58ed0 .event anyedge, v0000027a9af99570_0;
S_0000027a9aef8f30 .scope module, "myPC" "PC" 3 184, 10 3 0, S_0000027a9af54460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_pi";
    .port_info 1 /INPUT 1 "reset_pi";
    .port_info 2 /INPUT 1 "halt_pi";
    .port_info 3 /INPUT 1 "isTakenBranch_pi";
    .port_info 4 /INPUT 32 "targetPC_pi";
    .port_info 5 /OUTPUT 32 "pc_po";
L_0000027a9af68c80 .functor BUFZ 32, v0000027a9af99d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027a9af99d90_0 .var "PC", 31 0;
L_0000027a9afd3268 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027a9af9a290_0 .net/2u *"_ivl_0", 31 0, L_0000027a9afd3268;  1 drivers
v0000027a9af9a0b0_0 .net *"_ivl_2", 31 0, L_0000027a9b02df90;  1 drivers
v0000027a9af99390_0 .net "clk_pi", 0 0, v0000027a9afd2a90_0;  alias, 1 drivers
v0000027a9af9a830_0 .net "halt_pi", 0 0, L_0000027a9b034240;  alias, 1 drivers
v0000027a9af9a010_0 .net "isTakenBranch_pi", 0 0, L_0000027a9af68ba0;  alias, 1 drivers
v0000027a9af9a8d0_0 .net "nextPC", 31 0, L_0000027a9b02ecb0;  1 drivers
v0000027a9af9af10_0 .net "pc_po", 31 0, L_0000027a9af68c80;  alias, 1 drivers
v0000027a9af9abf0_0 .net "reset_pi", 0 0, v0000027a9afd1eb0_0;  alias, 1 drivers
v0000027a9af9a970_0 .net "targetPC_pi", 31 0, L_0000027a9b0344c0;  alias, 1 drivers
L_0000027a9b02df90 .arith/sum 32, v0000027a9af99d90_0, L_0000027a9afd3268;
L_0000027a9b02ecb0 .functor MUXZ 32, L_0000027a9b02df90, L_0000027a9b0344c0, L_0000027a9af68ba0, C4<>;
S_0000027a9aef90c0 .scope module, "myRegFile" "regFile" 3 227, 11 3 0, S_0000027a9af54460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_pi";
    .port_info 1 /INPUT 1 "reset_pi";
    .port_info 2 /INPUT 5 "reg1_pi";
    .port_info 3 /INPUT 5 "reg2_pi";
    .port_info 4 /INPUT 5 "destReg_pi";
    .port_info 5 /INPUT 1 "we_pi";
    .port_info 6 /INPUT 32 "writeData_pi";
    .port_info 7 /OUTPUT 32 "operand1_po";
    .port_info 8 /OUTPUT 32 "operand2_po";
L_0000027a9af68ac0 .functor AND 1, L_0000027a9b02de50, L_0000027a9b0337a0, C4<1>, C4<1>;
L_0000027a9af68890 .functor AND 1, L_0000027a9b02ee90, L_0000027a9b0337a0, C4<1>, C4<1>;
v0000027a9af9ac90 .array "REG_FILE", 31 0, 31 0;
v0000027a9af9ad30_0 .net *"_ivl_0", 0 0, L_0000027a9b02de50;  1 drivers
v0000027a9af997f0_0 .net *"_ivl_10", 6 0, L_0000027a9b02d130;  1 drivers
L_0000027a9afd34a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a9af9add0_0 .net *"_ivl_13", 1 0, L_0000027a9afd34a8;  1 drivers
v0000027a9af99e30_0 .net *"_ivl_16", 31 0, L_0000027a9b02d1d0;  1 drivers
v0000027a9af99070_0 .net *"_ivl_18", 6 0, L_0000027a9b02d450;  1 drivers
L_0000027a9afd34f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a9af991b0_0 .net *"_ivl_21", 1 0, L_0000027a9afd34f0;  1 drivers
v0000027a9af99250_0 .net *"_ivl_4", 0 0, L_0000027a9b02ee90;  1 drivers
v0000027a9af99890_0 .net *"_ivl_8", 31 0, L_0000027a9b02efd0;  1 drivers
v0000027a9af99a70_0 .net "clk_pi", 0 0, v0000027a9afd2a90_0;  alias, 1 drivers
v0000027a9af99930_0 .net "cntrl1", 0 0, L_0000027a9af68ac0;  1 drivers
v0000027a9af99750_0 .net "cntrl2", 0 0, L_0000027a9af68890;  1 drivers
v0000027a9af999d0_0 .net "destReg_pi", 4 0, L_0000027a9b033de0;  alias, 1 drivers
v0000027a9af9a3d0_0 .var/i "i", 31 0;
v0000027a9af992f0_0 .net "operand1_po", 31 0, L_0000027a9b02dd10;  alias, 1 drivers
v0000027a9af99ed0_0 .net "operand2_po", 31 0, L_0000027a9b02def0;  alias, 1 drivers
v0000027a9af99430_0 .net "reg1_pi", 4 0, L_0000027a9b02e2b0;  alias, 1 drivers
v0000027a9af99610_0 .net "reg2_pi", 4 0, L_0000027a9b02ed50;  alias, 1 drivers
v0000027a9af9bbc0_0 .net "reset_pi", 0 0, v0000027a9afd1eb0_0;  alias, 1 drivers
v0000027a9af9c7a0_0 .net "we_pi", 0 0, L_0000027a9b0337a0;  alias, 1 drivers
v0000027a9af9bc60_0 .net "writeData_pi", 31 0, L_0000027a9b034ec0;  alias, 1 drivers
L_0000027a9b02de50 .cmp/eq 5, L_0000027a9b02e2b0, L_0000027a9b033de0;
L_0000027a9b02ee90 .cmp/eq 5, L_0000027a9b02ed50, L_0000027a9b033de0;
L_0000027a9b02efd0 .array/port v0000027a9af9ac90, L_0000027a9b02d130;
L_0000027a9b02d130 .concat [ 5 2 0 0], L_0000027a9b02e2b0, L_0000027a9afd34a8;
L_0000027a9b02dd10 .functor MUXZ 32, L_0000027a9b02efd0, L_0000027a9b034ec0, L_0000027a9af68ac0, C4<>;
L_0000027a9b02d1d0 .array/port v0000027a9af9ac90, L_0000027a9b02d450;
L_0000027a9b02d450 .concat [ 5 2 0 0], L_0000027a9b02ed50, L_0000027a9afd34f0;
L_0000027a9b02def0 .functor MUXZ 32, L_0000027a9b02d1d0, L_0000027a9b034ec0, L_0000027a9af68890, C4<>;
    .scope S_0000027a9aef8f30;
T_0 ;
    %wait E_0000027a9af586d0;
    %load/vec4 v0000027a9af9abf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a9af99d90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027a9af9a010_0;
    %load/vec4 v0000027a9af9a830_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000027a9af9a8d0_0;
    %assign/vec4 v0000027a9af99d90_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027a9aefe5a0;
T_1 ;
    %wait E_0000027a9af58ed0;
    %load/vec4 v0000027a9af99570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a9af9a470_0, 0, 32;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 352845829, 0, 32;
    %store/vec4 v0000027a9af9a470_0, 0, 32;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 270532608, 0, 32;
    %store/vec4 v0000027a9af9a470_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 337707009, 0, 32;
    %store/vec4 v0000027a9af9a470_0, 0, 32;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 352911359, 0, 32;
    %store/vec4 v0000027a9af9a470_0, 0, 32;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 71307264, 0, 32;
    %store/vec4 v0000027a9af9a470_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 620822508, 0, 32;
    %store/vec4 v0000027a9af9a470_0, 0, 32;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 671088640, 0, 32;
    %store/vec4 v0000027a9af9a470_0, 0, 32;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 671088640, 0, 32;
    %store/vec4 v0000027a9af9a470_0, 0, 32;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000027a9aefe5a0;
T_2 ;
    %wait E_0000027a9af58ed0;
    %delay 5, 0;
    %vpi_call 9 118 "$display", "\012INS_MEM:\011Time:%3d\011PC: %2d\011Instruction: %x", $time, v0000027a9af99570_0, v0000027a9af9a650_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000027a9aef90c0;
T_3 ;
    %wait E_0000027a9af586d0;
    %load/vec4 v0000027a9af9bbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a9af9a3d0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000027a9af9a3d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027a9af9a3d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a9af9ac90, 0, 4;
    %load/vec4 v0000027a9af9a3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a9af9a3d0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027a9af9c7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000027a9af9bc60_0;
    %load/vec4 v0000027a9af999d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a9af9ac90, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027a9aef90c0;
T_4 ;
    %wait E_0000027a9af58b50;
    %vpi_call 11 56 "$display", "REGFILE:\011Time:%3d\011R0: %3d R1: %3d R2: %3d R3: %3d R4: %3d R5: %3d R6: %3d R7: %3d R8: %3d", $time, &A<v0000027a9af9ac90, 0>, &A<v0000027a9af9ac90, 1>, &A<v0000027a9af9ac90, 2>, &A<v0000027a9af9ac90, 3>, &A<v0000027a9af9ac90, 4>, &A<v0000027a9af9ac90, 5>, &A<v0000027a9af9ac90, 6>, &A<v0000027a9af9ac90, 7>, &A<v0000027a9af9ac90, 8> {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_0000027a9af023e0;
T_5 ;
    %wait E_0000027a9af58e10;
    %load/vec4 v0000027a9af97240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000027a9af974c0_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0000027a9af98140_0;
    %load/vec4 v0000027a9af97420_0;
    %add;
    %store/vec4 v0000027a9af974c0_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0000027a9af98140_0;
    %load/vec4 v0000027a9af972e0_0;
    %add;
    %store/vec4 v0000027a9af974c0_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0000027a9af98140_0;
    %load/vec4 v0000027a9af972e0_0;
    %add;
    %store/vec4 v0000027a9af974c0_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0000027a9af98140_0;
    %load/vec4 v0000027a9af972e0_0;
    %add;
    %store/vec4 v0000027a9af974c0_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000027a9af98140_0;
    %or/r;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027a9af974c0_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000027a9af2ef70;
T_6 ;
    %wait E_0000027a9af586d0;
    %load/vec4 v0000027a9af97880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a9af49480_0, 0, 32;
T_6.2 ;
    %load/vec4 v0000027a9af49480_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 100, 0, 32;
    %load/vec4 v0000027a9af49480_0;
    %add;
    %ix/getv/s 3, v0000027a9af49480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a9af5dd90, 0, 4;
    %load/vec4 v0000027a9af49480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a9af49480_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000027a9af986e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000027a9af97380_0;
    %load/vec4 v0000027a9af97a60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a9af5dd90, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027a9af2ef70;
T_7 ;
    %wait E_0000027a9af58b50;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027a9af54460;
T_8 ;
    %wait E_0000027a9af586d0;
    %load/vec4 v0000027a9af9b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000027a9afd2450_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000027a9afd1e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000027a9afd1f50_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000027a9afd17d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000027a9af9cd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000027a9afd2450_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000027a9afd1e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000027a9afd1f50_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000027a9af9be40_0;
    %ix/load 4, 209, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd2450_0, 4, 5;
    %load/vec4 v0000027a9af9bda0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd2450_0, 4, 5;
    %load/vec4 v0000027a9af9b8a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1e10_0, 4, 5;
    %load/vec4 v0000027a9af9b3a0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1e10_0, 4, 5;
    %load/vec4 v0000027a9afd1a50_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1e10_0, 4, 5;
    %load/vec4 v0000027a9af9c160_0;
    %ix/load 4, 65, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1e10_0, 4, 5;
    %load/vec4 v0000027a9af9b120_0;
    %ix/load 4, 70, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1e10_0, 4, 5;
    %load/vec4 v0000027a9afd2130_0;
    %ix/load 4, 75, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1e10_0, 4, 5;
    %load/vec4 v0000027a9afd2f90_0;
    %ix/load 4, 81, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1e10_0, 4, 5;
    %load/vec4 v0000027a9afd1ff0_0;
    %ix/load 4, 113, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1e10_0, 4, 5;
    %load/vec4 v0000027a9af9b620_0;
    %ix/load 4, 241, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1e10_0, 4, 5;
    %load/vec4 v0000027a9afd1190_0;
    %ix/load 4, 242, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1e10_0, 4, 5;
    %load/vec4 v0000027a9afd1870_0;
    %ix/load 4, 247, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1e10_0, 4, 5;
    %load/vec4 v0000027a9af9c660_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1f50_0, 4, 5;
    %load/vec4 v0000027a9af9c2a0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1f50_0, 4, 5;
    %load/vec4 v0000027a9afd15f0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1f50_0, 4, 5;
    %load/vec4 v0000027a9af9bf80_0;
    %ix/load 4, 65, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1f50_0, 4, 5;
    %load/vec4 v0000027a9af9b580_0;
    %ix/load 4, 70, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1f50_0, 4, 5;
    %load/vec4 v0000027a9afd1e10_0;
    %parti/s 6, 75, 8;
    %ix/load 4, 75, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1f50_0, 4, 5;
    %load/vec4 v0000027a9afd2950_0;
    %ix/load 4, 81, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1f50_0, 4, 5;
    %load/vec4 v0000027a9afd1730_0;
    %ix/load 4, 113, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1f50_0, 4, 5;
    %load/vec4 v0000027a9af9b6c0_0;
    %ix/load 4, 145, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1f50_0, 4, 5;
    %load/vec4 v0000027a9afd26d0_0;
    %ix/load 4, 247, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1f50_0, 4, 5;
    %load/vec4 v0000027a9af9cf20_0;
    %ix/load 4, 241, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd1f50_0, 4, 5;
T_8.3 ;
    %load/vec4 v0000027a9af9c020_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd17d0_0, 4, 5;
    %load/vec4 v0000027a9afd2d10_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd17d0_0, 4, 5;
    %load/vec4 v0000027a9af9cac0_0;
    %ix/load 4, 65, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd17d0_0, 4, 5;
    %load/vec4 v0000027a9af9bee0_0;
    %ix/load 4, 70, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd17d0_0, 4, 5;
    %load/vec4 v0000027a9afd10f0_0;
    %ix/load 4, 75, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd17d0_0, 4, 5;
    %load/vec4 v0000027a9af9c3e0_0;
    %ix/load 4, 145, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd17d0_0, 4, 5;
    %load/vec4 v0000027a9af9b9e0_0;
    %ix/load 4, 177, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd17d0_0, 4, 5;
    %load/vec4 v0000027a9af9cd40_0;
    %ix/load 4, 252, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd17d0_0, 4, 5;
    %load/vec4 v0000027a9afd1690_0;
    %ix/load 4, 81, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd17d0_0, 4, 5;
    %load/vec4 v0000027a9afd1d70_0;
    %ix/load 4, 81, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a9afd17d0_0, 4, 5;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027a9af54460;
T_9 ;
    %wait E_0000027a9af58b50;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027a9af542d0;
T_10 ;
    %wait E_0000027a9af58290;
T_10.0 ;
    %vpi_func 2 18 "$time" 64 {0 0 0};
    %cmpi/u 420, 0, 64;
    %jmp/0xz T_10.1, 5;
    %delay 5, 0;
    %load/vec4 v0000027a9afd2a90_0;
    %inv;
    %store/vec4 v0000027a9afd2a90_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000027a9af542d0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a9afd2a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a9afd1eb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a9afd1eb0_0, 0, 1;
    %vpi_call 2 29 "$display", "Time: %3d\011RESET: %1b", $time, v0000027a9afd1eb0_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a9afd1eb0_0, 0, 1;
    %vpi_call 2 32 "$display", "Time: %3d\011RESET: %1b", $time, v0000027a9afd1eb0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000027a9af542d0;
T_12 ;
    %wait E_0000027a9af586d0;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "tb_processor.v";
    "optproc.v";
    "branchPC.v";
    "dataMem.v";
    "decode.v";
    "exec.v";
    "hazard.v";
    "insMem.v";
    "pc.v";
    "regfile.v";
