-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 13.0 (Build Build 232 06/12/2013)
-- Created on Sun Jan 08 08:49:07 2023

COMPONENT vdpRam
	GENERIC ( DATA_WIDTH : INTEGER := 8; ADDR_WIDTH : INTEGER := 6 );
	PORT
	(
		data		:	 IN STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
		addr		:	 IN STD_LOGIC_VECTOR(ADDR_WIDTH-1 DOWNTO 0);
		we		:	 IN STD_LOGIC;
		clk		:	 IN STD_LOGIC;
		q		:	 OUT STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0)
	);
END COMPONENT;