# Digital-Logic-Sprints
A 14-day sprint mastering Digital Logic and VLSI fundamentals based on the NPTEL curriculum
# Phase 1: Day 1 - Digital Comparators

### 1. MSB Comparator Subcircuit
![msb_signed_comparator.png]

### 2. 4-Bit Universal Comparator (Signed/Unsigned)
![universal_4bit_comparator.png]

### 3. Window Comparator (Safe Zone Logic)
![safe_zonelogic.png]
