

================================================================
== Vitis HLS Report for 'encryfinal_Pipeline_VITIS_LOOP_86_1'
================================================================
* Date:           Thu Feb  6 20:26:43 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        encryptionfinale
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.826 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_1  |       24|       24|        10|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     29|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   11|     342|    218|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     285|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   11|     627|    315|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    4|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_7_max_dsp_1_U17  |dmul_64ns_64ns_64_7_max_dsp_1  |        0|  11|  342|  218|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|  11|  342|  218|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                              Module                             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |chaoticSequence_U  |encryfinal_Pipeline_VITIS_LOOP_86_1_chaoticSequence_ROM_AUTO_1R  |        2|  0|   0|    0|    16|   64|     1|         1024|
    +-------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                                                 |        2|  0|   0|    0|    16|   64|     1|         1024|
    +-------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln86_fu_93_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln86_fu_87_p2  |      icmp|   0|  0|  14|           5|           6|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  29|          11|           9|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    5|         10|
    |i_fu_32                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |chaoticSequence_load_reg_141      |  64|   0|   64|          0|
    |i_fu_32                           |   5|   0|    5|          0|
    |mul_i_reg_146                     |  64|   0|   64|          0|
    |transformedSignal_load_reg_136    |  64|   0|   64|          0|
    |zext_ln86_reg_121                 |   5|   0|   64|         59|
    |zext_ln86_reg_121                 |  64|  32|   64|         59|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 285|  32|  344|        118|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_86_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_86_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_86_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_86_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_86_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_86_1|  return value|
|transformedSignal_address0  |  out|    4|   ap_memory|                    transformedSignal|         array|
|transformedSignal_ce0       |  out|    1|   ap_memory|                    transformedSignal|         array|
|transformedSignal_q0        |   in|   64|   ap_memory|                    transformedSignal|         array|
|multipliedSignal_address0   |  out|    4|   ap_memory|                     multipliedSignal|         array|
|multipliedSignal_ce0        |  out|    1|   ap_memory|                     multipliedSignal|         array|
|multipliedSignal_we0        |  out|    1|   ap_memory|                     multipliedSignal|         array|
|multipliedSignal_d0         |  out|   64|   ap_memory|                     multipliedSignal|         array|
+----------------------------+-----+-----+------------+-------------------------------------+--------------+

