// Seed: 2032016762
module module_0 ();
  reg id_1, id_2;
  localparam id_3 = 1;
  always
    if (1'h0 == ~1'b0) id_2 <= id_3;
    else;
  assign id_1 = -1;
  initial begin : LABEL_0
    id_1 = id_1;
  end
  always @(negedge -1) if (1);
  logic [7:0] id_4;
  always_ff @(posedge 1 or posedge (id_2) or posedge id_4[-1 : 1]) id_1 <= !-1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_17 = 1'd0 !== id_8;
  wire id_22, id_23;
  wire id_24;
  module_0 modCall_1 ();
endmodule
