$date
   Fri Feb 20 01:05:18 2026
$end
$version
  2021.2
$end
$timescale
  1ps
$end
$scope module tb_rv_pl $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var wire 32 # imem_addr [31:0] $end
$var wire 32 $ imem_rdata [31:0] $end
$var wire 1 % dmem_we $end
$var wire 32 & dmem_addr [31:0] $end
$var wire 32 ' dmem_wdata [31:0] $end
$var wire 32 ( dmem_rdata [31:0] $end
$var wire 1 ) done $end
$var reg 32 * imem_rdata_reg [31:0] $end
$var reg 32 + dmem_rdata_reg [31:0] $end
$var wire 32 , imem_widx [31:0] $end
$var wire 32 - dmem_widx [31:0] $end
$scope module dut $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 32 # inst_addr [31:0] $end
$var wire 32 $ inst_rdata [31:0] $end
$var wire 32 & data_addr [31:0] $end
$var wire 32 ' data_wdata [31:0] $end
$var wire 32 ( data_rdata [31:0] $end
$var wire 1 % data_we $end
$var reg 1 0 done $end
$var wire 32 1 F_pc [31:0] $end
$var wire 32 2 F_instr [31:0] $end
$var wire 32 3 D_instr [31:0] $end
$var wire 5 4 D_rf_a1 [4:0] $end
$var wire 5 5 D_rf_a2 [4:0] $end
$var wire 3 6 D_sel_ext [2:0] $end
$var wire 5 7 E_rf_a1 [4:0] $end
$var wire 5 8 E_rf_a2 [4:0] $end
$var wire 5 9 E_rf_a3 [4:0] $end
$var wire 4 : E_alu_control [3:0] $end
$var wire 1 ; E_sel_alu_src_b $end
$var wire 2 < E_sel_result [1:0] $end
$var wire 1 = E_pcsrc $end
$var wire 1 > E_we_rf $end
$var wire 1 ? ZeroE $end
$var wire 2 @ E_fd_A [1:0] $end
$var wire 2 A E_fd_B [1:0] $end
$var wire 32 B M_alu_o [31:0] $end
$var wire 32 C M_rf_wd [31:0] $end
$var wire 32 D M_dm_rd [31:0] $end
$var wire 5 E M_rf_a3 [4:0] $end
$var wire 1 F M_we_rf $end
$var wire 1 G M_we_dm $end
$var wire 5 H W_rf_a3 [4:0] $end
$var wire 2 I W_sel_result [1:0] $end
$var wire 1 J W_we_rf $end
$var wire 32 K D_rf_rd1 [31:0] $end
$var wire 32 L D_rf_rd2 [31:0] $end
$var wire 32 M W_result [31:0] $end
$var wire 1 N F_stall $end
$var wire 1 O D_flush $end
$var wire 1 P D_stall $end
$var wire 1 Q E_flush $end
$scope module RF $end
$var wire 1 R clk $end
$var wire 1 / rst_n $end
$var wire 1 J WE $end
$var wire 5 4 A1 [4:0] $end
$var wire 5 5 A2 [4:0] $end
$var wire 5 H A3 [4:0] $end
$var wire 32 M WD [31:0] $end
$var wire 32 K RD1 [31:0] $end
$var wire 32 L RD2 [31:0] $end
$var integer 32 S i [31:0] $end
$upscope $end
$scope module datapath_inst $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 32 1 F_pc [31:0] $end
$var wire 32 2 F_instr [31:0] $end
$var wire 32 3 D_instr [31:0] $end
$var wire 1 = E_pcsrc $end
$var wire 32 B M_alu_o [31:0] $end
$var wire 32 C M_rf_wd [31:0] $end
$var wire 32 D M_dm_rd [31:0] $end
$var wire 1 J W_we_rf $end
$var wire 2 I W_sel_result [1:0] $end
$var wire 1 ; E_sel_alu_src_b $end
$var wire 3 6 D_sel_ext [2:0] $end
$var wire 4 : E_alu_control [3:0] $end
$var wire 1 ? ZeroE $end
$var wire 1 N F_stall $end
$var wire 1 O D_flush $end
$var wire 1 P D_stall $end
$var wire 1 Q E_flush $end
$var wire 2 @ E_fd_A [1:0] $end
$var wire 2 A E_fd_B [1:0] $end
$var wire 5 4 D_rf_a1 [4:0] $end
$var wire 5 5 D_rf_a2 [4:0] $end
$var wire 5 7 E_rf_a1 [4:0] $end
$var wire 5 8 E_rf_a2 [4:0] $end
$var wire 5 9 E_rf_a3 [4:0] $end
$var wire 5 E M_rf_a3 [4:0] $end
$var wire 5 H W_rf_a3 [4:0] $end
$var wire 32 K D_rf_rd1 [31:0] $end
$var wire 32 L D_rf_rd2 [31:0] $end
$var wire 32 M W_result [31:0] $end
$var wire 32 T F_PC_P4 [31:0] $end
$var wire 32 U E_target_PC [31:0] $end
$var wire 32 V F_pc_next [31:0] $end
$var wire 32 W D_pc [31:0] $end
$var wire 32 X D_PC_P4 [31:0] $end
$var wire 32 Y D_imm_ext [31:0] $end
$var wire 32 Z E_rf_rd1 [31:0] $end
$var wire 32 [ E_rf_rd2 [31:0] $end
$var wire 32 \ E_pc [31:0] $end
$var wire 32 ] E_imm_ext [31:0] $end
$var wire 32 ^ E_PC_P4 [31:0] $end
$var wire 32 _ E_alu_src_a [31:0] $end
$var wire 32 ` E_rf_wd_fwd [31:0] $end
$var wire 32 a E_alu_src_b [31:0] $end
$var wire 32 b E_alu_result [31:0] $end
$var wire 32 c M_PC_P4 [31:0] $end
$var wire 32 d W_alu_o [31:0] $end
$var wire 32 e W_dm_rd [31:0] $end
$var wire 32 f W_PC_P4 [31:0] $end
$scope module pcfmux $end
$var wire 32 T d0 [31:0] $end
$var wire 32 U d1 [31:0] $end
$var wire 1 = s $end
$var wire 32 V y [31:0] $end
$upscope $end
$scope module pcfflopen $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 g en $end
$var wire 32 V d [31:0] $end
$var reg 32 h q [31:0] $end
$upscope $end
$scope module InstrDflopenclr $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 O clr $end
$var wire 1 i en $end
$var wire 32 2 d [31:0] $end
$var reg 32 j q [31:0] $end
$upscope $end
$scope module PCDflopenclr $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 O clr $end
$var wire 1 k en $end
$var wire 32 1 d [31:0] $end
$var reg 32 l q [31:0] $end
$upscope $end
$scope module PCPlus4Dflopenclr $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 O clr $end
$var wire 1 m en $end
$var wire 32 T d [31:0] $end
$var reg 32 n q [31:0] $end
$upscope $end
$scope module ext $end
$var wire 3 6 sel_ext [2:0] $end
$var wire 32 3 Ins [31:0] $end
$var reg 32 o ImmExt [31:0] $end
$var wire 3 p funct3 [2:0] $end
$upscope $end
$scope module RD1Eflopclr $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 Q clr $end
$var wire 32 K d [31:0] $end
$var reg 32 q q [31:0] $end
$upscope $end
$scope module RD2Eflopclr $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 Q clr $end
$var wire 32 L d [31:0] $end
$var reg 32 r q [31:0] $end
$upscope $end
$scope module PCEflopclr $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 Q clr $end
$var wire 32 W d [31:0] $end
$var reg 32 s q [31:0] $end
$upscope $end
$scope module Rs1Eflopclr $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 Q clr $end
$var wire 5 4 d [4:0] $end
$var reg 5 t q [4:0] $end
$upscope $end
$scope module Rs2Eflopclr $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 Q clr $end
$var wire 5 5 d [4:0] $end
$var reg 5 u q [4:0] $end
$upscope $end
$scope module RdEflopclr $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 Q clr $end
$var wire 5 v d [11:7] $end
$var reg 5 w q [4:0] $end
$upscope $end
$scope module ImmExtEflopclr $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 Q clr $end
$var wire 32 Y d [31:0] $end
$var reg 32 x q [31:0] $end
$upscope $end
$scope module PCPlus4Eflopclr $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 Q clr $end
$var wire 32 X d [31:0] $end
$var reg 32 y q [31:0] $end
$upscope $end
$scope module SrcAEMux $end
$var wire 32 Z d0 [31:0] $end
$var wire 32 M d1 [31:0] $end
$var wire 32 B d2 [31:0] $end
$var wire 2 @ s [1:0] $end
$var wire 32 _ y [31:0] $end
$upscope $end
$scope module WDEMux $end
$var wire 32 [ d0 [31:0] $end
$var wire 32 M d1 [31:0] $end
$var wire 32 B d2 [31:0] $end
$var wire 2 A s [1:0] $end
$var wire 32 ` y [31:0] $end
$upscope $end
$scope module SrcBEmux $end
$var wire 32 ` d0 [31:0] $end
$var wire 32 ] d1 [31:0] $end
$var wire 1 ; s $end
$var wire 32 a y [31:0] $end
$upscope $end
$scope module alu_inst $end
$var wire 32 _ A [31:0] $end
$var wire 32 a B [31:0] $end
$var wire 4 : alu_control [3:0] $end
$var wire 32 b Result [31:0] $end
$var wire 1 ? Zero $end
$var reg 32 z res [31:0] $end
$upscope $end
$scope module ALUReMflop $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 32 b d [31:0] $end
$var reg 32 { q [31:0] $end
$upscope $end
$scope module WMMflop $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 32 ` d [31:0] $end
$var reg 32 | q [31:0] $end
$upscope $end
$scope module RdMflop $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 5 9 d [4:0] $end
$var reg 5 } q [4:0] $end
$upscope $end
$scope module PCPlus4Mflop $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 32 ^ d [31:0] $end
$var reg 32 ~ q [31:0] $end
$upscope $end
$scope module ALUReWBflop $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 32 B d [31:0] $end
$var reg 32 !! q [31:0] $end
$upscope $end
$scope module rdWflop $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 32 D d [31:0] $end
$var reg 32 "! q [31:0] $end
$upscope $end
$scope module RdWflop $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 5 E d [4:0] $end
$var reg 5 #! q [4:0] $end
$upscope $end
$scope module PCPlus4Wflop $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 32 c d [31:0] $end
$var reg 32 $! q [31:0] $end
$upscope $end
$scope module ResultWMux $end
$var wire 32 d d0 [31:0] $end
$var wire 32 e d1 [31:0] $end
$var wire 32 f d2 [31:0] $end
$var wire 2 I s [1:0] $end
$var wire 32 M y [31:0] $end
$upscope $end
$upscope $end
$scope module controller_inst $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 7 %! op [6:0] $end
$var wire 3 &! funct3 [14:12] $end
$var wire 7 '! funct7 [31:25] $end
$var wire 1 Q E_flush $end
$var wire 1 ? ZeroE $end
$var wire 1 F M_we_rf $end
$var wire 1 J W_we_rf $end
$var wire 1 G M_we_dm $end
$var wire 1 = E_pcsrc $end
$var wire 2 < E_sel_result [1:0] $end
$var wire 2 I W_sel_result [1:0] $end
$var wire 4 : E_alu_control [3:0] $end
$var wire 1 ; E_sel_alu_src_b $end
$var wire 3 6 D_sel_ext [2:0] $end
$var wire 1 > E_we_rf $end
$var wire 1 (! D_we_rf $end
$var wire 1 )! D_we_dm $end
$var wire 1 *! D_jump $end
$var wire 1 +! D_branch $end
$var wire 1 ,! D_sel_alu_src_b $end
$var wire 2 -! D_sel_result [1:0] $end
$var wire 4 .! D_alu_control [3:0] $end
$var wire 2 /! ALUOp [1:0] $end
$var wire 1 0! E_we_dm $end
$var wire 1 1! E_jump $end
$var wire 1 2! E_branch $end
$var wire 2 3! E_sel_res_mid [1:0] $end
$var wire 2 4! M_sel_res_mid [1:0] $end
$scope module md $end
$var wire 7 %! Op [6:0] $end
$var reg 1 5! RegWrite $end
$var reg 3 6! ImmSrc [2:0] $end
$var reg 1 7! ALUSrc $end
$var reg 1 8! MemWrite $end
$var reg 2 9! ResultSrc [1:0] $end
$var reg 1 :! Branch $end
$var reg 2 ;! ALUOp [1:0] $end
$var reg 1 <! Jump $end
$upscope $end
$scope module alu_dec $end
$var wire 2 /! ALUOp [1:0] $end
$var wire 3 &! funct3 [14:12] $end
$var wire 1 =! funct7b5 $end
$var wire 1 >! opb5 $end
$var reg 4 ?! alu_control [3:0] $end
$var wire 1 @! r_sub $end
$upscope $end
$scope module RWE_reg $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 Q clr $end
$var wire 1 (! d [0:0] $end
$var reg 1 A! q [0:0] $end
$upscope $end
$scope module RSE_reg $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 Q clr $end
$var wire 2 -! d [1:0] $end
$var reg 2 B! q [1:0] $end
$upscope $end
$scope module MWE_reg $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 Q clr $end
$var wire 1 )! d [0:0] $end
$var reg 1 C! q [0:0] $end
$upscope $end
$scope module JE_reg $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 Q clr $end
$var wire 1 *! d [0:0] $end
$var reg 1 D! q [0:0] $end
$upscope $end
$scope module BE_reg $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 Q clr $end
$var wire 1 +! d [0:0] $end
$var reg 1 E! q [0:0] $end
$upscope $end
$scope module ALUConE_reg $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 Q clr $end
$var wire 4 .! d [3:0] $end
$var reg 4 F! q [3:0] $end
$upscope $end
$scope module ASrcE_reg $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 Q clr $end
$var wire 1 ,! d [0:0] $end
$var reg 1 G! q [0:0] $end
$upscope $end
$scope module RWM_reg $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 > d [0:0] $end
$var reg 1 H! q [0:0] $end
$upscope $end
$scope module RSM_reg $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 2 < d [1:0] $end
$var reg 2 I! q [1:0] $end
$upscope $end
$scope module MWM_reg $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 0! d [0:0] $end
$var reg 1 J! q [0:0] $end
$upscope $end
$scope module RWWB_reg $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 1 F d [0:0] $end
$var reg 1 K! q [0:0] $end
$upscope $end
$scope module RSWB_reg $end
$var wire 1 . clk $end
$var wire 1 / rst_n $end
$var wire 2 4! d [1:0] $end
$var reg 2 L! q [1:0] $end
$upscope $end
$upscope $end
$scope module hazard_inst $end
$var wire 5 4 D_rf_a1 [4:0] $end
$var wire 5 5 D_rf_a2 [4:0] $end
$var wire 5 7 E_rf_a1 [4:0] $end
$var wire 5 8 E_rf_a2 [4:0] $end
$var wire 5 9 E_rf_a3 [4:0] $end
$var wire 5 E M_rf_a3 [4:0] $end
$var wire 5 H W_rf_a3 [4:0] $end
$var wire 1 = E_pcsrc $end
$var wire 1 M! E_sel_result0 $end
$var wire 1 F M_we_rf $end
$var wire 1 J W_we_rf $end
$var wire 1 N F_stall $end
$var wire 1 O D_flush $end
$var wire 1 P D_stall $end
$var wire 1 Q E_flush $end
$var reg 2 N! E_fd_A [1:0] $end
$var reg 2 O! E_fd_B [1:0] $end
$var wire 1 P! lwStall $end
$upscope $end
$upscope $end
$scope begin Block95_44 $end
$var integer 32 Q! j [31:0] $end
$upscope $end
$scope begin Block96_45 $end
$var integer 32 R! j [31:0] $end
$upscope $end
$scope task load_imem_hex $end
$var reg 1024 S! filename [1023:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 !!
0"
b0 "!
b0 #
b0 #!
bx $
b0 $!
0%
b0 %!
b0 &
b0 &!
b0 '
b0 '!
bx (
0(!
0)
0)!
bx *
0*!
bx +
0+!
b0 ,
0,!
b0 -
b0 -!
0.
b100 .!
0/
b0 /!
00
00!
b0 1
01!
bx 2
02!
b0 3
bz 3!
b0 4
b0 4!
b0 5
05!
b0 6
b0 6!
b0 7
07!
b0 8
08!
b0 9
b0 9!
b0 :
0:!
0;
b0 ;!
b0 <
0<!
0=
0=!
0>
0>!
1?
b100 ?!
b0 @
0@!
b0 A
0A!
b0 B
b0 B!
b0 C
0C!
bx D
0D!
b0 E
0E!
0F
b0 F!
0G
0G!
b0 H
0H!
b0 I
b0 I!
0J
0J!
b0 K
0K!
b0 L
b0 L!
b0 M
0M!
0N
b0 N!
0O
b0 O!
0P
0P!
0Q
b1000000000000 Q!
1R
b1000000000000 R!
bx S
b111001101101101011011110110101101100101010111110110010001101111011011100110010100101110011010000110010101111000 S!
b100 T
b0 U
b100 V
b0 W
b0 X
b0 Y
b0 Z
b0 [
b0 \
b0 ]
b0 ^
b0 _
b0 `
b0 a
b0 b
b0 c
b0 d
b0 e
b0 f
1g
b0 h
1i
b0 j
1k
b0 l
1m
b0 n
b0 o
b0 p
b0 q
b0 r
b0 s
b0 t
b0 u
b0 v
b0 w
b0 x
b0 y
b0 z
b0 {
b0 |
b0 }
b0 ~
$end
#5000
1!
b11011110101011011100001010110111 $
b0 (
b11011110101011011100001010110111 *
b0 +
1.
b11011110101011011100001010110111 2
b0 D
0R
#10000
0!
0.
1R
#15000
1!
1.
0R
#20000
0!
0.
1R
#25000
1!
1.
0R
#30000
0!
0.
1R
#35000
1!
1.
0R
#40000
0!
0.
1R
#45000
1!
1.
0R
#50000
0!
0.
1R
#55000
1!
1.
0R
#60000
0!
0.
1R
#65000
1!
1.
0R
#70000
0!
0.
1R
#75000
1!
1.
0R
#80000
0!
0.
1R
#85000
1!
1.
0R
#90000
0!
0.
1R
#95000
1!
1"
b100 #
b110111 %!
b100 &!
b1101111 '!
1(!
b1 ,
1,!
1.
b1100 .!
1/
b11 /!
b100 1
b11011110101011011100001010110111 3
b11011 4
b1010 5
15!
b11 6
b11 6!
17!
08!
b0 9!
b100 :
0:!
b11 ;!
0<!
1=!
1>!
b1100 ?!
1@!
b100 F!
0P!
0R
b1000 T
b1000 V
b100 X
b11011110101011011100000000000000 Y
b100 h
b11011110101011011100001010110111 j
b100 n
b11011110101011011100000000000000 o
b100 p
b101 v
b0 z
#100000
0!
0.
1R
#105000
1!
b1000 #
b11101010111100101000001010010011 $
b11101010111100101000001010010011 *
b10 ,
1.
b1000 1
b11101010111100101000001010010011 2
b11011 7
b1010 8
b101 9
b1100 :
1;
0=
1>
0?
1A!
b1100 F!
1G!
b0 N!
b0 O!
0P!
0R
b1100 T
b11011110101011011100000000000000 U
b1100 V
b100 W
b1000 X
b11011110101011011100000000000000 ]
b100 ^
b11011110101011011100000000000000 a
b11011110101011011100000000000000 b
b1000 h
b100 l
b1000 n
b11011 t
b1010 u
b101 w
b11011110101011011100000000000000 x
b100 y
b11011110101011011100000000000000 z
#110000
0!
0.
1R
#115000
1!
b1100 #
b10001100110111 $
b10011 %!
b11011110101011011100000000000000 &
b0 &!
b1110101 '!
b10001100110111 *
b11 ,
b110111101010110111000000000000 -
1.
b100 .!
b10 /!
b1100 1
b10001100110111 2
b11101010111100101000001010010011 3
b101 4
b1111 5
15!
b0 6
b0 6!
17!
08!
b0 9!
0:!
b10 ;!
0<!
1=!
0>!
b100 ?!
0@!
b11011110101011011100000000000000 B
b101 E
1F
1H!
b0 N!
b0 O!
0P!
0R
b10000 T
b11011110101011011100000000000100 U
b10000 V
b1000 W
b1100 X
b11111111111111111111111010101111 Y
b100 \
b1000 ^
b0 _
b0 `
b100 c
b1100 h
b11101010111100101000001010010011 j
b1000 l
b1100 n
b11111111111111111111111010101111 o
b0 p
b100 s
b101 v
b1000 y
b11011110101011011100000000000000 {
b101 }
b100 ~
#120000
0!
0.
1R
#125000
1!
b11011110101011011100000000000000 !!
b10000 #
b101 #!
b110000001100010011 $
b100 $!
b110111 %!
b10 &!
b0 '!
b110000001100010011 *
b100 ,
1.
b1100 .!
b11 /!
b10000 1
b110000001100010011 2
b10001100110111 3
b0 4
b0 5
15!
b11 6
b11 6!
b101 7
17!
b1111 8
08!
b0 9!
b100 :
0:!
b11 ;!
0<!
0=!
1>!
0?
b1100 ?!
b10 @
0@!
b100 F!
b101 H
1J
1K!
b11011110101011011100000000000000 M
b10 N!
b0 O!
0P!
0R
b10100 T
b11111111111111111111111010110111 U
b10100 V
b1100 W
b10000 X
b10000000000000 Y
b1000 \
b11111111111111111111111010101111 ]
b1100 ^
b11011110101011011100000000000000 _
b0 `
b11111111111111111111111010101111 a
b11011110101011011011111010101111 b
b1000 c
b11011110101011011100000000000000 d
b100 f
b10000 h
b10001100110111 j
b1100 l
b10000 n
b10000000000000 o
b10 p
b1000 s
b101 t
b1111 u
b110 v
b11111111111111111111111010101111 x
b1100 y
b11011110101011011011111010101111 z
b1000 ~
#130000
0!
0.
1R
#135000
1!
b10100 #
b10100110010000000100011 $
b1000 $!
b10011 %!
b11011110101011011011111010101111 &
b0 &!
b0 '!
b10100110010000000100011 *
b101 ,
b110111101010110110111110101011 -
1.
b100 .!
b10 /!
b10100 1
b10100110010000000100011 2
b110000001100010011 3
b110 4
15!
b0 6
b0 6!
b0 7
17!
b0 8
08!
b110 9
b0 9!
b1100 :
0:!
b10 ;!
0<!
0=!
0>!
0?
b100 ?!
b0 @
0@!
b11011110101011011011111010101111 B
b1100 F!
b11011110101011011100000000000000 M
b0 N!
b0 O!
0P!
0R
b11000 T
b10000000001100 U
b11000 V
b10000 W
b10100 X
b0 Y
b1100 \
b10000000000000 ]
b10000 ^
b0 _
b0 `
b10000000000000 a
b10000000000000 b
b1100 c
b1000 f
b10100 h
b110000001100010011 j
b10000 l
b10100 n
b0 o
b0 p
b1100 s
b0 t
b0 u
b110 v
b110 w
b10000000000000 x
b10000 y
b10000000000000 z
b11011110101011011011111010101111 {
b1100 ~
#140000
0!
0.
1R
#145000
1!
b11011110101011011011111010101111 !!
b11000 #
b1101111 $
b1100 $!
b100011 %!
b10000000000000 &
b10 &!
b0 '!
0(!
1)!
b1101111 *
b110 ,
b100000000000 -
1.
b100 .!
b0 /!
b11000 1
b1101111 2
b10100110010000000100011 3
b101 5
05!
b1 6
b1 6!
b110 7
17!
18!
b0 9!
b100 :
0:!
b0 ;!
0<!
0=
0=!
1>!
0?
b100 ?!
b10 @
0@!
b10000000000000 B
b110 E
b100 F!
b11011110101011011100000000000000 L
b11011110101011011011111010101111 M
b10 N!
b0 O!
0P!
0R
b11100 T
b10000 U
b11100 V
b10100 W
b11000 X
b0 Y
b10000 \
b0 ]
b10100 ^
b10000000000000 _
b0 `
b0 a
b10000000000000 b
b10000 c
b11011110101011011011111010101111 d
b1100 f
b11000 h
b10100110010000000100011 j
b10100 l
b11000 n
b0 o
b10 p
b10000 s
b110 t
b0 v
b0 x
b10100 y
b10000000000000 z
b10000000000000 {
b110 }
b10000 ~
#150000
0!
0.
b11011110101011011011111010101111 L
1R
#155000
1!
b10000000000000 !!
b11100 #
b110 #!
b10011 $
b10000 $!
b1101111 %!
b0 &!
b0 '!
1(!
0)!
b10011 *
1*!
b111 ,
0,!
b10 -!
1.
10!
b11100 1
b10011 2
b1101111 3
b0 4
b0 5
15!
b100 6
b100 6!
07!
b101 8
08!
b0 9
b10 9!
0:!
b0 ;!
1<!
0=!
0>
1>!
b100 ?!
0A!
1C!
b110 H
b0 L
b10000000000000 M
b10 N!
b0 O!
0P!
0R
b100000 T
b10100 U
b100000 V
b11000 W
b11100 X
b11011110101011011011111010101111 [
b10100 \
b11000 ^
b10000000000000 _
b11011110101011011011111010101111 `
b0 a
b10100 c
b10000000000000 d
b10000 f
b11100 h
b1101111 j
b11000 l
b11100 n
b0 o
b0 p
b11011110101011011011111010101111 r
b10100 s
b101 u
b0 v
b0 w
b11000 y
b10100 ~
#160000
0!
0.
1R
#165000
1!
b100000 #
b10100 $!
1%
b10011 %!
b0 &!
b11011110101011011011111010101111 '
b0 '!
0*!
b1000 ,
1,!
b0 -!
1.
b10 /!
00!
b100000 1
11!
b10011 3
15!
b0 6
b0 6!
b0 7
17!
b0 8
08!
b0 9!
0:!
0;
b10 ;!
b10 <
0<!
1=
0=!
1>
0>!
1?
b100 ?!
b0 @
0@!
1A!
b10 B!
b11011110101011011011111010101111 C
0C!
1D!
b0 E
0F
1G
0G!
0H!
1J!
b10000000000000 M
0M!
b0 N!
1O
b0 O!
1Q
0R
b100100 T
b11000 U
b11000 V
b11100 W
b100000 X
b0 [
b11000 \
b11100 ^
b0 _
b0 `
b0 a
b0 b
b11000 c
b10100 f
b100000 h
b10011 j
b11100 l
b100000 n
b0 o
b0 r
b11000 s
b0 t
b0 u
b0 v
b11100 y
b0 z
b11011110101011011011111010101111 |
b0 }
b11000 ~
#170000
0!
0.
1R
#175000
1!
b11000 #
b0 #!
b11000 $!
0%
b0 %!
b0 &
b0 &!
b0 '
b0 '!
0(!
1)
b110 ,
0,!
b0 -
1.
b0 /!
10
b11000 1
01!
b0 3
b10 4!
05!
b0 6!
07!
08!
b0 9!
b0 :
0:!
b0 ;!
b0 <
0<!
0=
0=!
0>
0>!
b100 ?!
0A!
b0 B
b0 B!
b0 C
0D!
1F
b0 F!
0G
b0 H
1H!
b10 I!
0J
0J!
0K!
b10000000000000 M
0M!
b0 N!
0O
b0 O!
0Q
0R
b11100 T
b0 U
b11100 V
b0 W
b0 X
b0 \
b0 ^
b0 _
b0 `
b11100 c
b11000 f
b11000 h
b0 j
b0 l
b0 n
b0 o
b0 s
b0 v
b0 y
b0 z
b0 {
b0 |
b11100 ~
#180000
0!
0.
1R
#185000
1!
b0 !!
b11100 #
b11100 $!
b10011 %!
b0 &!
b0 '!
1(!
b111 ,
1,!
1.
b10 /!
b11100 1
b10011 3
b0 4!
15!
b0 6!
17!
08!
b0 9!
b100 :
0:!
b10 ;!
0<!
0=!
0>!
b100 ?!
0F
b100 F!
0H!
b10 I
b0 I!
1J
1K!
b10 L!
b11100 M
b0 N!
b0 O!
0R
b100000 T
b100000 V
b11000 W
b11100 X
b0 _
b0 `
b0 c
b0 d
b11100 f
b11100 h
b10011 j
b11000 l
b11100 n
b0 o
b0 v
b0 z
b0 ~
#190000
0!
0.
1R
#195000
1!
1.
0R
