$date
	Fri Jul 31 21:49:18 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SOP_02 $end
$var wire 1 ! out1 $end
$var wire 1 " out2 $end
$var wire 1 # out3 $end
$var wire 1 $ out4 $end
$var wire 1 % out5 $end
$var wire 1 & out6 $end
$var wire 1 ' out7 $end
$var reg 1 ( A $end
$var reg 1 ) B $end
$var reg 1 * C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
1#
1"
1!
$end
#1
1'
1$
0#
1*
#2
0'
0$
1#
0"
0*
1)
#3
0#
1*
#4
1#
1"
0!
0*
0)
1(
#5
0#
1*
#6
1'
1%
0"
1#
1)
0*
#7
0%
1&
0#
1*
#8
