# Verilog å¿«é€Ÿä»¿çœŸæ­å»ºæ–¹æ¡ˆæ€»ç»“

## ğŸ¯ ä½ ç°åœ¨æ‹¥æœ‰çš„å®Œæ•´æ–¹æ¡ˆ

æˆ‘ä¸ºä½ åˆ›å»ºäº†ä¸€å¥—å®Œæ•´çš„ Verilog ä»¿çœŸå¿«é€Ÿæ­å»ºç³»ç»Ÿï¼ŒåŒ…å«ä»¥ä¸‹æ ¸å¿ƒç»„ä»¶ï¼š

### 1ï¸âƒ£ æ ¸å¿ƒè„šæœ¬ï¼š`create_verilog_project.py`

**åŠŸèƒ½**ï¼šä¸€é”®ç”Ÿæˆå®Œæ•´çš„ Verilog é¡¹ç›®æ¡†æ¶

**ç‰¹ç‚¹**ï¼š
- âœ… è‡ªåŠ¨åˆ›å»ºé¡¹ç›®ç›®å½•ç»“æ„ï¼ˆrtl/sim/ï¼‰
- âœ… è‡ªåŠ¨ç”Ÿæˆ RTL æ¨¡å—æ–‡ä»¶ï¼ˆå¸¦æ¸…æ™°çš„ç¼–è¾‘æŒ‡å¯¼ï¼‰
- âœ… è‡ªåŠ¨ç”Ÿæˆ Testbenchï¼ˆå¸¦å®Œæ•´çš„æµ‹è¯•æ¡†æ¶ï¼‰
- âœ… è‡ªåŠ¨ç”Ÿæˆ Makefileï¼ˆé›†æˆç¼–è¯‘å’Œä»¿çœŸå‘½ä»¤ï¼‰
- âœ… è‡ªåŠ¨ç”Ÿæˆ READMEï¼ˆé¡¹ç›®è¯´æ˜æ–‡æ¡£ï¼‰

**ä½¿ç”¨æ–¹æ³•**ï¼š
```bash
python create_verilog_project.py <é¡¹ç›®å> "<è¾“å…¥ä¿¡å·> / <è¾“å‡ºä¿¡å·>"
```

**å®é™…ä¾‹å­**ï¼š
```bash
# ä¸é—¨
python create_verilog_project.py and_gate "a b / y"

# 4ä½åŠ æ³•å™¨
python create_verilog_project.py adder_4bit "a[3:0] b[3:0] cin / sum[3:0] cout"

# æ—¶é’Ÿç”Ÿæˆå™¨ï¼ˆä»…è¾“å‡ºï¼‰
python create_verilog_project.py clk_gen "/ clk"

# ç›‘è§†å™¨ï¼ˆä»…è¾“å…¥ï¼‰
python create_verilog_project.py monitor "sig1 sig2 /"
```

---

### 2ï¸âƒ£ é¡¹ç›®ç®¡ç†å·¥å…·ï¼š`manage_verilog_projects.py`

**åŠŸèƒ½**ï¼šæ‰¹é‡ç®¡ç†å¤šä¸ª Verilog é¡¹ç›®

**å‘½ä»¤**ï¼š
```bash
python manage_verilog_projects.py list       # åˆ—å‡ºæ‰€æœ‰é¡¹ç›®
python manage_verilog_projects.py compile    # ç¼–è¯‘æ‰€æœ‰é¡¹ç›®
python manage_verilog_projects.py simulate   # ä»¿çœŸæ‰€æœ‰é¡¹ç›®
python manage_verilog_projects.py clean      # æ¸…ç†æ‰€æœ‰é¡¹ç›®
python manage_verilog_projects.py report     # ç”Ÿæˆé¡¹ç›®æŠ¥å‘Š
python manage_verilog_projects.py show <name> # æ˜¾ç¤ºé¡¹ç›®è¯¦æƒ…
```

---

### 3ï¸âƒ£ æ–‡æ¡£èµ„æº

| æ–‡ä»¶ | å†…å®¹ | ç”¨é€” |
|------|------|------|
| `VERILOG_QUICK_START.md` | å®Œæ•´çš„å¿«é€Ÿå¼€å§‹æŒ‡å— | è¯¦ç»†å­¦ä¹  |
| `QUICK_REFERENCE.md` | å¿«é€Ÿå‚è€ƒå¡ | é€ŸæŸ¥ |
| é¡¹ç›®å†… `README.md` | é¡¹ç›®è¯´æ˜ | äº†è§£é¡¹ç›®ç»“æ„ |

---

## ğŸ“‹ å®Œæ•´å·¥ä½œæµç¨‹

### Step 1: åˆ›å»ºé¡¹ç›®
```bash
cd /d/iverilog
python create_verilog_project.py my_module "a b / y"
```

**ç”Ÿæˆå†…å®¹**ï¼š
```
my_module/
â”œâ”€â”€ rtl/my_module.v        # â† ç¼–è¾‘è¿™ä¸ªï¼ˆåŠ å…¥ä½ çš„é€»è¾‘ï¼‰
â”œâ”€â”€ sim/my_module_tb.v     # â† ç¼–è¾‘è¿™ä¸ªï¼ˆåŠ å…¥æµ‹è¯•å‘é‡ï¼‰
â”œâ”€â”€ Makefile               # â† è¿è¡Œ make
â””â”€â”€ README.md              # â† é¡¹ç›®è¯´æ˜
```

---

### Step 2: ç¼–è¾‘ RTL æ¨¡å—

æ‰“å¼€ `rtl/my_module.v`ï¼Œåœ¨ä»¥ä¸‹éƒ¨åˆ†æ·»åŠ é€»è¾‘ï¼š

```verilog
// ============================================
// ç»„åˆé€»è¾‘/æ—¶åºé€»è¾‘å®ç°
// ============================================
assign y = a & b;  // â† åœ¨è¿™é‡Œæ·»åŠ ä½ çš„å®ç°
```

---

### Step 3: ç¼–è¾‘ Testbench

æ‰“å¼€ `sim/my_module_tb.v`ï¼Œåœ¨æµ‹è¯•ç”¨ä¾‹éƒ¨åˆ†æ·»åŠ æµ‹è¯•å‘é‡ï¼š

```verilog
// ============================================
// æµ‹è¯•ç”¨ä¾‹
// ============================================
#10 a = 0; b = 0;
#10 a = 0; b = 1;
#10 a = 1; b = 0;
#10 a = 1; b = 1;
```

---

### Step 4: è¿è¡Œä»¿çœŸ

```bash
cd my_module

# å®Œæ•´æµç¨‹ï¼ˆæ¨èï¼‰
make

# æˆ–åˆ†æ­¥æ‰§è¡Œ
make compile    # ç¼–è¯‘
make simulate   # ä»¿çœŸ
make view       # æŸ¥çœ‹æ³¢å½¢ï¼ˆéœ€è¦GTKWaveï¼‰
make clean      # æ¸…ç†
```

---

## ğŸ” å·²æ¼”ç¤ºçš„å®Œæ•´ä¾‹å­

### ä¾‹1ï¼šä¸é—¨ï¼ˆAND Gateï¼‰

**é¡¹ç›®**ï¼š`and_gate`

**RTL å®ç°**ï¼š
```verilog
assign y = a & b;
```

**æµ‹è¯•ç»“æœ**ï¼šâœ… é€šè¿‡ï¼ˆ4ä¸ªæµ‹è¯•ç”¨ä¾‹ï¼‰

**ä»¿çœŸè¾“å‡º**ï¼š
```
@   0 ns : a=0, b=0, y=0  âœ“
@  30 ns : a=0, b=1, y=0  âœ“
@  50 ns : a=1, b=0, y=0  âœ“
@  70 ns : a=1, b=1, y=1  âœ“
```

---

### ä¾‹2ï¼š4ä½åŠ æ³•å™¨ï¼ˆ4-bit Adderï¼‰

**é¡¹ç›®**ï¼š`adder_4bit`

**RTL å®ç°**ï¼š
```verilog
wire [4:0] temp_sum;
assign temp_sum = a + b + cin;
assign sum = temp_sum[3:0];
assign cout = temp_sum[4];
```

**æµ‹è¯•ç»“æœ**ï¼šâœ… é€šè¿‡ï¼ˆåŒ…æ‹¬è¿›ä½æµ‹è¯•å’Œéšæœºæµ‹è¯•ï¼‰

**ä»¿çœŸè¾“å‡ºç¤ºä¾‹**ï¼š
```
Test 1:  0 +  0 + 0 =  0 (cout=0)      âœ“
Test 2:  3 +  5 + 0 =  8 (cout=0)      âœ“
Test 3: 15 +  1 + 0 =  0 (cout=1)      âœ“ [äº§ç”Ÿè¿›ä½]
Test 4: 15 + 15 + 1 = 15 (cout=1)      âœ“ [äº§ç”Ÿè¿›ä½]
```

---

## ğŸ’¡ å…³é”®ä¼˜åŠ¿

| ç‰¹æ€§ | ä¼ ç»Ÿæ–¹æ³• | æœ¬æ–¹æ¡ˆ |
|------|---------|--------|
| æ‰‹åŠ¨åˆ›å»ºç›®å½• | â³ æ‰‹åŠ¨åˆ›å»º | âš¡ è‡ªåŠ¨ç”Ÿæˆ |
| ç¼–å†™æ¨¡å—æ¡†æ¶ | â³ æ‰‹åŠ¨ç¼–å†™ | âš¡ æ¨¡æ¿å·²å‡†å¤‡ |
| ç¼–å†™æµ‹è¯•æ¡†æ¶ | â³ æ‰‹åŠ¨ç¼–å†™ | âš¡ æ¡†æ¶å·²å®Œæˆ |
| Makefile | â³ æ‰‹åŠ¨é…ç½® | âš¡ è‡ªåŠ¨ç”Ÿæˆ |
| æ³¢å½¢æŸ¥çœ‹ | â³ æ‰‹åŠ¨è®¾ç½® | âš¡ è‡ªåŠ¨æ”¯æŒ |
| **æ€»æ—¶é—´** | **>30åˆ†é’Ÿ** | **<2åˆ†é’Ÿ** |

---

## ğŸ“Š å¿«é€Ÿæ¦‚è§ˆ

### ç”Ÿæˆçš„é¡¹ç›®ç»“æ„

```
project_name/
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ project_name.v           # RTL å®ç°
â”‚       â”œâ”€â”€ è¾“å…¥ç«¯å£å£°æ˜          # è‡ªåŠ¨ç”Ÿæˆ
â”‚       â”œâ”€â”€ è¾“å‡ºç«¯å£å£°æ˜          # è‡ªåŠ¨ç”Ÿæˆ
â”‚       â””â”€â”€ [ä½ çš„é€»è¾‘]           # ä½ è¦å¡«å†™çš„éƒ¨åˆ†
â”‚
â”œâ”€â”€ sim/
â”‚   â””â”€â”€ project_name_tb.v        # Testbench
â”‚       â”œâ”€â”€ ä¿¡å·å£°æ˜              # è‡ªåŠ¨ç”Ÿæˆ
â”‚       â”œâ”€â”€ æ¨¡å—å®ä¾‹åŒ–            # è‡ªåŠ¨ç”Ÿæˆ
â”‚       â”œâ”€â”€ åˆå§‹åŒ–å—              # è‡ªåŠ¨ç”Ÿæˆ
â”‚       â”œâ”€â”€ æ³¢å½¢æ–‡ä»¶è®¾ç½®          # è‡ªåŠ¨ç”Ÿæˆ
â”‚       â”œâ”€â”€ ç›‘æ§å™¨                # è‡ªåŠ¨ç”Ÿæˆ
â”‚       â””â”€â”€ [ä½ çš„æµ‹è¯•ç”¨ä¾‹]       # ä½ è¦å¡«å†™çš„éƒ¨åˆ†
â”‚
â”œâ”€â”€ Makefile                     # è‡ªåŠ¨åŒ–è„šæœ¬
â”‚   â”œâ”€â”€ compile                  # ç¼–è¯‘
â”‚   â”œâ”€â”€ simulate                 # ä»¿çœŸ
â”‚   â”œâ”€â”€ view                     # æ³¢å½¢æŸ¥çœ‹
â”‚   â””â”€â”€ clean                    # æ¸…ç†
â”‚
â””â”€â”€ README.md                    # é¡¹ç›®è¯´æ˜
```

---

## ğŸš€ å¿«é€Ÿå‘½ä»¤é€ŸæŸ¥

```bash
# ç”Ÿæˆé¡¹ç›®
python create_verilog_project.py name "inputs / outputs"

# è¿›å…¥é¡¹ç›®
cd name

# ç¼–è¯‘
make compile

# ä»¿çœŸ
make simulate

# æŸ¥çœ‹æ³¢å½¢
make view

# æ¸…ç†
make clean

# æ‰¹é‡ç®¡ç†
python ../manage_verilog_projects.py list
python ../manage_verilog_projects.py compile
python ../manage_verilog_projects.py simulate
```

---

## ğŸ“š æ–‡æ¡£ä½“ç³»

```
/d/iverilog/
â”œâ”€â”€ create_verilog_project.py      â† ä½¿ç”¨è¿™ä¸ªç”Ÿæˆé¡¹ç›®
â”œâ”€â”€ manage_verilog_projects.py      â† ä½¿ç”¨è¿™ä¸ªç®¡ç†é¡¹ç›®
â”œâ”€â”€ VERILOG_QUICK_START.md          â† è¯¦ç»†æŒ‡å—ï¼ˆæ¨èæ–°æ‰‹è¯»ï¼‰
â”œâ”€â”€ QUICK_REFERENCE.md              â† é€ŸæŸ¥è¡¨
â””â”€â”€ [å¤šä¸ªé¡¹ç›®ç›®å½•]/
    â”œâ”€â”€ rtl/
    â”œâ”€â”€ sim/
    â”œâ”€â”€ Makefile
    â””â”€â”€ README.md
```

---

## âœ¨ åç»­æ”¹è¿›å»ºè®®

### å¦‚æœä½ æƒ³è¿›ä¸€æ­¥å®Œå–„ç³»ç»Ÿï¼Œå¯ä»¥è€ƒè™‘ï¼š

1. **è‡ªåŠ¨åŒ–æµ‹è¯•éªŒè¯**
   - ç¼–å†™è„šæœ¬è‡ªåŠ¨æ£€æŸ¥ä»¿çœŸç»“æœ
   - æ”¯æŒ Assertion éªŒè¯

2. **æ³¢å½¢æ¯”å¯¹**
   - è‡ªåŠ¨ç”Ÿæˆé¢„æœŸæ³¢å½¢
   - ä¸ä»¿çœŸæ³¢å½¢å¯¹æ¯”

3. **ä»£ç è¦†ç›–ç‡**
   - ç»Ÿè®¡æµ‹è¯•è¦†ç›–ç‡
   - ç”Ÿæˆè¦†ç›–ç‡æŠ¥å‘Š

4. **å¤šæ¨¡å—é›†æˆ**
   - æ”¯æŒç”Ÿæˆå¤šæ¨¡å—é›†æˆé¡¹ç›®
   - è‡ªåŠ¨è¿æ¥ç«¯å£

5. **CI/CD é›†æˆ**
   - ä¸ GitHub Actions é›†æˆ
   - è‡ªåŠ¨è¿è¡Œä»¿çœŸæ£€æŸ¥

6. **å¯è§†åŒ–ç•Œé¢**
   - å¼€å‘ GUI é¡¹ç›®ç”Ÿæˆå·¥å…·
   - å›¾å½¢åŒ–æ³¢å½¢æŸ¥çœ‹

---

## ğŸ“ å­¦ä¹ å»ºè®®

### åˆçº§ï¼ˆç°åœ¨ï¼‰
1. ä½¿ç”¨è„šæœ¬ç”Ÿæˆé¡¹ç›®
2. å­¦ä¹ åŸºæœ¬çš„ Verilog è¯­æ³•
3. å®ç°ç®€å•çš„ç»„åˆé€»è¾‘ç”µè·¯
4. ç¼–å†™åŸºç¡€æµ‹è¯•ç”¨ä¾‹

### ä¸­çº§ï¼ˆä¸‹ä¸€æ­¥ï¼‰
1. å­¦ä¹ æ—¶åºé€»è¾‘å’Œæ—¶é’Ÿ
2. å®ç°çŠ¶æ€æœºå’Œè®¡æ•°å™¨
3. å­¦ä¹  Testbench é«˜çº§æŠ€å·§ï¼ˆTaskã€Functionï¼‰
4. å­¦ä¹ æ³¢å½¢åˆ†æå’Œè°ƒè¯•

### é«˜çº§ï¼ˆè¿›é˜¶ï¼‰
1. å­¦ä¹ å‚æ•°åŒ–è®¾è®¡
2. å­¦ä¹  SystemVerilog ç‰¹æ€§
3. å­¦ä¹ éªŒè¯æ–¹æ³•ï¼ˆUVMï¼‰
4. å­¦ä¹ æ€§èƒ½ä¼˜åŒ–

---

## â“ FAQ

**Q: å¯ä»¥åˆ é™¤å·²ç”Ÿæˆçš„é¡¹ç›®å—ï¼Ÿ**
A: å¯ä»¥ï¼Œç›´æ¥åˆ é™¤é¡¹ç›®æ–‡ä»¶å¤¹å³å¯ã€‚

**Q: èƒ½ä¿®æ”¹è‡ªåŠ¨ç”Ÿæˆçš„ Makefile å—ï¼Ÿ**
A: å¯ä»¥ï¼ŒMakefile æ²¡æœ‰é™åˆ¶ï¼Œä½ å¯ä»¥è‡ªç”±ä¿®æ”¹ã€‚

**Q: æ”¯æŒ SystemVerilog å—ï¼Ÿ**
A: è„šæœ¬æœ¬èº«ä¸é™åˆ¶ï¼Œä½†éœ€è¦ä½ æ‰‹åŠ¨ç¼–å†™ SystemVerilog ä»£ç ã€‚

**Q: å¦‚ä½•åœ¨ testbench ä¸­ä½¿ç”¨è‡ªå®šä¹‰ä»»åŠ¡ï¼Ÿ**
A: åœ¨ testbench ä¸­å®šä¹‰ taskï¼Œç„¶ååœ¨ initial å—ä¸­è°ƒç”¨ã€‚

**Q: Makefile å‡ºé”™æ€ä¹ˆåŠï¼Ÿ**
A: æ£€æŸ¥ iverilog å’Œ vvp æ˜¯å¦å®‰è£…ï¼Œæˆ–æŸ¥çœ‹ `VERILOG_QUICK_START.md`ã€‚

---

## ğŸ“ è·å–å¸®åŠ©

1. æŸ¥çœ‹ `VERILOG_QUICK_START.md` çš„å®Œæ•´æŒ‡å—
2. æŸ¥çœ‹ `QUICK_REFERENCE.md` çš„å¿«é€Ÿå‚è€ƒ
3. æŸ¥çœ‹ç”Ÿæˆé¡¹ç›®çš„ `README.md`
4. æŸ¥çœ‹å·²æ¼”ç¤ºé¡¹ç›®çš„å®ç°ï¼ˆ`and_gate`, `adder_4bit`ï¼‰

---

## ğŸ‰ æ€»ç»“

ä½ ç°åœ¨å¯ä»¥ï¼š
- âœ… **ä¸€é”®ç”Ÿæˆ** å®Œæ•´çš„ Verilog é¡¹ç›®æ¡†æ¶
- âœ… **å¿«é€Ÿå¡«å……** ä½ çš„é€»è¾‘å’Œæµ‹è¯•ä»£ç 
- âœ… **è‡ªåŠ¨ç¼–è¯‘ä»¿çœŸ** æ— éœ€æ‰‹åŠ¨é…ç½®
- âœ… **ç”Ÿæˆæ³¢å½¢æ–‡ä»¶** ç”¨äºè°ƒè¯•å’Œåˆ†æ
- âœ… **æ‰¹é‡ç®¡ç†** å¤šä¸ªé¡¹ç›®

**ç¥ä½ å­¦ä¹ å’Œå¼€å‘é¡ºåˆ©ï¼** ğŸš€

---

*ç”Ÿæˆæ—¶é—´ï¼š2026-01-06*
*å·¥å…·ç‰ˆæœ¬ï¼š1.0*
