# UCIE-PHY-Layer_-GP-
This graduation project focuses on the design and verification of key building blocks for a chiplet-based system that complies with the Universal Chiplet Interconnect Express (UCIe) standard. Specifically, the project aims to implement the Physical Layer (PHY) and the Raw Die-to-Die Interface (RDI)
